# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model lattice_crosslink_nx_evn
.inputs gsrn serial_rx
.outputs serial_tx user_led0 user_led1 user_led2 user_led3 user_led4 user_led5 user_led6 user_led7 user_led8 user_led9 user_led10 user_led11 user_led12 user_led13
.names $false
.names $true
1
.names $undef
.subckt FD1P3BX CK=main_crg_clkout D=GND_0 PD=gsrn_c_i Q=builder_rst10 SP=VCC
.cname FD1P3BX
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59311.11-59317.2"
.subckt FD1P3BX CK=main_crg_clkout D=builder_rst10 PD=gsrn_c_i Q=por_rst SP=VCC
.cname FD1P3BX_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59319.11-59325.2"
.subckt FD1P3BX CK=sys_clk D=GND_0 PD=un2_main_crg_por_done_1 Q=builder_rst11 SP=VCC
.cname FD1P3BX_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59327.11-59333.2"
.subckt FD1P3BX CK=sys_clk D=builder_rst11 PD=un2_main_crg_por_done_1 Q=sys_rst SP=VCC
.cname FD1P3BX_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59335.11-59341.2"
.subckt VLO Z=GND_0
.cname GND_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51259.7-51261.2"
.subckt GSR CLK=NC0 GSR_N=VCC
.cname GSR_INST
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51263.7-51266.2"
.param SYNCMODE "ASYNC"
.subckt OSCA HFCLKCFG=HFCLKCFG HFCLKOUT=main_crg_clkout HFOUTEN=VCC HFSDCOUT=HFSDCOUT HFSDSCEN=GND_0 LFCLKOUT=LFCLKOUT
.cname OSCA
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59429.8-59436.2"
.param HF_CLK_DIV "17"
.param HF_OSC_EN "ENABLED"
.subckt PLL BINACT[0]=GND_0 BINACT[1]=GND_0 BINTEST[0]=GND_0 BINTEST[1]=GND_0 CLKOP=sys_clk CLKOS=CLKOS CLKOS2=CLKOS2 CLKOS3=CLKOS3 CLKOS4=CLKOS4 CLKOS5=builder_basesoc_clkfb CLKOUTDL=CLKOUTDL DIR=GND_0 DIRDEL=GND_0 DIRDELP1=GND_0 DIRSEL[0]=GND_0 DIRSEL[1]=GND_0 DIRSEL[2]=GND_0 DYNROTATE=GND_0 ENCLKOP=GND_0 ENCLKOS=GND_0 ENCLKOS2=GND_0 ENCLKOS3=GND_0 ENCLKOS4=GND_0 ENCLKOS5=GND_0 FBKCK=builder_basesoc_clkfb GRAYACT[0]=GND_0 GRAYACT[1]=GND_0 GRAYACT[2]=GND_0 GRAYACT[3]=GND_0 GRAYACT[4]=GND_0 GRAYTEST[0]=GND_0 GRAYTEST[1]=GND_0 GRAYTEST[2]=GND_0 GRAYTEST[3]=GND_0 GRAYTEST[4]=GND_0 INTFBKOP=INTFBKOP INTFBKOS=INTFBKOS INTFBKOS2=INTFBKOS2 INTFBKOS3=INTFBKOS3 INTFBKOS4=INTFBKOS4 INTFBKOS5=INTFBKOS5 INTLOCK=INTLOCK LEGACY=GND_0 LEGRDYN=LEGRDYN LMMICLK=GND_0 LMMIOFFSET[0]=GND_0 LMMIOFFSET[1]=GND_0 LMMIOFFSET[2]=GND_0 LMMIOFFSET[3]=GND_0 LMMIOFFSET[4]=GND_0 LMMIOFFSET[5]=GND_0 LMMIOFFSET[6]=GND_0 LMMIRDATA[0]=LMMIRDATA[0] LMMIRDATA[1]=LMMIRDATA[1] LMMIRDATA[2]=LMMIRDATA[2] LMMIRDATA[3]=LMMIRDATA[3] LMMIRDATA[4]=LMMIRDATA[4] LMMIRDATA[5]=LMMIRDATA[5] LMMIRDATA[6]=LMMIRDATA[6] LMMIRDATA[7]=LMMIRDATA[7] LMMIRDATAVALID=LMMIRDATAVALID LMMIREADY=LMMIREADY LMMIREQUEST=GND_0 LMMIRESET_N=GND_0 LMMIWDATA[0]=GND_0 LMMIWDATA[1]=GND_0 LMMIWDATA[2]=GND_0 LMMIWDATA[3]=GND_0 LMMIWDATA[4]=GND_0 LMMIWDATA[5]=GND_0 LMMIWDATA[6]=GND_0 LMMIWDATA[7]=GND_0 LMMIWRRD_N=GND_0 LOADREG=GND_0 LOCK=main_crg_locked PFDDN=PFDDN PFDUP=PFDUP PLLPOWERDOWN_N=GND_0 PLLRESET=GND_0 REFCK=main_crg_clkout REFMUXCK=REFMUXCK REGQA=REGQA REGQB=REGQB REGQB1=REGQB1 ROTDEL=GND_0 ROTDELP1=GND_0 STDBY=GND_0
.cname PLL_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59343.7-59399.2"
.param BW_CTL_BIAS "0b1111"
.param CLKMUX_FB "CMUX_CLKOS5"
.param CRIPPLE "3P"
.param CSET "8P"
.param DELA "10"
.param DELF "32"
.param DIVA "10"
.param DIVF "32"
.param ENCLK_CLKOP "ENABLED"
.param ENCLK_CLKOS5 "ENABLED"
.param FBK_INTEGER_MODE "ENABLED"
.param FBK_MASK "0b00000000"
.param FBK_MMD_DIG "1"
.param IPI_CMP "0b1100"
.param IPI_CMPN "0b0011"
.param IPP_CTRL "0b0110"
.param IPP_SEL "0b1111"
.param KP_VCO "0b00011"
.param PHIA "0"
.param PLLPD_N "USED"
.param PLLRESET_ENA "ENABLED"
.param REF_INTEGER_MODE "ENABLED"
.param REF_MMD_DIG "1"
.param SEL_FBK "FBKCLK5"
.param V2I_1V_EN "ENABLED"
.param V2I_KVCO_SEL "60"
.param V2I_PP_ICTRL "0b11111"
.param V2I_PP_RES "10K"
.subckt SP512K AD[0]=builder_array_muxed0[0] AD[1]=builder_array_muxed0[1] AD[2]=builder_array_muxed0[2] AD[3]=N_103 AD[4]=builder_array_muxed0[4] AD[5]=builder_array_muxed0[5] AD[6]=builder_array_muxed0[6] AD[7]=builder_array_muxed0[7] AD[8]=builder_array_muxed0[8] AD[9]=builder_array_muxed0[9] AD[10]=builder_array_muxed0[10] AD[11]=builder_array_muxed0[11] AD[12]=builder_array_muxed0[12] AD[13]=builder_array_muxed0[13] BYTEEN_N[0]=builder_array_muxed2_i[0] BYTEEN_N[1]=builder_array_muxed2_i[1] BYTEEN_N[2]=builder_array_muxed2_i[2] BYTEEN_N[3]=builder_array_muxed2_i[3] CE=VCC CEOUT=GND_0 CLK=sys_clk CS=main_cs06 DI[0]=builder_array_muxed1[0] DI[1]=builder_array_muxed1[1] DI[2]=builder_array_muxed1[2] DI[3]=builder_array_muxed1[3] DI[4]=builder_array_muxed1[4] DI[5]=builder_array_muxed1[5] DI[6]=builder_array_muxed1[6] DI[7]=builder_array_muxed1[7] DI[8]=builder_array_muxed1[8] DI[9]=builder_array_muxed1[9] DI[10]=builder_array_muxed1[10] DI[11]=builder_array_muxed1[11] DI[12]=builder_array_muxed1[12] DI[13]=builder_array_muxed1[13] DI[14]=builder_array_muxed1[14] DI[15]=builder_array_muxed1[15] DI[16]=builder_array_muxed1[16] DI[17]=builder_array_muxed1[17] DI[18]=builder_array_muxed1[18] DI[19]=builder_array_muxed1[19] DI[20]=builder_array_muxed1[20] DI[21]=builder_array_muxed1[21] DI[22]=builder_array_muxed1[22] DI[23]=builder_array_muxed1[23] DI[24]=builder_array_muxed1[24] DI[25]=builder_array_muxed1[25] DI[26]=builder_array_muxed1[26] DI[27]=builder_array_muxed1[27] DI[28]=builder_array_muxed1[28] DI[29]=builder_array_muxed1[29] DI[30]=builder_array_muxed1[30] DI[31]=builder_array_muxed1[31] DO[0]=main_dataout0[0] DO[1]=main_dataout0[1] DO[2]=main_dataout0[2] DO[3]=main_dataout0[3] DO[4]=main_dataout0[4] DO[5]=main_dataout0[5] DO[6]=main_dataout0[6] DO[7]=main_dataout0[7] DO[8]=main_dataout0[8] DO[9]=main_dataout0[9] DO[10]=main_dataout0[10] DO[11]=main_dataout0[11] DO[12]=main_dataout0[12] DO[13]=main_dataout0[13] DO[14]=main_dataout0[14] DO[15]=main_dataout0[15] DO[16]=main_dataout0[16] DO[17]=main_dataout0[17] DO[18]=main_dataout0[18] DO[19]=main_dataout0[19] DO[20]=main_dataout0[20] DO[21]=main_dataout0[21] DO[22]=main_dataout0[22] DO[23]=main_dataout0[23] DO[24]=main_dataout0[24] DO[25]=main_dataout0[25] DO[26]=main_dataout0[26] DO[27]=main_dataout0[27] DO[28]=main_dataout0[28] DO[29]=main_dataout0[29] DO[30]=main_dataout0[30] DO[31]=main_dataout0[31] ERRDECA[0]=SP512K_ERRDECA[0] ERRDECA[1]=SP512K_ERRDECA[1] ERRDECB[0]=SP512K_ERRDECB[0] ERRDECB[1]=SP512K_ERRDECB[1] RSTOUT=GND_0 WE=main_wren0
.cname SP512K
.attr ECC_BYTE_SEL "BYTE_EN"
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59279.38-59292.2"
.param ECC_BYTE_SEL "BYTE_EN"
.subckt SP512K AD[0]=builder_array_muxed0[0] AD[1]=builder_array_muxed0[1] AD[2]=builder_array_muxed0[2] AD[3]=N_103 AD[4]=builder_array_muxed0[4] AD[5]=builder_array_muxed0[5] AD[6]=builder_array_muxed0[6] AD[7]=builder_array_muxed0[7] AD[8]=builder_array_muxed0[8] AD[9]=builder_array_muxed0[9] AD[10]=builder_array_muxed0[10] AD[11]=builder_array_muxed0[11] AD[12]=builder_array_muxed0[12] AD[13]=builder_array_muxed0[13] BYTEEN_N[0]=builder_array_muxed2_i[0] BYTEEN_N[1]=builder_array_muxed2_i[1] BYTEEN_N[2]=builder_array_muxed2_i[2] BYTEEN_N[3]=builder_array_muxed2_i[3] CE=VCC CEOUT=GND_0 CLK=sys_clk CS=N_1209_i DI[0]=builder_array_muxed1[0] DI[1]=builder_array_muxed1[1] DI[2]=builder_array_muxed1[2] DI[3]=builder_array_muxed1[3] DI[4]=builder_array_muxed1[4] DI[5]=builder_array_muxed1[5] DI[6]=builder_array_muxed1[6] DI[7]=builder_array_muxed1[7] DI[8]=builder_array_muxed1[8] DI[9]=builder_array_muxed1[9] DI[10]=builder_array_muxed1[10] DI[11]=builder_array_muxed1[11] DI[12]=builder_array_muxed1[12] DI[13]=builder_array_muxed1[13] DI[14]=builder_array_muxed1[14] DI[15]=builder_array_muxed1[15] DI[16]=builder_array_muxed1[16] DI[17]=builder_array_muxed1[17] DI[18]=builder_array_muxed1[18] DI[19]=builder_array_muxed1[19] DI[20]=builder_array_muxed1[20] DI[21]=builder_array_muxed1[21] DI[22]=builder_array_muxed1[22] DI[23]=builder_array_muxed1[23] DI[24]=builder_array_muxed1[24] DI[25]=builder_array_muxed1[25] DI[26]=builder_array_muxed1[26] DI[27]=builder_array_muxed1[27] DI[28]=builder_array_muxed1[28] DI[29]=builder_array_muxed1[29] DI[30]=builder_array_muxed1[30] DI[31]=builder_array_muxed1[31] DO[0]=main_dataout1[0] DO[1]=main_dataout1[1] DO[2]=main_dataout1[2] DO[3]=main_dataout1[3] DO[4]=main_dataout1[4] DO[5]=main_dataout1[5] DO[6]=main_dataout1[6] DO[7]=main_dataout1[7] DO[8]=main_dataout1[8] DO[9]=main_dataout1[9] DO[10]=main_dataout1[10] DO[11]=main_dataout1[11] DO[12]=main_dataout1[12] DO[13]=main_dataout1[13] DO[14]=main_dataout1[14] DO[15]=main_dataout1[15] DO[16]=main_dataout1[16] DO[17]=main_dataout1[17] DO[18]=main_dataout1[18] DO[19]=main_dataout1[19] DO[20]=main_dataout1[20] DO[21]=main_dataout1[21] DO[22]=main_dataout1[22] DO[23]=main_dataout1[23] DO[24]=main_dataout1[24] DO[25]=main_dataout1[25] DO[26]=main_dataout1[26] DO[27]=main_dataout1[27] DO[28]=main_dataout1[28] DO[29]=main_dataout1[29] DO[30]=main_dataout1[30] DO[31]=main_dataout1[31] ERRDECA[0]=SP512K_1_ERRDECA[0] ERRDECA[1]=SP512K_1_ERRDECA[1] ERRDECB[0]=SP512K_1_ERRDECB[0] ERRDECB[1]=SP512K_1_ERRDECB[1] RSTOUT=GND_0 WE=main_wren1
.cname SP512K_1
.attr ECC_BYTE_SEL "BYTE_EN"
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59295.38-59308.2"
.param ECC_BYTE_SEL "BYTE_EN"
.subckt VHI Z=VCC
.cname VCC_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51256.7-51258.2"
.subckt VexRiscv CO0=CO0 CO0_0=CO0_0 N_100=N_100 N_103=N_103 N_110=N_110 N_1209_i=N_1209_i N_120_i=N_120_i N_1210_i=N_1210_i N_1210_i_fast=N_1210_i_fast N_1210_i_rep1=N_1210_i_rep1 N_1210_i_rep2=N_1210_i_rep2 N_1218_i=N_1218_i N_1219_i=N_1219_i N_121_i=N_121_i N_123_i=N_123_i N_124_i=N_124_i N_136=N_136 N_137_i=N_137_i N_148=N_148 N_152_i=N_152_i N_167=N_167 N_175=N_175 N_20=N_20 N_443_0=N_443 N_792_0=N_792 N_92=N_92 builder_array_muxed0[0]=builder_array_muxed0[0] builder_array_muxed0[1]=builder_array_muxed0[1] builder_array_muxed0[2]=builder_array_muxed0[2] builder_array_muxed0[3]=N_22657 builder_array_muxed0[4]=builder_array_muxed0[4] builder_array_muxed0[5]=builder_array_muxed0[5] builder_array_muxed0[6]=builder_array_muxed0[6] builder_array_muxed0[7]=builder_array_muxed0[7] builder_array_muxed0[8]=builder_array_muxed0[8] builder_array_muxed0[9]=builder_array_muxed0[9] builder_array_muxed0[10]=builder_array_muxed0[10] builder_array_muxed0[11]=builder_array_muxed0[11] builder_array_muxed0[12]=builder_array_muxed0[12] builder_array_muxed0[13]=builder_array_muxed0[13] builder_array_muxed1[0]=builder_array_muxed1[0] builder_array_muxed1[1]=builder_array_muxed1[1] builder_array_muxed1[2]=builder_array_muxed1[2] builder_array_muxed1[3]=builder_array_muxed1[3] builder_array_muxed1[4]=builder_array_muxed1[4] builder_array_muxed1[5]=builder_array_muxed1[5] builder_array_muxed1[6]=builder_array_muxed1[6] builder_array_muxed1[7]=builder_array_muxed1[7] builder_array_muxed1[8]=builder_array_muxed1[8] builder_array_muxed1[9]=builder_array_muxed1[9] builder_array_muxed1[10]=builder_array_muxed1[10] builder_array_muxed1[11]=builder_array_muxed1[11] builder_array_muxed1[12]=builder_array_muxed1[12] builder_array_muxed1[13]=builder_array_muxed1[13] builder_array_muxed1[14]=builder_array_muxed1[14] builder_array_muxed1[15]=builder_array_muxed1[15] builder_array_muxed1[16]=builder_array_muxed1[16] builder_array_muxed1[17]=builder_array_muxed1[17] builder_array_muxed1[18]=builder_array_muxed1[18] builder_array_muxed1[19]=builder_array_muxed1[19] builder_array_muxed1[20]=builder_array_muxed1[20] builder_array_muxed1[21]=builder_array_muxed1[21] builder_array_muxed1[22]=builder_array_muxed1[22] builder_array_muxed1[23]=builder_array_muxed1[23] builder_array_muxed1[24]=builder_array_muxed1[24] builder_array_muxed1[25]=builder_array_muxed1[25] builder_array_muxed1[26]=builder_array_muxed1[26] builder_array_muxed1[27]=builder_array_muxed1[27] builder_array_muxed1[28]=builder_array_muxed1[28] builder_array_muxed1[29]=builder_array_muxed1[29] builder_array_muxed1[30]=builder_array_muxed1[30] builder_array_muxed1[31]=builder_array_muxed1[31] builder_array_muxed2_i[0]=builder_array_muxed2_i[0] builder_array_muxed2_i[1]=builder_array_muxed2_i[1] builder_array_muxed2_i[2]=builder_array_muxed2_i[2] builder_array_muxed2_i[3]=builder_array_muxed2_i[3] builder_basesoc_adr[0]=builder_basesoc_adr[0] builder_basesoc_adr[1]=builder_basesoc_adr[1] builder_basesoc_adr[2]=builder_basesoc_adr[2] builder_basesoc_adr[3]=builder_basesoc_adr[3] builder_basesoc_adr[4]=builder_basesoc_adr[4] builder_basesoc_adr[5]=builder_basesoc_adr[5] builder_basesoc_next_state_1_sqmuxa_1=builder_basesoc_next_state_1_sqmuxa_1 builder_basesoc_rs232phyrx_state=builder_basesoc_rs232phyrx_state builder_basesoc_rs232phytx_state=builder_basesoc_rs232phytx_state builder_basesoc_state=builder_basesoc_state builder_count_1=builder_count_1 builder_count_1_2_0=builder_count_1_2[6] builder_count_1_2_10=builder_count_1_2[16] builder_count_1_2_11=builder_count_1_2[17] builder_count_1_2_12=builder_count_1_2[18] builder_count_1_2_13=builder_count_1_2[19] builder_count_1_2_3=builder_count_1_2[9] builder_count_1_2_8=builder_count_1_2[14] builder_count_1_cry_11_0_S1=builder_count_1_cry_11_0_S1 builder_count_1_cry_15_0_S0=builder_count_1_cry_15_0_S0 builder_count_r_0=builder_count_r[12] builder_count_r_3=builder_count_r[15] builder_csr_bankarray_csrbank0_reset0_re_1z=builder_csr_bankarray_csrbank0_reset0_re builder_csr_bankarray_csrbank0_scratch0_re_1z=builder_csr_bankarray_csrbank0_scratch0_re builder_csr_bankarray_csrbank1_out0_re=builder_csr_bankarray_csrbank1_out0_re builder_csr_bankarray_csrbank2_en0_re_1z=builder_csr_bankarray_csrbank2_en0_re builder_csr_bankarray_csrbank2_ev_enable0_re_1z=builder_csr_bankarray_csrbank2_ev_enable0_re builder_csr_bankarray_csrbank2_ev_pending_re_1z=builder_csr_bankarray_csrbank2_ev_pending_re builder_csr_bankarray_csrbank2_reload0_re=builder_csr_bankarray_csrbank2_reload0_re builder_csr_bankarray_csrbank2_update_value0_re_1z=builder_csr_bankarray_csrbank2_update_value0_re builder_csr_bankarray_csrbank3_ev_enable0_re=builder_csr_bankarray_csrbank3_ev_enable0_re builder_csr_bankarray_csrbank3_ev_pending_re_1z=builder_csr_bankarray_csrbank3_ev_pending_re builder_csr_bankarray_csrbank3_sel=builder_csr_bankarray_csrbank3_sel builder_csr_bankarray_dat_r[1]=builder_csr_bankarray_dat_r[1] builder_csr_bankarray_dat_r[2]=builder_csr_bankarray_dat_r[2] builder_csr_bankarray_dat_r[3]=builder_csr_bankarray_dat_r[3] builder_csr_bankarray_dat_r[4]=builder_csr_bankarray_dat_r[4] builder_csr_bankarray_dat_r[5]=N_22656 builder_csr_bankarray_dat_r[6]=builder_csr_bankarray_dat_r[6] builder_csr_bankarray_dat_r[7]=builder_csr_bankarray_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[0]=builder_csr_bankarray_interface0_bank_bus_dat_r[0] builder_csr_bankarray_interface0_bank_bus_dat_r[1]=N_22658 builder_csr_bankarray_interface0_bank_bus_dat_r[2]=builder_csr_bankarray_interface0_bank_bus_dat_r[2] builder_csr_bankarray_interface0_bank_bus_dat_r[3]=builder_csr_bankarray_interface0_bank_bus_dat_r[3] builder_csr_bankarray_interface0_bank_bus_dat_r[4]=builder_csr_bankarray_interface0_bank_bus_dat_r[4] builder_csr_bankarray_interface0_bank_bus_dat_r[5]=builder_csr_bankarray_interface0_bank_bus_dat_r[5] builder_csr_bankarray_interface0_bank_bus_dat_r[6]=builder_csr_bankarray_interface0_bank_bus_dat_r[6] builder_csr_bankarray_interface0_bank_bus_dat_r[7]=builder_csr_bankarray_interface0_bank_bus_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[8]=builder_csr_bankarray_interface0_bank_bus_dat_r[8] builder_csr_bankarray_interface0_bank_bus_dat_r[9]=builder_csr_bankarray_interface0_bank_bus_dat_r[9] builder_csr_bankarray_interface0_bank_bus_dat_r[10]=builder_csr_bankarray_interface0_bank_bus_dat_r[10] builder_csr_bankarray_interface0_bank_bus_dat_r[11]=builder_csr_bankarray_interface0_bank_bus_dat_r[11] builder_csr_bankarray_interface0_bank_bus_dat_r[12]=builder_csr_bankarray_interface0_bank_bus_dat_r[12] builder_csr_bankarray_interface0_bank_bus_dat_r[13]=builder_csr_bankarray_interface0_bank_bus_dat_r[13] builder_csr_bankarray_interface0_bank_bus_dat_r[14]=builder_csr_bankarray_interface0_bank_bus_dat_r[14] builder_csr_bankarray_interface0_bank_bus_dat_r[15]=builder_csr_bankarray_interface0_bank_bus_dat_r[15] builder_csr_bankarray_interface0_bank_bus_dat_r[16]=builder_csr_bankarray_interface0_bank_bus_dat_r[16] builder_csr_bankarray_interface0_bank_bus_dat_r[17]=builder_csr_bankarray_interface0_bank_bus_dat_r[17] builder_csr_bankarray_interface0_bank_bus_dat_r[18]=builder_csr_bankarray_interface0_bank_bus_dat_r[18] builder_csr_bankarray_interface0_bank_bus_dat_r[19]=builder_csr_bankarray_interface0_bank_bus_dat_r[19] builder_csr_bankarray_interface0_bank_bus_dat_r[20]=builder_csr_bankarray_interface0_bank_bus_dat_r[20] builder_csr_bankarray_interface0_bank_bus_dat_r[21]=builder_csr_bankarray_interface0_bank_bus_dat_r[21] builder_csr_bankarray_interface0_bank_bus_dat_r[22]=builder_csr_bankarray_interface0_bank_bus_dat_r[22] builder_csr_bankarray_interface0_bank_bus_dat_r[23]=builder_csr_bankarray_interface0_bank_bus_dat_r[23] builder_csr_bankarray_interface0_bank_bus_dat_r[24]=builder_csr_bankarray_interface0_bank_bus_dat_r[24] builder_csr_bankarray_interface0_bank_bus_dat_r[25]=builder_csr_bankarray_interface0_bank_bus_dat_r[25] builder_csr_bankarray_interface0_bank_bus_dat_r[26]=builder_csr_bankarray_interface0_bank_bus_dat_r[26] builder_csr_bankarray_interface0_bank_bus_dat_r[27]=builder_csr_bankarray_interface0_bank_bus_dat_r[27] builder_csr_bankarray_interface0_bank_bus_dat_r[28]=builder_csr_bankarray_interface0_bank_bus_dat_r[28] builder_csr_bankarray_interface0_bank_bus_dat_r[29]=builder_csr_bankarray_interface0_bank_bus_dat_r[29] builder_csr_bankarray_interface0_bank_bus_dat_r[30]=builder_csr_bankarray_interface0_bank_bus_dat_r[30] builder_csr_bankarray_interface0_bank_bus_dat_r[31]=builder_csr_bankarray_interface0_bank_bus_dat_r[31] builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z=VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z=VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r8_0 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[0] builder_csr_bankarray_interface0_bank_bus_dat_r_6[1]=N_22659 builder_csr_bankarray_interface0_bank_bus_dat_r_6[2]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[2] builder_csr_bankarray_interface0_bank_bus_dat_r_6[3]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[3] builder_csr_bankarray_interface0_bank_bus_dat_r_6[4]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[4] builder_csr_bankarray_interface0_bank_bus_dat_r_6[5]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[5] builder_csr_bankarray_interface0_bank_bus_dat_r_6[6]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[6] builder_csr_bankarray_interface0_bank_bus_dat_r_6[7]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[7] builder_csr_bankarray_interface0_bank_bus_dat_r_6[8]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[8] builder_csr_bankarray_interface0_bank_bus_dat_r_6[9]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[9] builder_csr_bankarray_interface0_bank_bus_dat_r_6[10]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[10] builder_csr_bankarray_interface0_bank_bus_dat_r_6[11]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[11] builder_csr_bankarray_interface0_bank_bus_dat_r_6[12]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[12] builder_csr_bankarray_interface0_bank_bus_dat_r_6[13]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[13] builder_csr_bankarray_interface0_bank_bus_dat_r_6[14]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[14] builder_csr_bankarray_interface0_bank_bus_dat_r_6[15]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[15] builder_csr_bankarray_interface0_bank_bus_dat_r_6[16]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[16] builder_csr_bankarray_interface0_bank_bus_dat_r_6[17]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[17] builder_csr_bankarray_interface0_bank_bus_dat_r_6[18]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[18] builder_csr_bankarray_interface0_bank_bus_dat_r_6[19]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[19] builder_csr_bankarray_interface0_bank_bus_dat_r_6[20]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[20] builder_csr_bankarray_interface0_bank_bus_dat_r_6[21]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[21] builder_csr_bankarray_interface0_bank_bus_dat_r_6[22]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[22] builder_csr_bankarray_interface0_bank_bus_dat_r_6[23]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[23] builder_csr_bankarray_interface0_bank_bus_dat_r_6[24]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[24] builder_csr_bankarray_interface0_bank_bus_dat_r_6[25]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[25] builder_csr_bankarray_interface0_bank_bus_dat_r_6[26]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[26] builder_csr_bankarray_interface0_bank_bus_dat_r_6[27]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[27] builder_csr_bankarray_interface0_bank_bus_dat_r_6[28]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[28] builder_csr_bankarray_interface0_bank_bus_dat_r_6[29]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[29] builder_csr_bankarray_interface0_bank_bus_dat_r_6[30]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[30] builder_csr_bankarray_interface0_bank_bus_dat_r_6[31]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[31] builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso builder_csr_bankarray_interface1_bank_bus_dat_r[0]=builder_csr_bankarray_interface1_bank_bus_dat_r[0] builder_csr_bankarray_interface1_bank_bus_dat_r[1]=builder_csr_bankarray_interface1_bank_bus_dat_r[1] builder_csr_bankarray_interface1_bank_bus_dat_r[2]=builder_csr_bankarray_interface1_bank_bus_dat_r[2] builder_csr_bankarray_interface1_bank_bus_dat_r[3]=builder_csr_bankarray_interface1_bank_bus_dat_r[3] builder_csr_bankarray_interface1_bank_bus_dat_r[4]=builder_csr_bankarray_interface1_bank_bus_dat_r[4] builder_csr_bankarray_interface1_bank_bus_dat_r[5]=builder_csr_bankarray_interface1_bank_bus_dat_r[5] builder_csr_bankarray_interface1_bank_bus_dat_r[6]=builder_csr_bankarray_interface1_bank_bus_dat_r[6] builder_csr_bankarray_interface1_bank_bus_dat_r[7]=builder_csr_bankarray_interface1_bank_bus_dat_r[7] builder_csr_bankarray_interface1_bank_bus_dat_r[8]=builder_csr_bankarray_interface1_bank_bus_dat_r[8] builder_csr_bankarray_interface1_bank_bus_dat_r[9]=builder_csr_bankarray_interface1_bank_bus_dat_r[9] builder_csr_bankarray_interface1_bank_bus_dat_r[10]=builder_csr_bankarray_interface1_bank_bus_dat_r[10] builder_csr_bankarray_interface1_bank_bus_dat_r[11]=builder_csr_bankarray_interface1_bank_bus_dat_r[11] builder_csr_bankarray_interface1_bank_bus_dat_r[12]=builder_csr_bankarray_interface1_bank_bus_dat_r[12] builder_csr_bankarray_interface1_bank_bus_dat_r[13]=builder_csr_bankarray_interface1_bank_bus_dat_r[13] builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i builder_csr_bankarray_interface2_bank_bus_dat_r[0]=builder_csr_bankarray_interface2_bank_bus_dat_r[0] builder_csr_bankarray_interface2_bank_bus_dat_r[1]=builder_csr_bankarray_interface2_bank_bus_dat_r[1] builder_csr_bankarray_interface2_bank_bus_dat_r[2]=builder_csr_bankarray_interface2_bank_bus_dat_r[2] builder_csr_bankarray_interface2_bank_bus_dat_r[3]=builder_csr_bankarray_interface2_bank_bus_dat_r[3] builder_csr_bankarray_interface2_bank_bus_dat_r[4]=builder_csr_bankarray_interface2_bank_bus_dat_r[4] builder_csr_bankarray_interface2_bank_bus_dat_r[5]=builder_csr_bankarray_interface2_bank_bus_dat_r[5] builder_csr_bankarray_interface2_bank_bus_dat_r[6]=builder_csr_bankarray_interface2_bank_bus_dat_r[6] builder_csr_bankarray_interface2_bank_bus_dat_r[7]=builder_csr_bankarray_interface2_bank_bus_dat_r[7] builder_csr_bankarray_interface2_bank_bus_dat_r[8]=builder_csr_bankarray_interface2_bank_bus_dat_r[8] builder_csr_bankarray_interface2_bank_bus_dat_r[9]=builder_csr_bankarray_interface2_bank_bus_dat_r[9] builder_csr_bankarray_interface2_bank_bus_dat_r[10]=builder_csr_bankarray_interface2_bank_bus_dat_r[10] builder_csr_bankarray_interface2_bank_bus_dat_r[11]=builder_csr_bankarray_interface2_bank_bus_dat_r[11] builder_csr_bankarray_interface2_bank_bus_dat_r[12]=builder_csr_bankarray_interface2_bank_bus_dat_r[12] builder_csr_bankarray_interface2_bank_bus_dat_r[13]=builder_csr_bankarray_interface2_bank_bus_dat_r[13] builder_csr_bankarray_interface2_bank_bus_dat_r[14]=builder_csr_bankarray_interface2_bank_bus_dat_r[14] builder_csr_bankarray_interface2_bank_bus_dat_r[15]=builder_csr_bankarray_interface2_bank_bus_dat_r[15] builder_csr_bankarray_interface2_bank_bus_dat_r[16]=builder_csr_bankarray_interface2_bank_bus_dat_r[16] builder_csr_bankarray_interface2_bank_bus_dat_r[17]=builder_csr_bankarray_interface2_bank_bus_dat_r[17] builder_csr_bankarray_interface2_bank_bus_dat_r[18]=builder_csr_bankarray_interface2_bank_bus_dat_r[18] builder_csr_bankarray_interface2_bank_bus_dat_r[19]=builder_csr_bankarray_interface2_bank_bus_dat_r[19] builder_csr_bankarray_interface2_bank_bus_dat_r[20]=builder_csr_bankarray_interface2_bank_bus_dat_r[20] builder_csr_bankarray_interface2_bank_bus_dat_r[21]=builder_csr_bankarray_interface2_bank_bus_dat_r[21] builder_csr_bankarray_interface2_bank_bus_dat_r[22]=builder_csr_bankarray_interface2_bank_bus_dat_r[22] builder_csr_bankarray_interface2_bank_bus_dat_r[23]=builder_csr_bankarray_interface2_bank_bus_dat_r[23] builder_csr_bankarray_interface2_bank_bus_dat_r[24]=builder_csr_bankarray_interface2_bank_bus_dat_r[24] builder_csr_bankarray_interface2_bank_bus_dat_r[25]=builder_csr_bankarray_interface2_bank_bus_dat_r[25] builder_csr_bankarray_interface2_bank_bus_dat_r[26]=builder_csr_bankarray_interface2_bank_bus_dat_r[26] builder_csr_bankarray_interface2_bank_bus_dat_r[27]=builder_csr_bankarray_interface2_bank_bus_dat_r[27] builder_csr_bankarray_interface2_bank_bus_dat_r[28]=builder_csr_bankarray_interface2_bank_bus_dat_r[28] builder_csr_bankarray_interface2_bank_bus_dat_r[29]=builder_csr_bankarray_interface2_bank_bus_dat_r[29] builder_csr_bankarray_interface2_bank_bus_dat_r[30]=builder_csr_bankarray_interface2_bank_bus_dat_r[30] builder_csr_bankarray_interface2_bank_bus_dat_r[31]=builder_csr_bankarray_interface2_bank_bus_dat_r[31] builder_csr_bankarray_interface2_bank_bus_dat_r_11[0]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[0] builder_csr_bankarray_interface2_bank_bus_dat_r_11[1]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[1] builder_csr_bankarray_interface2_bank_bus_dat_r_11[2]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[2] builder_csr_bankarray_interface2_bank_bus_dat_r_11[3]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[3] builder_csr_bankarray_interface2_bank_bus_dat_r_11[4]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[4] builder_csr_bankarray_interface2_bank_bus_dat_r_11[5]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[5] builder_csr_bankarray_interface2_bank_bus_dat_r_11[6]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[6] builder_csr_bankarray_interface2_bank_bus_dat_r_11[7]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[7] builder_csr_bankarray_interface2_bank_bus_dat_r_11[8]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[8] builder_csr_bankarray_interface2_bank_bus_dat_r_11[9]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[9] builder_csr_bankarray_interface2_bank_bus_dat_r_11[10]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[10] builder_csr_bankarray_interface2_bank_bus_dat_r_11[11]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[11] builder_csr_bankarray_interface2_bank_bus_dat_r_11[12]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[12] builder_csr_bankarray_interface2_bank_bus_dat_r_11[13]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[13] builder_csr_bankarray_interface2_bank_bus_dat_r_11[14]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[14] builder_csr_bankarray_interface2_bank_bus_dat_r_11[15]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[15] builder_csr_bankarray_interface2_bank_bus_dat_r_11[16]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[16] builder_csr_bankarray_interface2_bank_bus_dat_r_11[17]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[17] builder_csr_bankarray_interface2_bank_bus_dat_r_11[18]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[18] builder_csr_bankarray_interface2_bank_bus_dat_r_11[19]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[19] builder_csr_bankarray_interface2_bank_bus_dat_r_11[20]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[20] builder_csr_bankarray_interface2_bank_bus_dat_r_11[21]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[21] builder_csr_bankarray_interface2_bank_bus_dat_r_11[22]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[22] builder_csr_bankarray_interface2_bank_bus_dat_r_11[23]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[23] builder_csr_bankarray_interface2_bank_bus_dat_r_11[24]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[24] builder_csr_bankarray_interface2_bank_bus_dat_r_11[25]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[25] builder_csr_bankarray_interface2_bank_bus_dat_r_11[26]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[26] builder_csr_bankarray_interface2_bank_bus_dat_r_11[27]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[27] builder_csr_bankarray_interface2_bank_bus_dat_r_11[28]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[28] builder_csr_bankarray_interface2_bank_bus_dat_r_11[29]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[29] builder_csr_bankarray_interface2_bank_bus_dat_r_11[30]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[30] builder_csr_bankarray_interface2_bank_bus_dat_r_11[31]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[31] builder_csr_bankarray_interface3_bank_bus_dat_r[0]=builder_csr_bankarray_interface3_bank_bus_dat_r[0] builder_csr_bankarray_interface3_bank_bus_dat_r[1]=builder_csr_bankarray_interface3_bank_bus_dat_r[1] builder_csr_bankarray_interface3_bank_bus_dat_r[2]=builder_csr_bankarray_interface3_bank_bus_dat_r[2] builder_csr_bankarray_interface3_bank_bus_dat_r[3]=builder_csr_bankarray_interface3_bank_bus_dat_r[3] builder_csr_bankarray_interface3_bank_bus_dat_r[4]=builder_csr_bankarray_interface3_bank_bus_dat_r[4] builder_csr_bankarray_interface3_bank_bus_dat_r[5]=builder_csr_bankarray_interface3_bank_bus_dat_r[5] builder_csr_bankarray_interface3_bank_bus_dat_r[6]=builder_csr_bankarray_interface3_bank_bus_dat_r[6] builder_csr_bankarray_interface3_bank_bus_dat_r[7]=builder_csr_bankarray_interface3_bank_bus_dat_r[7] builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i builder_csr_bankarray_interface3_bank_bus_dat_r_11[0]=builder_csr_bankarray_interface3_bank_bus_dat_r_11[0] builder_csr_bankarray_interface3_bank_bus_dat_r_11[1]=builder_csr_bankarray_interface3_bank_bus_dat_r_11[1] builder_csr_bankarray_sel_r=builder_csr_bankarray_sel_r builder_csr_bankarray_sel_r_r_0_a2=builder_csr_bankarray_sel_r_r_0_a2 builder_grant=builder_grant builder_grant_fast=builder_grant_fast builder_grant_rep1=builder_grant_rep1 builder_grant_rep2=builder_grant_rep2 builder_regs1=builder_regs1 builder_slave_sel_2_0=builder_slave_sel_2 builder_slave_sel_r[0]=builder_slave_sel_r[0] builder_slave_sel_r[1]=builder_slave_sel_r[1] builder_slave_sel_r[2]=builder_slave_sel_r[2] builder_slave_sel_r_r_0_a2_0=builder_slave_sel_r_r_0_a2 builder_slave_sel_r_r_0_a2_0_out=VexRiscv.IBusCachedPlugin_cache.builder_slave_sel_r_r_0_a2_0_out builder_wait=builder_wait dsp_join_kb[0]=dsp_join_kb[0] dsp_join_kb[1]=dsp_join_kb[1] dsp_join_kb[2]=dsp_join_kb[2] dsp_join_kb[3]=dsp_join_kb[3] dsp_join_kb[4]=dsp_join_kb[4] dsp_join_kb[5]=dsp_join_kb[5] dsp_join_kb[6]=dsp_join_kb[6] dsp_join_kb[7]=dsp_join_kb[7] dsp_join_kb[8]=dsp_join_kb[8] dsp_join_kb[9]=dsp_join_kb[9] dsp_join_kb[10]=dsp_join_kb[10] dsp_join_kb[11]=dsp_join_kb[11] dsp_join_kb[12]=dsp_join_kb[12] dsp_join_kb[13]=dsp_join_kb[13] dsp_join_kb[14]=dsp_join_kb[14] dsp_join_kb[15]=dsp_join_kb[15] dsp_join_kb[16]=dsp_join_kb[16] dsp_join_kb[17]=dsp_join_kb[17] dsp_join_kb[18]=dsp_join_kb[18] dsp_join_kb[19]=dsp_join_kb[19] dsp_join_kb[20]=dsp_join_kb[20] dsp_join_kb[21]=dsp_join_kb[21] dsp_join_kb[22]=dsp_join_kb[22] dsp_join_kb[23]=dsp_join_kb[23] dsp_join_kb[24]=dsp_join_kb[24] dsp_join_kb[25]=dsp_join_kb[25] dsp_join_kb[26]=dsp_join_kb[26] dsp_join_kb[27]=dsp_join_kb[27] dsp_join_kb[28]=dsp_join_kb[28] dsp_join_kb[29]=dsp_join_kb[29] dsp_join_kb[30]=dsp_join_kb[30] dsp_join_kb_0[0]=dsp_join_kb_0[0] dsp_join_kb_0[1]=dsp_join_kb_0[1] dsp_join_kb_0[2]=dsp_join_kb_0[2] dsp_join_kb_0[3]=dsp_join_kb_0[3] dsp_join_kb_0[4]=dsp_join_kb_0[4] dsp_join_kb_0[5]=dsp_join_kb_0[5] dsp_join_kb_0[6]=dsp_join_kb_0[6] dsp_join_kb_0[7]=dsp_join_kb_0[7] dsp_join_kb_0[8]=dsp_join_kb_0[8] dsp_join_kb_0[9]=dsp_join_kb_0[9] dsp_join_kb_0[10]=dsp_join_kb_0[10] dsp_join_kb_0[11]=dsp_join_kb_0[11] dsp_join_kb_0[12]=dsp_join_kb_0[12] dsp_join_kb_0[13]=dsp_join_kb_0[13] dsp_join_kb_0[14]=dsp_join_kb_0[14] dsp_join_kb_0[15]=dsp_join_kb_0[15] dsp_join_kb_0[16]=dsp_join_kb_0[16] dsp_join_kb_0[17]=dsp_join_kb_0[17] dsp_join_kb_0[18]=dsp_join_kb_0[18] dsp_join_kb_0[19]=dsp_join_kb_0[19] dsp_join_kb_0[20]=dsp_join_kb_0[20] dsp_join_kb_0[21]=dsp_join_kb_0[21] dsp_join_kb_0[22]=dsp_join_kb_0[22] dsp_join_kb_0[23]=dsp_join_kb_0[23] dsp_join_kb_0[24]=dsp_join_kb_0[24] dsp_join_kb_0[25]=dsp_join_kb_0[25] dsp_join_kb_0[26]=dsp_join_kb_0[26] dsp_join_kb_0[27]=dsp_join_kb_0[27] dsp_join_kb_0[28]=dsp_join_kb_0[28] dsp_join_kb_0[29]=dsp_join_kb_0[29] dsp_join_kb_0[30]=dsp_join_kb_0[30] dsp_join_kb_25[1]=dsp_join_kb_25[1] dsp_join_kb_25[2]=dsp_join_kb_25[2] dsp_join_kb_25[3]=dsp_join_kb_25[3] dsp_join_kb_25[4]=dsp_join_kb_25[4] dsp_join_kb_25[5]=dsp_join_kb_25[5] dsp_join_kb_25[6]=dsp_join_kb_25[6] dsp_join_kb_25[7]=dsp_join_kb_25[7] dsp_join_kb_25[8]=dsp_join_kb_25[8] dsp_join_kb_25[9]=dsp_join_kb_25[9] dsp_join_kb_25[10]=dsp_join_kb_25[10] dsp_join_kb_25[11]=dsp_join_kb_25[11] dsp_join_kb_25[12]=dsp_join_kb_25[12] dsp_join_kb_25[13]=dsp_join_kb_25[13] dsp_join_kb_25[14]=dsp_join_kb_25[14] dsp_join_kb_25[15]=dsp_join_kb_25[15] dsp_join_kb_25[16]=dsp_join_kb_25[16] dsp_join_kb_25[17]=dsp_join_kb_25[17] dsp_join_kb_25[18]=dsp_join_kb_25[18] dsp_join_kb_25[19]=dsp_join_kb_25[19] dsp_split_kb_0=dsp_split_kb_0 dsp_split_kb_1=dsp_split_kb_1 m71=m71 main_basesoc_bus_errors_0_sqmuxa=main_basesoc_bus_errors_0_sqmuxa main_basesoc_ram_bus_ack=main_basesoc_ram_bus_ack main_basesoc_ram_bus_ack_r=main_basesoc_ram_bus_ack_r main_basesoc_reset_re=main_basesoc_reset_re main_basesoc_reset_storage[0]=main_basesoc_reset_storage[0] main_basesoc_reset_storage[1]=main_basesoc_reset_storage[1] main_basesoc_reset_storage_0_sqmuxa_1z=main_basesoc_reset_storage_0_sqmuxa main_basesoc_rx_count[1]=main_basesoc_rx_count[1] main_basesoc_rx_count[2]=main_basesoc_rx_count[2] main_basesoc_rx_count[3]=main_basesoc_rx_count[3] main_basesoc_rx_count_rs232phyrx_next_value0[1]=main_basesoc_rx_count_rs232phyrx_next_value0[1] main_basesoc_rx_count_rs232phyrx_next_value0[2]=main_basesoc_rx_count_rs232phyrx_next_value0[2] main_basesoc_rx_count_rs232phyrx_next_value0[3]=main_basesoc_rx_count_rs232phyrx_next_value0[3] main_basesoc_rx_count_rs232phyrx_next_value_ce0=main_basesoc_rx_count_rs232phyrx_next_value_ce0 main_basesoc_rx_data[0]=main_basesoc_rx_data[0] main_basesoc_rx_data[1]=main_basesoc_rx_data[1] main_basesoc_rx_data[2]=main_basesoc_rx_data[2] main_basesoc_rx_data[3]=main_basesoc_rx_data[3] main_basesoc_rx_data[4]=main_basesoc_rx_data[4] main_basesoc_rx_data[5]=main_basesoc_rx_data[5] main_basesoc_rx_data[6]=main_basesoc_rx_data[6] main_basesoc_rx_data[7]=main_basesoc_rx_data[7] main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa main_basesoc_rx_rx_d=main_basesoc_rx_rx_d main_basesoc_rx_source_payload_data[0]=main_basesoc_rx_source_payload_data[0] main_basesoc_rx_source_payload_data[1]=main_basesoc_rx_source_payload_data[1] main_basesoc_rx_source_payload_data[2]=main_basesoc_rx_source_payload_data[2] main_basesoc_rx_source_payload_data[3]=main_basesoc_rx_source_payload_data[3] main_basesoc_rx_source_payload_data[4]=main_basesoc_rx_source_payload_data[4] main_basesoc_rx_source_payload_data[5]=main_basesoc_rx_source_payload_data[5] main_basesoc_rx_source_payload_data[6]=main_basesoc_rx_source_payload_data[6] main_basesoc_rx_source_payload_data[7]=main_basesoc_rx_source_payload_data[7] main_basesoc_rx_tick=main_basesoc_rx_tick main_basesoc_rx_tick_0=main_basesoc_rx_tick_0 main_basesoc_scratch_storage[0]=main_basesoc_scratch_storage[0] main_basesoc_scratch_storage[1]=main_basesoc_scratch_storage[1] main_basesoc_scratch_storage[2]=main_basesoc_scratch_storage[2] main_basesoc_scratch_storage[3]=main_basesoc_scratch_storage[3] main_basesoc_scratch_storage[4]=main_basesoc_scratch_storage[4] main_basesoc_scratch_storage[5]=main_basesoc_scratch_storage[5] main_basesoc_scratch_storage[6]=main_basesoc_scratch_storage[6] main_basesoc_scratch_storage[7]=main_basesoc_scratch_storage[7] main_basesoc_scratch_storage[8]=main_basesoc_scratch_storage[8] main_basesoc_scratch_storage[9]=main_basesoc_scratch_storage[9] main_basesoc_scratch_storage[10]=main_basesoc_scratch_storage[10] main_basesoc_scratch_storage[11]=main_basesoc_scratch_storage[11] main_basesoc_scratch_storage[12]=main_basesoc_scratch_storage[12] main_basesoc_scratch_storage[13]=main_basesoc_scratch_storage[13] main_basesoc_scratch_storage[14]=main_basesoc_scratch_storage[14] main_basesoc_scratch_storage[15]=main_basesoc_scratch_storage[15] main_basesoc_scratch_storage[16]=main_basesoc_scratch_storage[16] main_basesoc_scratch_storage[17]=main_basesoc_scratch_storage[17] main_basesoc_scratch_storage[18]=main_basesoc_scratch_storage[18] main_basesoc_scratch_storage[19]=main_basesoc_scratch_storage[19] main_basesoc_scratch_storage[20]=main_basesoc_scratch_storage[20] main_basesoc_scratch_storage[21]=main_basesoc_scratch_storage[21] main_basesoc_scratch_storage[22]=main_basesoc_scratch_storage[22] main_basesoc_scratch_storage[23]=main_basesoc_scratch_storage[23] main_basesoc_scratch_storage[24]=main_basesoc_scratch_storage[24] main_basesoc_scratch_storage[25]=main_basesoc_scratch_storage[25] main_basesoc_scratch_storage[26]=main_basesoc_scratch_storage[26] main_basesoc_scratch_storage[27]=main_basesoc_scratch_storage[27] main_basesoc_scratch_storage[28]=main_basesoc_scratch_storage[28] main_basesoc_scratch_storage[29]=main_basesoc_scratch_storage[29] main_basesoc_scratch_storage[30]=main_basesoc_scratch_storage[30] main_basesoc_scratch_storage[31]=main_basesoc_scratch_storage[31] main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i main_basesoc_timer_en_storage=main_basesoc_timer_en_storage main_basesoc_timer_enable_storage=main_basesoc_timer_enable_storage main_basesoc_timer_pending_r=main_basesoc_timer_pending_r main_basesoc_timer_pending_r_0_sqmuxa_1z=main_basesoc_timer_pending_r_0_sqmuxa main_basesoc_timer_pending_re=main_basesoc_timer_pending_re main_basesoc_timer_reload_storage[0]=main_basesoc_timer_reload_storage[0] main_basesoc_timer_reload_storage[1]=main_basesoc_timer_reload_storage[1] main_basesoc_timer_reload_storage[2]=main_basesoc_timer_reload_storage[2] main_basesoc_timer_reload_storage[3]=main_basesoc_timer_reload_storage[3] main_basesoc_timer_reload_storage[4]=main_basesoc_timer_reload_storage[4] main_basesoc_timer_reload_storage[5]=main_basesoc_timer_reload_storage[5] main_basesoc_timer_reload_storage[6]=main_basesoc_timer_reload_storage[6] main_basesoc_timer_reload_storage[7]=main_basesoc_timer_reload_storage[7] main_basesoc_timer_reload_storage[8]=main_basesoc_timer_reload_storage[8] main_basesoc_timer_reload_storage[9]=main_basesoc_timer_reload_storage[9] main_basesoc_timer_reload_storage[10]=main_basesoc_timer_reload_storage[10] main_basesoc_timer_reload_storage[11]=main_basesoc_timer_reload_storage[11] main_basesoc_timer_reload_storage[12]=main_basesoc_timer_reload_storage[12] main_basesoc_timer_reload_storage[13]=main_basesoc_timer_reload_storage[13] main_basesoc_timer_reload_storage[14]=main_basesoc_timer_reload_storage[14] main_basesoc_timer_reload_storage[15]=main_basesoc_timer_reload_storage[15] main_basesoc_timer_reload_storage[16]=main_basesoc_timer_reload_storage[16] main_basesoc_timer_reload_storage[17]=main_basesoc_timer_reload_storage[17] main_basesoc_timer_reload_storage[18]=main_basesoc_timer_reload_storage[18] main_basesoc_timer_reload_storage[19]=main_basesoc_timer_reload_storage[19] main_basesoc_timer_reload_storage[20]=main_basesoc_timer_reload_storage[20] main_basesoc_timer_reload_storage[21]=main_basesoc_timer_reload_storage[21] main_basesoc_timer_reload_storage[22]=main_basesoc_timer_reload_storage[22] main_basesoc_timer_reload_storage[23]=main_basesoc_timer_reload_storage[23] main_basesoc_timer_reload_storage[24]=main_basesoc_timer_reload_storage[24] main_basesoc_timer_reload_storage[25]=main_basesoc_timer_reload_storage[25] main_basesoc_timer_reload_storage[26]=main_basesoc_timer_reload_storage[26] main_basesoc_timer_reload_storage[27]=main_basesoc_timer_reload_storage[27] main_basesoc_timer_reload_storage[28]=main_basesoc_timer_reload_storage[28] main_basesoc_timer_reload_storage[29]=main_basesoc_timer_reload_storage[29] main_basesoc_timer_reload_storage[30]=main_basesoc_timer_reload_storage[30] main_basesoc_timer_reload_storage[31]=main_basesoc_timer_reload_storage[31] main_basesoc_timer_update_value_storage=main_basesoc_timer_update_value_storage main_basesoc_timer_update_value_storage_0_sqmuxa_1z=main_basesoc_timer_update_value_storage_0_sqmuxa main_basesoc_timer_value_7[1]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[1] main_basesoc_timer_value_7[2]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[2] main_basesoc_timer_value_7[3]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[3] main_basesoc_timer_value_7[4]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[4] main_basesoc_timer_value_7[5]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[5] main_basesoc_timer_value_7[6]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[6] main_basesoc_timer_value_7[7]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[7] main_basesoc_timer_value_7[8]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[8] main_basesoc_timer_value_7[9]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[9] main_basesoc_timer_value_7[10]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[10] main_basesoc_timer_value_7[11]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[11] main_basesoc_timer_value_7[12]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[12] main_basesoc_timer_value_7[13]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[13] main_basesoc_timer_value_7[14]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[14] main_basesoc_timer_value_7[15]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[15] main_basesoc_timer_value_7[16]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[16] main_basesoc_timer_value_7[17]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[17] main_basesoc_timer_value_7[18]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[18] main_basesoc_timer_value_7[19]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[19] main_basesoc_timer_value_7[20]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[20] main_basesoc_timer_value_7[21]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[21] main_basesoc_timer_value_7[22]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[22] main_basesoc_timer_value_7[23]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[23] main_basesoc_timer_value_7[24]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[24] main_basesoc_timer_value_7[25]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[25] main_basesoc_timer_value_7[26]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[26] main_basesoc_timer_value_7[27]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[27] main_basesoc_timer_value_7[28]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[28] main_basesoc_timer_value_7[29]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[29] main_basesoc_timer_value_7[30]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[30] main_basesoc_timer_value_7[31]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[31] main_basesoc_timer_value_7_0_0=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 main_basesoc_timer_value_7_1[1]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[1] main_basesoc_timer_value_7_1[2]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[2] main_basesoc_timer_value_7_1[3]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[3] main_basesoc_timer_value_7_1[4]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[4] main_basesoc_timer_value_7_1[5]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[5] main_basesoc_timer_value_7_1[6]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[6] main_basesoc_timer_value_7_1[7]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[7] main_basesoc_timer_value_7_1[8]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[8] main_basesoc_timer_value_7_1[9]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[9] main_basesoc_timer_value_7_1[10]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[10] main_basesoc_timer_value_7_1[11]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[11] main_basesoc_timer_value_7_1[12]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[12] main_basesoc_timer_value_7_1[13]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[13] main_basesoc_timer_value_7_1[14]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[14] main_basesoc_timer_value_7_1[15]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[15] main_basesoc_timer_value_7_1[16]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[16] main_basesoc_timer_value_7_1[17]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[17] main_basesoc_timer_value_7_1[18]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[18] main_basesoc_timer_value_7_1[19]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[19] main_basesoc_timer_value_7_1[20]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[20] main_basesoc_timer_value_7_1[21]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[21] main_basesoc_timer_value_7_1[22]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[22] main_basesoc_timer_value_7_1[23]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[23] main_basesoc_timer_value_7_1[24]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[24] main_basesoc_timer_value_7_1[25]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[25] main_basesoc_timer_value_7_1[26]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[26] main_basesoc_timer_value_7_1[27]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[27] main_basesoc_timer_value_7_1[28]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[28] main_basesoc_timer_value_7_1[29]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[29] main_basesoc_timer_value_7_1[30]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[30] main_basesoc_timer_value_7_1[31]=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[31] main_basesoc_timer_value_status[0]=main_basesoc_timer_value_status[0] main_basesoc_timer_value_status[1]=main_basesoc_timer_value_status[1] main_basesoc_timer_value_status[2]=main_basesoc_timer_value_status[2] main_basesoc_timer_value_status[3]=main_basesoc_timer_value_status[3] main_basesoc_timer_value_status[4]=main_basesoc_timer_value_status[4] main_basesoc_timer_value_status[5]=main_basesoc_timer_value_status[5] main_basesoc_timer_value_status[6]=main_basesoc_timer_value_status[6] main_basesoc_timer_value_status[7]=main_basesoc_timer_value_status[7] main_basesoc_timer_value_status[8]=main_basesoc_timer_value_status[8] main_basesoc_timer_value_status[9]=main_basesoc_timer_value_status[9] main_basesoc_timer_value_status[10]=main_basesoc_timer_value_status[10] main_basesoc_timer_value_status[11]=main_basesoc_timer_value_status[11] main_basesoc_timer_value_status[12]=main_basesoc_timer_value_status[12] main_basesoc_timer_value_status[13]=main_basesoc_timer_value_status[13] main_basesoc_timer_value_status[14]=main_basesoc_timer_value_status[14] main_basesoc_timer_value_status[15]=main_basesoc_timer_value_status[15] main_basesoc_timer_value_status[16]=main_basesoc_timer_value_status[16] main_basesoc_timer_value_status[17]=main_basesoc_timer_value_status[17] main_basesoc_timer_value_status[18]=main_basesoc_timer_value_status[18] main_basesoc_timer_value_status[19]=main_basesoc_timer_value_status[19] main_basesoc_timer_value_status[20]=main_basesoc_timer_value_status[20] main_basesoc_timer_value_status[21]=main_basesoc_timer_value_status[21] main_basesoc_timer_value_status[22]=main_basesoc_timer_value_status[22] main_basesoc_timer_value_status[23]=main_basesoc_timer_value_status[23] main_basesoc_timer_value_status[24]=main_basesoc_timer_value_status[24] main_basesoc_timer_value_status[25]=main_basesoc_timer_value_status[25] main_basesoc_timer_value_status[26]=main_basesoc_timer_value_status[26] main_basesoc_timer_value_status[27]=main_basesoc_timer_value_status[27] main_basesoc_timer_value_status[28]=main_basesoc_timer_value_status[28] main_basesoc_timer_value_status[29]=main_basesoc_timer_value_status[29] main_basesoc_timer_value_status[30]=main_basesoc_timer_value_status[30] main_basesoc_timer_value_status[31]=main_basesoc_timer_value_status[31] main_basesoc_timer_zero_pending=main_basesoc_timer_zero_pending main_basesoc_timer_zero_trigger=main_basesoc_timer_zero_trigger main_basesoc_timer_zero_trigger_d=main_basesoc_timer_zero_trigger_d main_basesoc_tx_count[1]=main_basesoc_tx_count[1] main_basesoc_tx_count[2]=main_basesoc_tx_count[2] main_basesoc_tx_count[3]=main_basesoc_tx_count[3] main_basesoc_tx_count_rs232phytx_next_value0[1]=main_basesoc_tx_count_rs232phytx_next_value0[1] main_basesoc_tx_count_rs232phytx_next_value0[2]=main_basesoc_tx_count_rs232phytx_next_value0[2] main_basesoc_tx_count_rs232phytx_next_value0[3]=main_basesoc_tx_count_rs232phytx_next_value0[3] main_basesoc_tx_data[0]=main_basesoc_tx_data[0] main_basesoc_tx_data[1]=main_basesoc_tx_data[1] main_basesoc_tx_data[2]=main_basesoc_tx_data[2] main_basesoc_tx_data[3]=main_basesoc_tx_data[3] main_basesoc_tx_data[4]=main_basesoc_tx_data[4] main_basesoc_tx_data[5]=main_basesoc_tx_data[5] main_basesoc_tx_data[6]=main_basesoc_tx_data[6] main_basesoc_tx_data[7]=main_basesoc_tx_data[7] main_basesoc_tx_data_rs232phytx_next_value2[0]=main_basesoc_tx_data_rs232phytx_next_value2[0] main_basesoc_tx_data_rs232phytx_next_value2[1]=main_basesoc_tx_data_rs232phytx_next_value2[1] main_basesoc_tx_data_rs232phytx_next_value2[2]=main_basesoc_tx_data_rs232phytx_next_value2[2] main_basesoc_tx_data_rs232phytx_next_value2[3]=main_basesoc_tx_data_rs232phytx_next_value2[3] main_basesoc_tx_data_rs232phytx_next_value2[4]=main_basesoc_tx_data_rs232phytx_next_value2[4] main_basesoc_tx_data_rs232phytx_next_value2[5]=main_basesoc_tx_data_rs232phytx_next_value2[5] main_basesoc_tx_data_rs232phytx_next_value2[6]=main_basesoc_tx_data_rs232phytx_next_value2[6] main_basesoc_tx_data_rs232phytx_next_value2[7]=main_basesoc_tx_data_rs232phytx_next_value2[7] main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa=main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa main_basesoc_tx_data_rs232phytx_next_value_ce2_1=main_basesoc_tx_data_rs232phytx_next_value_ce2_1 main_basesoc_tx_tick=main_basesoc_tx_tick main_basesoc_tx_tick_0=main_basesoc_tx_tick_0 main_basesoc_uart_enable_storage[0]=main_basesoc_uart_enable_storage[0] main_basesoc_uart_enable_storage[1]=main_basesoc_uart_enable_storage[1] main_basesoc_uart_pending_r[0]=main_basesoc_uart_pending_r[0] main_basesoc_uart_pending_r[1]=main_basesoc_uart_pending_r[1] main_basesoc_uart_pending_r_0_sqmuxa_1z=main_basesoc_uart_pending_r_0_sqmuxa main_basesoc_uart_pending_re=main_basesoc_uart_pending_re main_basesoc_uart_rx_fifo_readable=main_basesoc_uart_rx_fifo_readable main_basesoc_uart_rx_fifo_syncfifo_re=main_basesoc_uart_rx_fifo_syncfifo_re main_basesoc_uart_rx_fifo_wrport_we=main_basesoc_uart_rx_fifo_wrport_we main_basesoc_uart_rx_pending=main_basesoc_uart_rx_pending main_basesoc_uart_rx_trigger_d=main_basesoc_uart_rx_trigger_d main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0=main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3 main_basesoc_uart_tx_fifo_readable=main_basesoc_uart_tx_fifo_readable main_basesoc_uart_tx_fifo_syncfifo_re=main_basesoc_uart_tx_fifo_syncfifo_re main_basesoc_uart_tx_fifo_wrport_we=main_basesoc_uart_tx_fifo_wrport_we main_basesoc_uart_tx_pending=main_basesoc_uart_tx_pending main_basesoc_uart_tx_trigger_d=main_basesoc_uart_tx_trigger_d main_bus_ack=main_bus_ack main_bus_ack_r_0_a2=main_bus_ack_r_0_a2 main_chaser[0]=main_chaser[0] main_chaser[1]=main_chaser[1] main_chaser[2]=main_chaser[2] main_chaser[3]=main_chaser[3] main_chaser[4]=main_chaser[4] main_chaser[5]=main_chaser[5] main_chaser[6]=main_chaser[6] main_chaser[7]=main_chaser[7] main_chaser[8]=main_chaser[8] main_chaser[9]=main_chaser[9] main_chaser[10]=main_chaser[10] main_chaser[11]=main_chaser[11] main_chaser[12]=main_chaser[12] main_chaser[13]=main_chaser[13] main_cs06=main_cs06 main_dataout0[0]=main_dataout0[0] main_dataout0[1]=main_dataout0[1] main_dataout0[2]=main_dataout0[2] main_dataout0[3]=main_dataout0[3] main_dataout0[4]=main_dataout0[4] main_dataout0[5]=main_dataout0[5] main_dataout0[6]=main_dataout0[6] main_dataout0[7]=main_dataout0[7] main_dataout0[8]=main_dataout0[8] main_dataout0[9]=main_dataout0[9] main_dataout0[10]=main_dataout0[10] main_dataout0[11]=main_dataout0[11] main_dataout0[12]=main_dataout0[12] main_dataout0[13]=main_dataout0[13] main_dataout0[14]=main_dataout0[14] main_dataout0[15]=main_dataout0[15] main_dataout0[16]=main_dataout0[16] main_dataout0[17]=main_dataout0[17] main_dataout0[18]=main_dataout0[18] main_dataout0[19]=main_dataout0[19] main_dataout0[20]=main_dataout0[20] main_dataout0[21]=main_dataout0[21] main_dataout0[22]=main_dataout0[22] main_dataout0[23]=main_dataout0[23] main_dataout0[24]=main_dataout0[24] main_dataout0[25]=main_dataout0[25] main_dataout0[26]=main_dataout0[26] main_dataout0[27]=main_dataout0[27] main_dataout0[28]=main_dataout0[28] main_dataout0[29]=main_dataout0[29] main_dataout0[30]=main_dataout0[30] main_dataout0[31]=main_dataout0[31] main_dataout1[0]=main_dataout1[0] main_dataout1[1]=main_dataout1[1] main_dataout1[2]=main_dataout1[2] main_dataout1[3]=main_dataout1[3] main_dataout1[4]=main_dataout1[4] main_dataout1[5]=main_dataout1[5] main_dataout1[6]=main_dataout1[6] main_dataout1[7]=main_dataout1[7] main_dataout1[8]=main_dataout1[8] main_dataout1[9]=main_dataout1[9] main_dataout1[10]=main_dataout1[10] main_dataout1[11]=main_dataout1[11] main_dataout1[12]=main_dataout1[12] main_dataout1[13]=main_dataout1[13] main_dataout1[14]=main_dataout1[14] main_dataout1[15]=main_dataout1[15] main_dataout1[16]=main_dataout1[16] main_dataout1[17]=main_dataout1[17] main_dataout1[18]=main_dataout1[18] main_dataout1[19]=main_dataout1[19] main_dataout1[20]=main_dataout1[20] main_dataout1[21]=main_dataout1[21] main_dataout1[22]=main_dataout1[22] main_dataout1[23]=main_dataout1[23] main_dataout1[24]=main_dataout1[24] main_dataout1[25]=main_dataout1[25] main_dataout1[26]=main_dataout1[26] main_dataout1[27]=main_dataout1[27] main_dataout1[28]=main_dataout1[28] main_dataout1[29]=main_dataout1[29] main_dataout1[30]=main_dataout1[30] main_dataout1[31]=main_dataout1[31] main_m1_e_0_1=VexRiscv.main_m1_e_0_1 main_mode=main_mode main_storage[0]=main_storage[0] main_storage[1]=main_storage[1] main_storage[2]=main_storage[2] main_storage[3]=main_storage[3] main_storage[4]=main_storage[4] main_storage[5]=main_storage[5] main_storage[6]=main_storage[6] main_storage[7]=main_storage[7] main_storage[8]=main_storage[8] main_storage[9]=main_storage[9] main_storage[10]=main_storage[10] main_storage[11]=main_storage[11] main_storage[12]=main_storage[12] main_storage[13]=main_storage[13] main_storage_0_sqmuxa=main_storage_0_sqmuxa main_wren0=main_wren0 main_wren1=main_wren1 rom_dat0[0]=rom_dat0[0] rom_dat0[1]=rom_dat0[1] rom_dat0[2]=rom_dat0[2] rom_dat0[3]=rom_dat0[3] rom_dat0[4]=rom_dat0[4] rom_dat0[5]=rom_dat0[5] rom_dat0[6]=rom_dat0[6] rom_dat0[7]=rom_dat0[7] rom_dat0[8]=rom_dat0[8] rom_dat0[9]=rom_dat0[9] rom_dat0[10]=rom_dat0[10] rom_dat0[11]=rom_dat0[11] rom_dat0[12]=rom_dat0[12] rom_dat0[13]=rom_dat0[13] rom_dat0[14]=rom_dat0[14] rom_dat0[15]=rom_dat0[15] rom_dat0[16]=rom_dat0[16] rom_dat0[17]=rom_dat0[17] rom_dat0[18]=rom_dat0[18] rom_dat0[19]=rom_dat0[19] rom_dat0[20]=rom_dat0[20] rom_dat0[21]=rom_dat0[21] rom_dat0[22]=rom_dat0[22] rom_dat0[23]=rom_dat0[23] rom_dat0[24]=rom_dat0[24] rom_dat0[25]=rom_dat0[25] rom_dat0[26]=rom_dat0[26] rom_dat0[27]=rom_dat0[27] rom_dat0[28]=rom_dat0[28] rom_dat0[29]=rom_dat0[29] rom_dat0[30]=rom_dat0[30] rom_dat0[31]=rom_dat0[31] serial_tx_4=serial_tx_4 storage_1_dat1[0]=storage_1_dat1[0] storage_1_dat1[1]=storage_1_dat1[1] storage_dat1[0]=storage_dat1[0] storage_dat1[1]=storage_dat1[1] storage_dat1[2]=storage_dat1[2] storage_dat1[3]=storage_dat1[3] storage_dat1[4]=storage_dat1[4] storage_dat1[5]=storage_dat1[5] storage_dat1[6]=storage_dat1[6] storage_dat1[7]=storage_dat1[7] sys_clk_0=sys_clk sys_rst=sys_rst un1_main_basesoc_bus_errors_1_0[0]=un1_main_basesoc_bus_errors_1_0[0] un1_main_basesoc_bus_errors_1_0[1]=un1_main_basesoc_bus_errors_1_0[1] un1_main_basesoc_bus_errors_1_0[2]=un1_main_basesoc_bus_errors_1_0[2] un1_main_basesoc_bus_errors_1_0[3]=un1_main_basesoc_bus_errors_1_0[3] un1_main_basesoc_bus_errors_1_0[4]=un1_main_basesoc_bus_errors_1_0[4] un1_main_basesoc_bus_errors_1_0[5]=un1_main_basesoc_bus_errors_1_0[5] un1_main_basesoc_bus_errors_1_0[6]=un1_main_basesoc_bus_errors_1_0[6] un1_main_basesoc_bus_errors_1_0[7]=un1_main_basesoc_bus_errors_1_0[7] un1_main_basesoc_bus_errors_1_0[8]=un1_main_basesoc_bus_errors_1_0[8] un1_main_basesoc_bus_errors_1_0[9]=un1_main_basesoc_bus_errors_1_0[9] un1_main_basesoc_bus_errors_1_0[10]=un1_main_basesoc_bus_errors_1_0[10] un1_main_basesoc_bus_errors_1_0[11]=un1_main_basesoc_bus_errors_1_0[11] un1_main_basesoc_bus_errors_1_0[12]=un1_main_basesoc_bus_errors_1_0[12] un1_main_basesoc_bus_errors_1_0[13]=un1_main_basesoc_bus_errors_1_0[13] un1_main_basesoc_bus_errors_1_0[14]=un1_main_basesoc_bus_errors_1_0[14] un1_main_basesoc_bus_errors_1_0[15]=un1_main_basesoc_bus_errors_1_0[15] un1_main_basesoc_bus_errors_1_0[16]=un1_main_basesoc_bus_errors_1_0[16] un1_main_basesoc_bus_errors_1_0[17]=un1_main_basesoc_bus_errors_1_0[17] un1_main_basesoc_bus_errors_1_0[18]=un1_main_basesoc_bus_errors_1_0[18] un1_main_basesoc_bus_errors_1_0[19]=un1_main_basesoc_bus_errors_1_0[19] un1_main_basesoc_bus_errors_1_0[20]=un1_main_basesoc_bus_errors_1_0[20] un1_main_basesoc_bus_errors_1_0[21]=un1_main_basesoc_bus_errors_1_0[21] un1_main_basesoc_bus_errors_1_0[22]=un1_main_basesoc_bus_errors_1_0[22] un1_main_basesoc_bus_errors_1_0[23]=un1_main_basesoc_bus_errors_1_0[23] un1_main_basesoc_bus_errors_1_0[24]=un1_main_basesoc_bus_errors_1_0[24] un1_main_basesoc_bus_errors_1_0[25]=un1_main_basesoc_bus_errors_1_0[25] un1_main_basesoc_bus_errors_1_0[26]=un1_main_basesoc_bus_errors_1_0[26] un1_main_basesoc_bus_errors_1_0[27]=un1_main_basesoc_bus_errors_1_0[27] un1_main_basesoc_bus_errors_1_0[28]=un1_main_basesoc_bus_errors_1_0[28] un1_main_basesoc_bus_errors_1_0[29]=un1_main_basesoc_bus_errors_1_0[29] un1_main_basesoc_bus_errors_1_0[30]=un1_main_basesoc_bus_errors_1_0[30] un1_main_basesoc_bus_errors_1_0[31]=un1_main_basesoc_bus_errors_1_0[31] un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0=un1_main_basesoc_serial_tx_rs232phytx_next_value112_i un1_main_basesoc_uart_rx_fifo_level0=un1_main_basesoc_uart_rx_fifo_level0_scalar un1_main_basesoc_uart_rx_fifo_level0_0[1]=un1_main_basesoc_uart_rx_fifo_level0_0[1] un1_main_basesoc_uart_rx_fifo_level0_0[2]=un1_main_basesoc_uart_rx_fifo_level0_0[2] un1_main_basesoc_uart_rx_fifo_level0_0[3]=un1_main_basesoc_uart_rx_fifo_level0_0[3] un1_main_basesoc_uart_rx_fifo_level0_0[4]=un1_main_basesoc_uart_rx_fifo_level0_0[4] un1_main_basesoc_uart_tx_fifo_level0_0[1]=un1_main_basesoc_uart_tx_fifo_level0_0[1] un1_main_basesoc_uart_tx_fifo_level0_0[2]=un1_main_basesoc_uart_tx_fifo_level0_0[2] un1_main_basesoc_uart_tx_fifo_level0_0[3]=un1_main_basesoc_uart_tx_fifo_level0_0[3] un1_main_basesoc_uart_tx_fifo_level0_0[4]=un1_main_basesoc_uart_tx_fifo_level0_0[4] un1_main_basesoc_uart_tx_fifo_level0_0_d0=un1_main_basesoc_uart_tx_fifo_level0[0] un1_main_basesoc_uart_tx_fifo_level0_1z=un1_main_basesoc_uart_tx_fifo_level0_scalar un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i un5_main_basesoc_rx_phase_cry_31=un5_main_basesoc_rx_phase_cry_31 un5_main_basesoc_tx_phase_cry_31=un5_main_basesoc_tx_phase_cry_31 user_led0_c=user_led0_c user_led10_c=user_led10_c user_led11_c=user_led11_c user_led12_c=user_led12_c user_led13_c=user_led13_c user_led1_c=user_led1_c user_led2_c=user_led2_c user_led3_c=user_led3_c user_led4_c=user_led4_c user_led5_c=user_led5_c user_led6_c=user_led6_c user_led7_c=user_led7_c user_led8_c=user_led8_c user_led9_c=user_led9_c
.cname VexRiscv
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59440.12-59629.2"
.subckt INV A=builder_basesoc_rs232phyrx_state Z=builder_basesoc_rs232phyrx_state_i
.cname builder_basesoc_rs232phyrx_state_RNISQ1C
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51274.7-51277.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_110 Q=builder_basesoc_rs232phyrx_state SP=VCC
.cname builder_basesoc_rs232phyrx_state_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55485.11-55491.2"
.subckt INV A=builder_basesoc_rs232phytx_state Z=builder_basesoc_rs232phytx_state_i
.cname builder_basesoc_rs232phytx_state_RNIU8C3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51269.7-51272.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa Q=builder_basesoc_rs232phytx_state SP=un1_main_basesoc_serial_tx_rs232phytx_next_value112_i
.cname builder_basesoc_rs232phytx_state_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55478.11-55484.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_basesoc_next_state_1_sqmuxa_1 Q=builder_basesoc_state SP=VCC
.cname builder_basesoc_state_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55471.11-55477.2"
.subckt FD1P3IX CD=N_152_i CK=sys_clk D=builder_count_1_cry_9_0_S1 Q=dsp_join_kb_25[10] SP=VCC
.cname builder_count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55401.11-55407.2"
.subckt FD1P3IX CD=N_152_i CK=sys_clk D=builder_count_1_cry_11_0_S0 Q=dsp_join_kb_25[11] SP=VCC
.cname builder_count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55408.11-55414.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_r[12] Q=dsp_join_kb_25[12] SP=VCC
.cname builder_count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55415.11-55421.2"
.subckt FD1P3IX CD=N_152_i CK=sys_clk D=builder_count_1_cry_13_0_S0 Q=dsp_join_kb_25[13] SP=VCC
.cname builder_count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55422.11-55428.2"
.subckt FD1P3JX CK=sys_clk D=N_120_i PD=GND_0 Q=dsp_join_kb_25[14] SP=VCC
.cname builder_count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55429.11-55435.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_r[15] Q=dsp_join_kb_25[15] SP=VCC
.cname builder_count[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55436.11-55442.2"
.subckt FD1P3JX CK=sys_clk D=N_121_i PD=GND_0 Q=dsp_join_kb_25[16] SP=VCC
.cname builder_count[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55443.11-55449.2"
.subckt FD1P3JX CK=sys_clk D=N_1218_i PD=GND_0 Q=dsp_join_kb_25[17] SP=VCC
.cname builder_count[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55450.11-55456.2"
.subckt FD1P3JX CK=sys_clk D=N_123_i PD=GND_0 Q=dsp_join_kb_25[18] SP=VCC
.cname builder_count[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55457.11-55463.2"
.subckt FD1P3JX CK=sys_clk D=N_124_i PD=GND_0 Q=dsp_join_kb_25[19] SP=VCC
.cname builder_count[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55464.11-55470.2"
.subckt FD1P3JX CK=sys_clk D=N_137_i PD=GND_0 Q=dsp_join_kb_25[6] SP=VCC
.cname builder_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55373.11-55379.2"
.subckt FD1P3IX CD=N_152_i CK=sys_clk D=builder_count_1_cry_7_0_S0 Q=dsp_join_kb_25[7] SP=VCC
.cname builder_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55380.11-55386.2"
.subckt FD1P3IX CD=N_152_i CK=sys_clk D=builder_count_1_cry_7_0_S1 Q=dsp_join_kb_25[8] SP=VCC
.cname builder_count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55387.11-55393.2"
.subckt FD1P3JX CK=sys_clk D=N_1219_i PD=GND_0 Q=dsp_join_kb_25[9] SP=VCC
.cname builder_count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55394.11-55400.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_0_mod_RNO[0] Q=builder_count_1 SP=VCC
.cname builder_count_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55345.11-55351.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_0_mod_RNO[1] Q=dsp_join_kb_25[1] SP=VCC
.cname builder_count_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55352.11-55358.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_0_mod_RNO[3] Q=dsp_join_kb_25[3] SP=VCC
.cname builder_count_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55359.11-55365.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_0_mod_RNO[5] Q=dsp_join_kb_25[5] SP=VCC
.cname builder_count_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55366.11-55372.2"
.subckt LUT4 A=builder_count_1 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_0_mod_RNO[0]
.cname builder_count_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51326.8-51332.2"
.param INIT "0x0404"
.subckt LUT4 A=builder_count_1_cry_1_0_S0 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_0_mod_RNO[1]
.cname builder_count_0_mod_RNO_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51317.8-51323.2"
.param INIT "0x0808"
.subckt LUT4 A=N_698 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_0_mod_RNO[3]
.cname builder_count_0_mod_RNO_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51308.8-51314.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_count_1_cry_5_0_S0 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_0_mod_RNO[5]
.cname builder_count_0_mod_RNO_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51299.8-51305.2"
.param INIT "0x0808"
.subckt CCU2 A0=VCC A1=builder_count_1 B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=builder_count_1_cry_0 D0=VCC D1=VCC S0=builder_count_1_cry_0_0_S0 S1=builder_count_1_cry_0_0_S1
.cname builder_count_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57714.8-57727.2"
.param INIT0 "5033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[11] A1=dsp_join_kb_25[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_10 COUT=builder_count_1_cry_12 D0=VCC D1=VCC S0=builder_count_1_cry_11_0_S0 S1=builder_count_1_cry_11_0_S1
.cname builder_count_1_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57607.8-57620.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[13] A1=dsp_join_kb_25[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_12 COUT=builder_count_1_cry_14 D0=VCC D1=VCC S0=builder_count_1_cry_13_0_S0 S1=builder_count_1_2[14]
.cname builder_count_1_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57589.8-57602.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[15] A1=dsp_join_kb_25[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_14 COUT=builder_count_1_cry_16 D0=VCC D1=VCC S0=builder_count_1_cry_15_0_S0 S1=builder_count_1_2[16]
.cname builder_count_1_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57571.8-57584.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[17] A1=dsp_join_kb_25[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_16 COUT=builder_count_1_cry_18 D0=VCC D1=VCC S0=builder_count_1_2[17] S1=builder_count_1_2[18]
.cname builder_count_1_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57553.8-57566.2"
.param INIT0 "50AA"
.param INIT1 "50FF"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[1] A1=dsp_join_kb_25[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_0 COUT=builder_count_1_cry_2 D0=VCC D1=VCC S0=builder_count_1_cry_1_0_S0 S1=N_697
.cname builder_count_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57697.8-57710.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[3] A1=dsp_join_kb_25[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_2 COUT=builder_count_1_cry_4 D0=VCC D1=VCC S0=N_698 S1=N_699
.cname builder_count_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57679.8-57692.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[5] A1=dsp_join_kb_25[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_4 COUT=builder_count_1_cry_6 D0=VCC D1=VCC S0=builder_count_1_cry_5_0_S0 S1=builder_count_1_2[6]
.cname builder_count_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57661.8-57674.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[7] A1=dsp_join_kb_25[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_6 COUT=builder_count_1_cry_8 D0=VCC D1=VCC S0=builder_count_1_cry_7_0_S0 S1=builder_count_1_cry_7_0_S1
.cname builder_count_1_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57643.8-57656.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25[9] A1=dsp_join_kb_25[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_8 COUT=builder_count_1_cry_10 D0=VCC D1=VCC S0=builder_count_1_2[9] S1=builder_count_1_cry_9_0_S1
.cname builder_count_1_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57625.8-57638.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_25_i A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=builder_count_1_cry_18 COUT=builder_count_1_s_19_0_COUT D0=VCC D1=VCC S0=builder_count_1_2[19] S1=builder_count_1_s_19_0_S1
.cname builder_count_1_s_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57535.8-57548.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt INV A=dsp_join_kb_25[19] Z=dsp_join_kb_25_i
.cname builder_count_1_s_19_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51289.7-51292.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_mod_RNO[2] Q=dsp_join_kb_25[2] SP=VCC
.cname builder_count_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55331.11-55337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_count_mod_RNO[4] Q=dsp_join_kb_25[4] SP=VCC
.cname builder_count_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55338.11-55344.2"
.subckt LUT4 A=N_697 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_mod_RNO[2]
.cname builder_count_mod_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51344.8-51350.2"
.param INIT "0x0808"
.subckt LUT4 A=N_699 B=builder_wait C=sys_rst D=GND_0 Z=builder_count_mod_RNO[4]
.cname builder_count_mod_RNO_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51335.8-51341.2"
.param INIT "0x0808"
.subckt WIDEFN9 A0=m3 A1=mem_adr0[0] B0=mem_adr0[0] B1=mem_adr0[1] C0=mem_adr0[2] C1=mem_adr0[2] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m10
.cname builder_csr_bankarray_dat_r_7_1_.m10
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51527.11-51538.2"
.param INIT0 "0xc355"
.param INIT1 "0xd46b"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=GND_0 Z=m11
.cname builder_csr_bankarray_dat_r_7_1_.m11
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55996.8-56002.2"
.param INIT "0x3939"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[2] C=GND_0 D=GND_0 Z=builder_csr_bankarray_dat_r_7_1_.N_13_i
.cname builder_csr_bankarray_dat_r_7_1_.m12
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56228.8-56234.2"
.param INIT "0x8888"
.subckt WIDEFN9 A0=mem_adr0[3] A1=mem_adr0[0] B0=m11 B1=mem_adr0[1] C0=mem_adr0[2] C1=mem_adr0[2] D0=mem_adr0[0] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m18
.cname builder_csr_bankarray_dat_r_7_1_.m18
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51512.11-51523.2"
.param INIT0 "0x3111"
.param INIT1 "0x06d6"
.subckt LUT4 A=m10 B=m18 C=mem_adr0[5] D=GND_0 Z=builder_csr_bankarray_dat_r[1]
.cname builder_csr_bankarray_dat_r_7_1_.m19
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56273.8-56279.2"
.param INIT "0xCACA"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=GND_0 Z=m3
.cname builder_csr_bankarray_dat_r_7_1_.m3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55951.8-55957.2"
.param INIT "0x3535"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=mem_adr0[3] Z=m30
.cname builder_csr_bankarray_dat_r_7_1_.m30
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55897.8-55903.2"
.param INIT "0x696C"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=mem_adr0[3] Z=builder_csr_bankarray_dat_r_7_1_.i2_mux_0
.cname builder_csr_bankarray_dat_r_7_1_.m33
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55888.8-55894.2"
.param INIT "0x3D1A"
.subckt WIDEFN9 A0=builder_csr_bankarray_dat_r_7_1_.m35_am_1 A1=m30 B0=mem_adr0[1] B1=builder_csr_bankarray_dat_r_7_1_.i2_mux_0 C0=mem_adr0[3] C1=mem_adr0[4] D0=mem_adr0[4] D1=GND_0 SEL=mem_adr0[5] Z=builder_csr_bankarray_dat_r[2]
.cname builder_csr_bankarray_dat_r_7_1_.m35
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51557.11-51568.2"
.param INIT0 "0x87d4"
.param INIT1 "0xcaca"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[2] C=mem_adr0[3] D=mem_adr0[4] Z=builder_csr_bankarray_dat_r_7_1_.m35_am_1
.cname builder_csr_bankarray_dat_r_7_1_.m35_am_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56327.8-56333.2"
.param INIT "0x2763"
.subckt WIDEFN9 A0=mem_adr0[0] A1=m8 B0=mem_adr0[1] B1=builder_csr_bankarray_dat_r_7_1_.N_13_i C0=mem_adr0[2] C1=mem_adr0[1] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m40
.cname builder_csr_bankarray_dat_r_7_1_.m40
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51497.11-51508.2"
.param INIT0 "0x8c8d"
.param INIT1 "0x3c55"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[2] C=mem_adr0[3] D=GND_0 Z=builder_csr_bankarray_dat_r_7_1_.i3_mux_3
.cname builder_csr_bankarray_dat_r_7_1_.m41
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55987.8-55993.2"
.param INIT "0xDEDE"
.subckt WIDEFN9 A0=builder_csr_bankarray_dat_r_7_1_.N_13_i A1=mem_adr0[0] B0=builder_csr_bankarray_dat_r_7_1_.i3_mux_3 B1=mem_adr0[1] C0=mem_adr0[1] C1=mem_adr0[2] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m45
.cname builder_csr_bankarray_dat_r_7_1_.m45
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51482.11-51493.2"
.param INIT0 "0xa353"
.param INIT1 "0x0696"
.subckt LUT4 A=m40 B=m45 C=mem_adr0[5] D=GND_0 Z=builder_csr_bankarray_dat_r[3]
.cname builder_csr_bankarray_dat_r_7_1_.m46
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56282.8-56288.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=m6 A1=mem_adr0[0] B0=builder_csr_bankarray_dat_r_7_1_.N_13_i B1=mem_adr0[1] C0=mem_adr0[1] C1=mem_adr0[2] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m51
.cname builder_csr_bankarray_dat_r_7_1_.m51
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51422.11-51433.2"
.param INIT0 "0x50c3"
.param INIT1 "0x21fc"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=GND_0 Z=m52
.cname builder_csr_bankarray_dat_r_7_1_.m52
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55969.8-55975.2"
.param INIT "0x4E4E"
.subckt WIDEFN9 A0=m52 A1=mem_adr0[0] B0=mem_adr0[1] B1=mem_adr0[1] C0=mem_adr0[3] C1=mem_adr0[2] D0=GND_0 D1=mem_adr0[3] SEL=mem_adr0[4] Z=m57
.cname builder_csr_bankarray_dat_r_7_1_.m57
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51467.11-51478.2"
.param INIT0 "0x4a4a"
.param INIT1 "0x0904"
.subckt LUT4 A=m51 B=m57 C=mem_adr0[5] D=GND_0 Z=builder_csr_bankarray_dat_r[4]
.cname builder_csr_bankarray_dat_r_7_1_.m58
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56291.8-56297.2"
.param INIT "0xCACA"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[2] C=GND_0 D=GND_0 Z=m6
.cname builder_csr_bankarray_dat_r_7_1_.m6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56219.8-56225.2"
.param INIT "0x4444"
.subckt WIDEFN9 A0=m6 A1=mem_adr0[0] B0=mem_adr0[0] B1=mem_adr0[1] C0=mem_adr0[1] C1=mem_adr0[2] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m64
.cname builder_csr_bankarray_dat_r_7_1_.m64
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51452.11-51463.2"
.param INIT0 "0x5fc5"
.param INIT1 "0xb6fc"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=GND_0 Z=m68
.cname builder_csr_bankarray_dat_r_7_1_.m68
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55978.8-55984.2"
.param INIT "0x2424"
.subckt WIDEFN9 A0=mem_adr0[0] A1=m6 B0=mem_adr0[1] B1=m68 C0=mem_adr0[2] C1=mem_adr0[1] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m70
.cname builder_csr_bankarray_dat_r_7_1_.m70
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51437.11-51448.2"
.param INIT0 "0x86fe"
.param INIT1 "0xa0cc"
.subckt LUT4 A=m64 B=m70 C=mem_adr0[5] D=GND_0 Z=m71
.cname builder_csr_bankarray_dat_r_7_1_.m71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56300.8-56306.2"
.param INIT "0xCACA"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=mem_adr0[3] Z=m73
.cname builder_csr_bankarray_dat_r_7_1_.m73
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55879.8-55885.2"
.param INIT "0x2151"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=mem_adr0[3] Z=m74
.cname builder_csr_bankarray_dat_r_7_1_.m74
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55906.8-55912.2"
.param INIT "0x0580"
.subckt LUT4 A=mem_adr0[4] B=mem_adr0[2] C=mem_adr0[1] D=mem_adr0[0] Z=builder_csr_bankarray_dat_r_7_1_.i4_mux
.cname builder_csr_bankarray_dat_r_7_1_.m77
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56344.8-56350.2"
.param INIT "0x7B7F"
.subckt LUT4 A=mem_adr0[0] B=mem_adr0[1] C=mem_adr0[2] D=GND_0 Z=m8
.cname builder_csr_bankarray_dat_r_7_1_.m8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55960.8-55966.2"
.param INIT "0x2B2B"
.subckt WIDEFN9 A0=m73 A1=builder_csr_bankarray_dat_r_7_1_.i4_mux B0=m74 B1=mem_adr0[3] C0=mem_adr0[4] C1=mem_adr0[4] D0=GND_0 D1=GND_0 SEL=mem_adr0[5] Z=builder_csr_bankarray_dat_r[6]
.cname builder_csr_bankarray_dat_r_7_1_.m80
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51542.11-51553.2"
.param INIT0 "0x3535"
.param INIT1 "0xbebe"
.subckt WIDEFN9 A0=mem_adr0[0] A1=mem_adr0[0] B0=mem_adr0[1] B1=mem_adr0[1] C0=mem_adr0[2] C1=mem_adr0[2] D0=mem_adr0[3] D1=mem_adr0[3] SEL=mem_adr0[4] Z=m84
.cname builder_csr_bankarray_dat_r_7_1_.m84
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51407.11-51418.2"
.param INIT0 "0x1220"
.param INIT1 "0x0240"
.subckt LUT4 A=mem_adr0[3] B=mem_adr0[2] C=mem_adr0[1] D=mem_adr0[0] Z=m86
.cname builder_csr_bankarray_dat_r_7_1_.m86
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51353.8-51359.2"
.param INIT "0x5753"
.subckt LUT4 A=m84 B=m86 C=mem_adr0[4] D=mem_adr0[5] Z=builder_csr_bankarray_dat_r[7]
.cname builder_csr_bankarray_dat_r_7_1_.m88
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55800.8-55806.2"
.param INIT "0x0C55"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[0] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[0] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55114.11-55120.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[10] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[10] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55177.11-55183.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[11] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[11] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55184.11-55190.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[12] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[12] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55191.11-55197.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[13] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[13] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55198.11-55204.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[14] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[14] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55205.11-55211.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[15] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[15] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55212.11-55218.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[16] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[16] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55219.11-55225.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[17] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[17] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55226.11-55232.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[18] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[18] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55233.11-55239.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[19] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[19] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55240.11-55246.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[20] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[20] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55247.11-55253.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[21] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[21] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55254.11-55260.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[22] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[22] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55261.11-55267.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[23] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[23] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55268.11-55274.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[24] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[24] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55275.11-55281.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[25] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[25] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55282.11-55288.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[26] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[26] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55289.11-55295.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[27] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[27] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55296.11-55302.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[28] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[28] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55303.11-55309.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[29] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[29] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55310.11-55316.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[2] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[2] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55121.11-55127.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[30] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[30] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55317.11-55323.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[31] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[31] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55324.11-55330.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[3] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[3] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55128.11-55134.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[4] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[4] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55135.11-55141.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[5] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[5] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55142.11-55148.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[6] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[6] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55149.11-55155.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[7] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[7] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55156.11-55162.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[8] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[8] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55163.11-55169.2"
.subckt FD1P3IX CD=VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso CK=sys_clk D=builder_csr_bankarray_interface0_bank_bus_dat_r_6[9] Q=builder_csr_bankarray_interface0_bank_bus_dat_r[9] SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55170.11-55176.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[0] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[0] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55016.11-55022.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[10] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[10] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55086.11-55092.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[11] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[11] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55093.11-55099.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[12] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[12] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55100.11-55106.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[13] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[13] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55107.11-55113.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[1] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[1] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55023.11-55029.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[2] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[2] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55030.11-55036.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[3] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[3] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55037.11-55043.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[4] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[4] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55044.11-55050.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[5] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[5] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55051.11-55057.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[6] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[6] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55058.11-55064.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[7] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[7] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55065.11-55071.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[8] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[8] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55072.11-55078.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=main_storage[9] Q=builder_csr_bankarray_interface1_bank_bus_dat_r[9] SP=VCC
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55079.11-55085.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[0] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[0] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54792.11-54798.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[10] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[10] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54862.11-54868.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[11] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[11] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54869.11-54875.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[12] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[12] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54876.11-54882.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[13] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[13] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54883.11-54889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[14] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[14] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54890.11-54896.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[15] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[15] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54897.11-54903.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[16] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[16] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54904.11-54910.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[17] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[17] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54911.11-54917.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[18] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[18] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54918.11-54924.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[19] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[19] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54925.11-54931.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[1] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[1] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54799.11-54805.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[20] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[20] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54932.11-54938.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[21] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[21] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54939.11-54945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[22] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[22] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54946.11-54952.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[23] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[23] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54953.11-54959.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[24] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[24] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54960.11-54966.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[25] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[25] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54967.11-54973.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[26] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[26] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54974.11-54980.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[27] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[27] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54981.11-54987.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[28] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[28] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54988.11-54994.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[29] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[29] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54995.11-55001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[2] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[2] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54806.11-54812.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[30] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[30] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55002.11-55008.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[31] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[31] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55009.11-55015.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[3] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[3] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54813.11-54819.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[4] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[4] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54820.11-54826.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[5] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[5] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54827.11-54833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[6] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[6] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54834.11-54840.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[7] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[7] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54841.11-54847.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[8] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[8] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54848.11-54854.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface2_bank_bus_dat_r_11[9] Q=builder_csr_bankarray_interface2_bank_bus_dat_r[9] SP=VCC
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54855.11-54861.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface3_bank_bus_dat_r_11[0] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[0] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54736.11-54742.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_csr_bankarray_interface3_bank_bus_dat_r_11[1] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[1] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54743.11-54749.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[2] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[2] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54750.11-54756.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[3] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[3] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54757.11-54763.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[4] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[4] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54764.11-54770.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[5] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[5] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54771.11-54777.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[6] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[6] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54778.11-54784.2"
.subckt FD1P3IX CD=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i CK=sys_clk D=storage_1_dat1[7] Q=builder_csr_bankarray_interface3_bank_bus_dat_r[7] SP=VCC
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54785.11-54791.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=builder_csr_bankarray_sel_r_r_0_a2 Q=builder_csr_bankarray_sel_r SP=VCC
.cname builder_csr_bankarray_sel_r_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54729.11-54735.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_1210_i_fast Q=builder_grant_fast SP=VCC
.cname builder_grant_fast_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54715.11-54721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_1210_i Q=builder_grant SP=VCC
.cname builder_grant_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54722.11-54728.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_1210_i_rep1 Q=builder_grant_rep1 SP=VCC
.cname builder_grant_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54708.11-54714.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_1210_i_rep2 Q=builder_grant_rep2 SP=VCC
.cname builder_grant_rep2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54701.11-54707.2"
.subckt IFD1P3IX CD=GND_0 CK=sys_clk D=serial_rx_c Q=builder_regs0 SP=VCC
.cname builder_regs0_0io
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51675.12-51681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_regs0 Q=builder_regs1 SP=VCC
.cname builder_regs1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54694.11-54700.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=builder_slave_sel_2 Q=builder_slave_sel_r[0] SP=VCC
.cname builder_slave_sel_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54673.11-54679.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_slave_sel_r_r_0_a2 Q=builder_slave_sel_r[1] SP=VCC
.cname builder_slave_sel_r_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54680.11-54686.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_175 Q=builder_slave_sel_r[2] SP=VCC
.cname builder_slave_sel_r_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54687.11-54693.2"
.subckt IB I=gsrn O=gsrn_c
.cname gsrn_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55573.6-55576.2"
.subckt INV A=gsrn_c Z=gsrn_c_i
.cname gsrn_pad_RNIED4D
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51294.7-51297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_bus_errors_0_mod_RNO Q=un1_main_basesoc_bus_errors_1_0[0] SP=VCC
.cname main_basesoc_bus_errors_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54666.11-54672.2"
.subckt LUT4 A=sys_rst B=un1_main_basesoc_bus_errors_1[0] C=GND_0 D=GND_0 Z=main_basesoc_bus_errors_0_mod_RNO
.cname main_basesoc_bus_errors_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56066.8-56072.2"
.param INIT "0x4444"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[10] Q=un1_main_basesoc_bus_errors_1_0[10] SP=VCC
.cname main_basesoc_bus_errors_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54512.11-54518.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[11] Q=un1_main_basesoc_bus_errors_1_0[11] SP=VCC
.cname main_basesoc_bus_errors_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54519.11-54525.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[12] Q=un1_main_basesoc_bus_errors_1_0[12] SP=VCC
.cname main_basesoc_bus_errors_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54526.11-54532.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[13] Q=un1_main_basesoc_bus_errors_1_0[13] SP=VCC
.cname main_basesoc_bus_errors_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54533.11-54539.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[14] Q=un1_main_basesoc_bus_errors_1_0[14] SP=VCC
.cname main_basesoc_bus_errors_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54540.11-54546.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[15] Q=un1_main_basesoc_bus_errors_1_0[15] SP=VCC
.cname main_basesoc_bus_errors_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54547.11-54553.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[16] Q=un1_main_basesoc_bus_errors_1_0[16] SP=VCC
.cname main_basesoc_bus_errors_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54554.11-54560.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[17] Q=un1_main_basesoc_bus_errors_1_0[17] SP=VCC
.cname main_basesoc_bus_errors_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54561.11-54567.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[18] Q=un1_main_basesoc_bus_errors_1_0[18] SP=VCC
.cname main_basesoc_bus_errors_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54568.11-54574.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[19] Q=un1_main_basesoc_bus_errors_1_0[19] SP=VCC
.cname main_basesoc_bus_errors_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54575.11-54581.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[1] Q=un1_main_basesoc_bus_errors_1_0[1] SP=VCC
.cname main_basesoc_bus_errors_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54449.11-54455.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[20] Q=un1_main_basesoc_bus_errors_1_0[20] SP=VCC
.cname main_basesoc_bus_errors_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54582.11-54588.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[21] Q=un1_main_basesoc_bus_errors_1_0[21] SP=VCC
.cname main_basesoc_bus_errors_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54589.11-54595.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[22] Q=un1_main_basesoc_bus_errors_1_0[22] SP=VCC
.cname main_basesoc_bus_errors_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54596.11-54602.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[23] Q=un1_main_basesoc_bus_errors_1_0[23] SP=VCC
.cname main_basesoc_bus_errors_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54603.11-54609.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[24] Q=un1_main_basesoc_bus_errors_1_0[24] SP=VCC
.cname main_basesoc_bus_errors_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54610.11-54616.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[25] Q=un1_main_basesoc_bus_errors_1_0[25] SP=VCC
.cname main_basesoc_bus_errors_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54617.11-54623.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[26] Q=un1_main_basesoc_bus_errors_1_0[26] SP=VCC
.cname main_basesoc_bus_errors_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54624.11-54630.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[27] Q=un1_main_basesoc_bus_errors_1_0[27] SP=VCC
.cname main_basesoc_bus_errors_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54631.11-54637.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[28] Q=un1_main_basesoc_bus_errors_1_0[28] SP=VCC
.cname main_basesoc_bus_errors_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54638.11-54644.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[29] Q=un1_main_basesoc_bus_errors_1_0[29] SP=VCC
.cname main_basesoc_bus_errors_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54645.11-54651.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[2] Q=un1_main_basesoc_bus_errors_1_0[2] SP=VCC
.cname main_basesoc_bus_errors_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54456.11-54462.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[30] Q=un1_main_basesoc_bus_errors_1_0[30] SP=VCC
.cname main_basesoc_bus_errors_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54652.11-54658.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[31] Q=un1_main_basesoc_bus_errors_1_0[31] SP=VCC
.cname main_basesoc_bus_errors_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54659.11-54665.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[3] Q=un1_main_basesoc_bus_errors_1_0[3] SP=VCC
.cname main_basesoc_bus_errors_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54463.11-54469.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[4] Q=un1_main_basesoc_bus_errors_1_0[4] SP=VCC
.cname main_basesoc_bus_errors_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54470.11-54476.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[5] Q=un1_main_basesoc_bus_errors_1_0[5] SP=VCC
.cname main_basesoc_bus_errors_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54477.11-54483.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[6] Q=un1_main_basesoc_bus_errors_1_0[6] SP=VCC
.cname main_basesoc_bus_errors_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54484.11-54490.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[7] Q=un1_main_basesoc_bus_errors_1_0[7] SP=VCC
.cname main_basesoc_bus_errors_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54491.11-54497.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[8] Q=un1_main_basesoc_bus_errors_1_0[8] SP=VCC
.cname main_basesoc_bus_errors_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54498.11-54504.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_bus_errors_1[9] Q=un1_main_basesoc_bus_errors_1_0[9] SP=VCC
.cname main_basesoc_bus_errors_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54505.11-54511.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_ram_bus_ack_r Q=main_basesoc_ram_bus_ack SP=VCC
.cname main_basesoc_ram_bus_ack_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54442.11-54448.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_reset_storage_0_sqmuxa Q=main_basesoc_reset_re SP=VCC
.cname main_basesoc_reset_re_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54435.11-54441.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_reset_storage[0] SP=builder_csr_bankarray_csrbank0_reset0_re
.cname main_basesoc_reset_storage_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54421.11-54427.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_basesoc_reset_storage[1] SP=builder_csr_bankarray_csrbank0_reset0_re
.cname main_basesoc_reset_storage_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54428.11-54434.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=main_basesoc_rx_count_0_.fb Q=CO0 SP=VCC
.cname main_basesoc_rx_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54393.11-54399.2"
.subckt LUT4 A=CO0 B=main_basesoc_rx_tick C=builder_basesoc_rs232phyrx_state D=GND_0 Z=main_basesoc_rx_count_0_.fb
.cname main_basesoc_rx_count_0_.fb_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51389.8-51395.2"
.param INIT "0x6565"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=main_basesoc_rx_count_rs232phyrx_next_value0[1] Q=main_basesoc_rx_count[1] SP=main_basesoc_rx_count_rs232phyrx_next_value_ce0
.cname main_basesoc_rx_count_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54400.11-54406.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=main_basesoc_rx_count_rs232phyrx_next_value0[2] Q=main_basesoc_rx_count[2] SP=main_basesoc_rx_count_rs232phyrx_next_value_ce0
.cname main_basesoc_rx_count_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54407.11-54413.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=main_basesoc_rx_count_rs232phyrx_next_value0[3] Q=main_basesoc_rx_count[3] SP=main_basesoc_rx_count_rs232phyrx_next_value_ce0
.cname main_basesoc_rx_count_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54414.11-54420.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[1] Q=main_basesoc_rx_data[0] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54337.11-54343.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[2] Q=main_basesoc_rx_data[1] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54344.11-54350.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[3] Q=main_basesoc_rx_data[2] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54351.11-54357.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[4] Q=main_basesoc_rx_data[3] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54358.11-54364.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[5] Q=main_basesoc_rx_data[4] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54365.11-54371.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[6] Q=main_basesoc_rx_data[5] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54372.11-54378.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_data[7] Q=main_basesoc_rx_data[6] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54379.11-54385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=builder_regs1 Q=main_basesoc_rx_data[7] SP=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.cname main_basesoc_rx_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54386.11-54392.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17837_0 Q=dsp_join_kb_27[31] SP=VCC
.cname main_basesoc_rx_phase[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54330.11-54336.2"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=un5_main_basesoc_rx_phase_cry_31_0_S0 C=GND_0 D=GND_0 Z=N_17837_0
.cname main_basesoc_rx_phase_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51667.8-51673.2"
.param INIT "0xDDDD"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_rx_phase_mod_RNO Q=dsp_join_kb_27[0] SP=VCC
.cname main_basesoc_rx_phase_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54113.11-54119.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_412 Q=dsp_join_kb_27[10] SP=VCC
.cname main_basesoc_rx_phase_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54183.11-54189.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_413 Q=dsp_join_kb_27[11] SP=VCC
.cname main_basesoc_rx_phase_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54190.11-54196.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_414 Q=dsp_join_kb_27[12] SP=VCC
.cname main_basesoc_rx_phase_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54197.11-54203.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_415 Q=dsp_join_kb_27[13] SP=VCC
.cname main_basesoc_rx_phase_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54204.11-54210.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_416 Q=dsp_join_kb_27[14] SP=VCC
.cname main_basesoc_rx_phase_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54211.11-54217.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_417 Q=dsp_join_kb_27[15] SP=VCC
.cname main_basesoc_rx_phase_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54218.11-54224.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_15_0_S1 Q=dsp_join_kb_27[16] SP=VCC
.cname main_basesoc_rx_phase_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54225.11-54231.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_419 Q=dsp_join_kb_27[17] SP=VCC
.cname main_basesoc_rx_phase_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54232.11-54238.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_420 Q=dsp_join_kb_27[18] SP=VCC
.cname main_basesoc_rx_phase_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54239.11-54245.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_19_0_S0 Q=dsp_join_kb_27[19] SP=VCC
.cname main_basesoc_rx_phase_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54246.11-54252.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_403 Q=dsp_join_kb_27[1] SP=VCC
.cname main_basesoc_rx_phase_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54120.11-54126.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_19_0_S1 Q=dsp_join_kb_27[20] SP=VCC
.cname main_basesoc_rx_phase_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54253.11-54259.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_423 Q=dsp_join_kb_27[21] SP=VCC
.cname main_basesoc_rx_phase_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54260.11-54266.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_424 Q=dsp_join_kb_27[22] SP=VCC
.cname main_basesoc_rx_phase_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54267.11-54273.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_425 Q=dsp_join_kb_27[23] SP=VCC
.cname main_basesoc_rx_phase_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54274.11-54280.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_23_0_S1 Q=dsp_join_kb_27[24] SP=VCC
.cname main_basesoc_rx_phase_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54281.11-54287.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_427 Q=dsp_join_kb_27[25] SP=VCC
.cname main_basesoc_rx_phase_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54288.11-54294.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_428 Q=dsp_join_kb_27[26] SP=VCC
.cname main_basesoc_rx_phase_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54295.11-54301.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_429 Q=dsp_join_kb_27[27] SP=VCC
.cname main_basesoc_rx_phase_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54302.11-54308.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_430 Q=dsp_join_kb_27[28] SP=VCC
.cname main_basesoc_rx_phase_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54309.11-54315.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_29_0_S0 Q=dsp_join_kb_27[29] SP=VCC
.cname main_basesoc_rx_phase_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54316.11-54322.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_404 Q=dsp_join_kb_27[2] SP=VCC
.cname main_basesoc_rx_phase_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54127.11-54133.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=un5_main_basesoc_rx_phase_cry_29_0_S1 Q=dsp_join_kb_27[30] SP=VCC
.cname main_basesoc_rx_phase_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54323.11-54329.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_405 Q=dsp_join_kb_27[3] SP=VCC
.cname main_basesoc_rx_phase_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54134.11-54140.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_406 Q=dsp_join_kb_27[4] SP=VCC
.cname main_basesoc_rx_phase_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54141.11-54147.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_407 Q=dsp_join_kb_27[5] SP=VCC
.cname main_basesoc_rx_phase_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54148.11-54154.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_408 Q=dsp_join_kb_27[6] SP=VCC
.cname main_basesoc_rx_phase_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54155.11-54161.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_409 Q=dsp_join_kb_27[7] SP=VCC
.cname main_basesoc_rx_phase_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54162.11-54168.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_410 Q=dsp_join_kb_27[8] SP=VCC
.cname main_basesoc_rx_phase_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54169.11-54175.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phyrx_state_i CK=sys_clk D=N_411 Q=dsp_join_kb_27[9] SP=VCC
.cname main_basesoc_rx_phase_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54176.11-54182.2"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=dsp_join_kb_27[0] C=GND_0 D=GND_0 Z=main_basesoc_rx_phase_mod_RNO
.cname main_basesoc_rx_phase_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56058.8-56064.2"
.param INIT "0x2222"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=builder_regs1 Q=main_basesoc_rx_rx_d SP=VCC
.cname main_basesoc_rx_rx_d_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54106.11-54112.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_rx_tick_0 Q=main_basesoc_rx_tick SP=VCC
.cname main_basesoc_rx_tick_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54099.11-54105.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_scratch_storage[0] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53875.11-53881.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[10] PD=sys_rst Q=main_basesoc_scratch_storage[10] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53945.11-53951.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[11] Q=main_basesoc_scratch_storage[11] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53952.11-53958.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[12] PD=sys_rst Q=main_basesoc_scratch_storage[12] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53959.11-53965.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[13] Q=main_basesoc_scratch_storage[13] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53966.11-53972.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[14] PD=sys_rst Q=main_basesoc_scratch_storage[14] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53973.11-53979.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[15] Q=main_basesoc_scratch_storage[15] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53980.11-53986.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[16] Q=main_basesoc_scratch_storage[16] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53987.11-53993.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[17] Q=main_basesoc_scratch_storage[17] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53994.11-54000.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[18] PD=sys_rst Q=main_basesoc_scratch_storage[18] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54001.11-54007.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[19] Q=main_basesoc_scratch_storage[19] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54008.11-54014.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_basesoc_scratch_storage[1] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53882.11-53888.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[20] PD=sys_rst Q=main_basesoc_scratch_storage[20] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54015.11-54021.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[21] PD=sys_rst Q=main_basesoc_scratch_storage[21] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54022.11-54028.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[22] Q=main_basesoc_scratch_storage[22] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54029.11-54035.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[23] Q=main_basesoc_scratch_storage[23] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54036.11-54042.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[24] Q=main_basesoc_scratch_storage[24] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54043.11-54049.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[25] PD=sys_rst Q=main_basesoc_scratch_storage[25] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54050.11-54056.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_split_kb_0 Q=main_basesoc_scratch_storage[26] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54057.11-54063.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[26] Q=main_basesoc_scratch_storage[27] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54064.11-54070.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[27] PD=sys_rst Q=main_basesoc_scratch_storage[28] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54071.11-54077.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[28] Q=main_basesoc_scratch_storage[29] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54078.11-54084.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[2] Q=main_basesoc_scratch_storage[2] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53889.11-53895.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[29] Q=main_basesoc_scratch_storage[30] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54085.11-54091.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[30] Q=main_basesoc_scratch_storage[31] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:54092.11-54098.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[3] PD=sys_rst Q=main_basesoc_scratch_storage[3] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53896.11-53902.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[4] PD=sys_rst Q=main_basesoc_scratch_storage[4] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53903.11-53909.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[5] PD=sys_rst Q=main_basesoc_scratch_storage[5] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53910.11-53916.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[6] PD=sys_rst Q=main_basesoc_scratch_storage[6] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53917.11-53923.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[7] Q=main_basesoc_scratch_storage[7] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53924.11-53930.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[8] Q=main_basesoc_scratch_storage[8] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53931.11-53937.2"
.subckt FD1P3JX CK=sys_clk D=dsp_join_kb_0[9] PD=sys_rst Q=main_basesoc_scratch_storage[9] SP=builder_csr_bankarray_csrbank0_scratch0_re
.cname main_basesoc_scratch_storage_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53938.11-53944.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_timer_en_storage SP=builder_csr_bankarray_csrbank2_en0_re
.cname main_basesoc_timer_en_storage_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53868.11-53874.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_timer_enable_storage SP=builder_csr_bankarray_csrbank2_ev_enable0_re
.cname main_basesoc_timer_enable_storage_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53861.11-53867.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_timer_load_storage_0_mod_RNO Q=dsp_join_kb[0] SP=VCC
.cname main_basesoc_timer_load_storage_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53749.11-53755.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[10] Q=dsp_join_kb[10] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53784.11-53790.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[12] Q=dsp_join_kb[12] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53791.11-53797.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[14] Q=dsp_join_kb[14] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53798.11-53804.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[16] Q=dsp_join_kb[16] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53805.11-53811.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[18] Q=dsp_join_kb[18] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53812.11-53818.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[20] Q=dsp_join_kb[20] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53819.11-53825.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[22] Q=dsp_join_kb[22] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53826.11-53832.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[24] Q=dsp_join_kb[24] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53833.11-53839.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_split_kb_0 Q=dsp_split_kb_1 SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53840.11-53846.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[27] Q=dsp_join_kb[27] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53847.11-53853.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[2] Q=dsp_join_kb[2] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53756.11-53762.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[29] Q=dsp_join_kb[29] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53854.11-53860.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[4] Q=dsp_join_kb[4] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53763.11-53769.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[6] Q=dsp_join_kb[6] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53770.11-53776.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[8] Q=dsp_join_kb[8] SP=N_443
.cname main_basesoc_timer_load_storage_0_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53777.11-53783.2"
.subckt LUT4 A=N_443 B=sys_rst C=dsp_join_kb[0] D=dsp_join_kb_0[0] Z=main_basesoc_timer_load_storage_0_mod_RNO
.cname main_basesoc_timer_load_storage_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55870.8-55876.2"
.param INIT "0x3210"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[11] Q=dsp_join_kb[11] SP=N_443
.cname main_basesoc_timer_load_storage_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53672.11-53678.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[13] Q=dsp_join_kb[13] SP=N_443
.cname main_basesoc_timer_load_storage_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53679.11-53685.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[15] Q=dsp_join_kb[15] SP=N_443
.cname main_basesoc_timer_load_storage_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53686.11-53692.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[17] Q=dsp_join_kb[17] SP=N_443
.cname main_basesoc_timer_load_storage_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53693.11-53699.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[19] Q=dsp_join_kb[19] SP=N_443
.cname main_basesoc_timer_load_storage_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53700.11-53706.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=dsp_join_kb[1] SP=N_443
.cname main_basesoc_timer_load_storage_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53637.11-53643.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[21] Q=dsp_join_kb[21] SP=N_443
.cname main_basesoc_timer_load_storage_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53707.11-53713.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[23] Q=dsp_join_kb[23] SP=N_443
.cname main_basesoc_timer_load_storage_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53714.11-53720.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[25] Q=dsp_join_kb[25] SP=N_443
.cname main_basesoc_timer_load_storage_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53721.11-53727.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[26] Q=dsp_join_kb[26] SP=N_443
.cname main_basesoc_timer_load_storage_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53728.11-53734.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[28] Q=dsp_join_kb[28] SP=N_443
.cname main_basesoc_timer_load_storage_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53735.11-53741.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[30] Q=dsp_join_kb[30] SP=N_443
.cname main_basesoc_timer_load_storage_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53742.11-53748.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[3] Q=dsp_join_kb[3] SP=N_443
.cname main_basesoc_timer_load_storage_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53644.11-53650.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[5] Q=dsp_join_kb[5] SP=N_443
.cname main_basesoc_timer_load_storage_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53651.11-53657.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[7] Q=dsp_join_kb[7] SP=N_443
.cname main_basesoc_timer_load_storage_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53658.11-53664.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[9] Q=dsp_join_kb[9] SP=N_443
.cname main_basesoc_timer_load_storage_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53665.11-53671.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_timer_pending_r SP=builder_csr_bankarray_csrbank2_ev_pending_re
.cname main_basesoc_timer_pending_r_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53630.11-53636.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_timer_pending_r_0_sqmuxa Q=main_basesoc_timer_pending_re SP=VCC
.cname main_basesoc_timer_pending_re_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53623.11-53629.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_timer_reload_storage[0] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53399.11-53405.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[10] Q=main_basesoc_timer_reload_storage[10] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53469.11-53475.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[11] Q=main_basesoc_timer_reload_storage[11] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53476.11-53482.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[12] Q=main_basesoc_timer_reload_storage[12] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53483.11-53489.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[13] Q=main_basesoc_timer_reload_storage[13] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53490.11-53496.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[14] Q=main_basesoc_timer_reload_storage[14] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53497.11-53503.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[15] Q=main_basesoc_timer_reload_storage[15] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53504.11-53510.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[16] Q=main_basesoc_timer_reload_storage[16] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53511.11-53517.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[17] Q=main_basesoc_timer_reload_storage[17] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53518.11-53524.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[18] Q=main_basesoc_timer_reload_storage[18] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53525.11-53531.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[19] Q=main_basesoc_timer_reload_storage[19] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53532.11-53538.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_basesoc_timer_reload_storage[1] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53406.11-53412.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[20] Q=main_basesoc_timer_reload_storage[20] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53539.11-53545.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[21] Q=main_basesoc_timer_reload_storage[21] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53546.11-53552.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[22] Q=main_basesoc_timer_reload_storage[22] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53553.11-53559.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[23] Q=main_basesoc_timer_reload_storage[23] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53560.11-53566.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[24] Q=main_basesoc_timer_reload_storage[24] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53567.11-53573.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[25] Q=main_basesoc_timer_reload_storage[25] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53574.11-53580.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_split_kb_0 Q=main_basesoc_timer_reload_storage[26] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53581.11-53587.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[26] Q=main_basesoc_timer_reload_storage[27] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53588.11-53594.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[27] Q=main_basesoc_timer_reload_storage[28] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53595.11-53601.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[28] Q=main_basesoc_timer_reload_storage[29] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53602.11-53608.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[2] Q=main_basesoc_timer_reload_storage[2] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53413.11-53419.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[29] Q=main_basesoc_timer_reload_storage[30] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53609.11-53615.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[30] Q=main_basesoc_timer_reload_storage[31] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53616.11-53622.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[3] Q=main_basesoc_timer_reload_storage[3] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53420.11-53426.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[4] Q=main_basesoc_timer_reload_storage[4] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53427.11-53433.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[5] Q=main_basesoc_timer_reload_storage[5] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53434.11-53440.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[6] Q=main_basesoc_timer_reload_storage[6] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53441.11-53447.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[7] Q=main_basesoc_timer_reload_storage[7] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53448.11-53454.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[8] Q=main_basesoc_timer_reload_storage[8] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53455.11-53461.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[9] Q=main_basesoc_timer_reload_storage[9] SP=builder_csr_bankarray_csrbank2_reload0_re
.cname main_basesoc_timer_reload_storage_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53462.11-53468.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_timer_update_value_storage_0_sqmuxa Q=main_basesoc_timer_update_value_re SP=VCC
.cname main_basesoc_timer_update_value_re_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53392.11-53398.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_timer_update_value_storage SP=builder_csr_bankarray_csrbank2_update_value0_re
.cname main_basesoc_timer_update_value_storage_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53385.11-53391.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_timer_value_0_mod_RNO Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 SP=VCC
.cname main_basesoc_timer_value_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53161.11-53167.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[10] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[10] SP=VCC
.cname main_basesoc_timer_value_0_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53231.11-53237.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[11] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[11] SP=VCC
.cname main_basesoc_timer_value_0_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53238.11-53244.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[12] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[12] SP=VCC
.cname main_basesoc_timer_value_0_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53245.11-53251.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[13] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[13] SP=VCC
.cname main_basesoc_timer_value_0_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53252.11-53258.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[14] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[14] SP=VCC
.cname main_basesoc_timer_value_0_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53259.11-53265.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[15] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[15] SP=VCC
.cname main_basesoc_timer_value_0_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53266.11-53272.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[16] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[16] SP=VCC
.cname main_basesoc_timer_value_0_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53273.11-53279.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[17] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[17] SP=VCC
.cname main_basesoc_timer_value_0_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53280.11-53286.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[18] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[18] SP=VCC
.cname main_basesoc_timer_value_0_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53287.11-53293.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[19] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[19] SP=VCC
.cname main_basesoc_timer_value_0_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53294.11-53300.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[1] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[1] SP=VCC
.cname main_basesoc_timer_value_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53168.11-53174.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[20] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[20] SP=VCC
.cname main_basesoc_timer_value_0_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53301.11-53307.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[21] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[21] SP=VCC
.cname main_basesoc_timer_value_0_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53308.11-53314.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[22] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[22] SP=VCC
.cname main_basesoc_timer_value_0_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53315.11-53321.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[23] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[23] SP=VCC
.cname main_basesoc_timer_value_0_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53322.11-53328.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[24] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[24] SP=VCC
.cname main_basesoc_timer_value_0_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53329.11-53335.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[25] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[25] SP=VCC
.cname main_basesoc_timer_value_0_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53336.11-53342.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[26] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[26] SP=VCC
.cname main_basesoc_timer_value_0_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53343.11-53349.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[27] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[27] SP=VCC
.cname main_basesoc_timer_value_0_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53350.11-53356.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[28] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[28] SP=VCC
.cname main_basesoc_timer_value_0_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53357.11-53363.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[29] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[29] SP=VCC
.cname main_basesoc_timer_value_0_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53364.11-53370.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[2] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[2] SP=VCC
.cname main_basesoc_timer_value_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53175.11-53181.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[30] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[30] SP=VCC
.cname main_basesoc_timer_value_0_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53371.11-53377.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[31] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[31] SP=VCC
.cname main_basesoc_timer_value_0_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53378.11-53384.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[3] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[3] SP=VCC
.cname main_basesoc_timer_value_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53182.11-53188.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[4] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[4] SP=VCC
.cname main_basesoc_timer_value_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53189.11-53195.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[5] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[5] SP=VCC
.cname main_basesoc_timer_value_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53196.11-53202.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[6] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[6] SP=VCC
.cname main_basesoc_timer_value_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53203.11-53209.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[7] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[7] SP=VCC
.cname main_basesoc_timer_value_0_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53210.11-53216.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[8] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[8] SP=VCC
.cname main_basesoc_timer_value_0_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53217.11-53223.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7[9] Q=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[9] SP=VCC
.cname main_basesoc_timer_value_0_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53224.11-53230.2"
.subckt LUT4 A=N_792 B=sys_rst C=dsp_join_kb[0] D=main_basesoc_timer_en_storage Z=main_basesoc_timer_value_0_mod_RNO
.cname main_basesoc_timer_value_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55621.8-55627.2"
.param INIT "0x2230"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 Q=main_basesoc_timer_value_status[0] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52937.11-52943.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[10] Q=main_basesoc_timer_value_status[10] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53007.11-53013.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[11] Q=main_basesoc_timer_value_status[11] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53014.11-53020.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[12] Q=main_basesoc_timer_value_status[12] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53021.11-53027.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[13] Q=main_basesoc_timer_value_status[13] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53028.11-53034.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[14] Q=main_basesoc_timer_value_status[14] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53035.11-53041.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[15] Q=main_basesoc_timer_value_status[15] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53042.11-53048.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[16] Q=main_basesoc_timer_value_status[16] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53049.11-53055.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[17] Q=main_basesoc_timer_value_status[17] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53056.11-53062.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[18] Q=main_basesoc_timer_value_status[18] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53063.11-53069.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[19] Q=main_basesoc_timer_value_status[19] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53070.11-53076.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[1] Q=main_basesoc_timer_value_status[1] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52944.11-52950.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[20] Q=main_basesoc_timer_value_status[20] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53077.11-53083.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[21] Q=main_basesoc_timer_value_status[21] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53084.11-53090.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[22] Q=main_basesoc_timer_value_status[22] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53091.11-53097.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[23] Q=main_basesoc_timer_value_status[23] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53098.11-53104.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[24] Q=main_basesoc_timer_value_status[24] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53105.11-53111.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[25] Q=main_basesoc_timer_value_status[25] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53112.11-53118.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[26] Q=main_basesoc_timer_value_status[26] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53119.11-53125.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[27] Q=main_basesoc_timer_value_status[27] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53126.11-53132.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[28] Q=main_basesoc_timer_value_status[28] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53133.11-53139.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[29] Q=main_basesoc_timer_value_status[29] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53140.11-53146.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[2] Q=main_basesoc_timer_value_status[2] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52951.11-52957.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[30] Q=main_basesoc_timer_value_status[30] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53147.11-53153.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[31] Q=main_basesoc_timer_value_status[31] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53154.11-53160.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[3] Q=main_basesoc_timer_value_status[3] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52958.11-52964.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[4] Q=main_basesoc_timer_value_status[4] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52965.11-52971.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[5] Q=main_basesoc_timer_value_status[5] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52972.11-52978.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[6] Q=main_basesoc_timer_value_status[6] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52979.11-52985.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[7] Q=main_basesoc_timer_value_status[7] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52986.11-52992.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[8] Q=main_basesoc_timer_value_status[8] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52993.11-52999.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1[9] Q=main_basesoc_timer_value_status[9] SP=main_basesoc_timer_update_value_re
.cname main_basesoc_timer_value_status_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:53000.11-53006.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_136 Q=main_basesoc_timer_zero_pending SP=VCC
.cname main_basesoc_timer_zero_pending_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52930.11-52936.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_timer_zero_trigger Q=main_basesoc_timer_zero_trigger_d SP=VCC
.cname main_basesoc_timer_zero_trigger_d_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52923.11-52929.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=main_basesoc_tx_count_0_.fb Q=CO0_0 SP=VCC
.cname main_basesoc_tx_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52895.11-52901.2"
.subckt LUT4 A=CO0_0 B=main_basesoc_tx_tick C=builder_basesoc_rs232phytx_state D=GND_0 Z=main_basesoc_tx_count_0_.fb
.cname main_basesoc_tx_count_0_.fb_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51398.8-51404.2"
.param INIT "0x6565"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=main_basesoc_tx_count_rs232phytx_next_value0[1] Q=main_basesoc_tx_count[1] SP=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i
.cname main_basesoc_tx_count_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52902.11-52908.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=main_basesoc_tx_count_rs232phytx_next_value0[2] Q=main_basesoc_tx_count[2] SP=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i
.cname main_basesoc_tx_count_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52909.11-52915.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=main_basesoc_tx_count_rs232phytx_next_value0[3] Q=main_basesoc_tx_count[3] SP=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i
.cname main_basesoc_tx_count_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52916.11-52922.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[0] Q=main_basesoc_tx_data[0] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52839.11-52845.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[1] Q=main_basesoc_tx_data[1] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52846.11-52852.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[2] Q=main_basesoc_tx_data[2] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52853.11-52859.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[3] Q=main_basesoc_tx_data[3] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52860.11-52866.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[4] Q=main_basesoc_tx_data[4] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52867.11-52873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[5] Q=main_basesoc_tx_data[5] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52874.11-52880.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[6] Q=main_basesoc_tx_data[6] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52881.11-52887.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_data_rs232phytx_next_value2[7] Q=main_basesoc_tx_data[7] SP=main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.cname main_basesoc_tx_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52888.11-52894.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_9_0_S1 Q=dsp_join_kb_26[10] SP=VCC
.cname main_basesoc_tx_phase[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52685.11-52691.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17833_0 Q=dsp_join_kb_26[11] SP=VCC
.cname main_basesoc_tx_phase[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52692.11-52698.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_11_0_S1 Q=dsp_join_kb_26[12] SP=VCC
.cname main_basesoc_tx_phase[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52699.11-52705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17835_0 Q=dsp_join_kb_26[13] SP=VCC
.cname main_basesoc_tx_phase[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52706.11-52712.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_13_0_S1 Q=dsp_join_kb_26[14] SP=VCC
.cname main_basesoc_tx_phase[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52713.11-52719.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17815_0 Q=dsp_join_kb_26[15] SP=VCC
.cname main_basesoc_tx_phase[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52720.11-52726.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_15_0_S1 Q=dsp_join_kb_26[16] SP=VCC
.cname main_basesoc_tx_phase[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52727.11-52733.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_17_0_S0 Q=dsp_join_kb_26[17] SP=VCC
.cname main_basesoc_tx_phase[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52734.11-52740.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17817_0 Q=dsp_join_kb_26[18] SP=VCC
.cname main_basesoc_tx_phase[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52741.11-52747.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_19_0_S0 Q=dsp_join_kb_26[19] SP=VCC
.cname main_basesoc_tx_phase[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52748.11-52754.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_1_0_S0 Q=dsp_join_kb_26[1] SP=VCC
.cname main_basesoc_tx_phase[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52622.11-52628.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_19_0_S1 Q=dsp_join_kb_26[20] SP=VCC
.cname main_basesoc_tx_phase[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52755.11-52761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17819_0 Q=dsp_join_kb_26[21] SP=VCC
.cname main_basesoc_tx_phase[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52762.11-52768.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17821_0 Q=dsp_join_kb_26[22] SP=VCC
.cname main_basesoc_tx_phase[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52769.11-52775.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_23_0_S0 Q=dsp_join_kb_26[23] SP=VCC
.cname main_basesoc_tx_phase[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52776.11-52782.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_23_0_S1 Q=dsp_join_kb_26[24] SP=VCC
.cname main_basesoc_tx_phase[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52783.11-52789.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_25_0_S0 Q=dsp_join_kb_26[25] SP=VCC
.cname main_basesoc_tx_phase[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52790.11-52796.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_25_0_S1 Q=dsp_join_kb_26[26] SP=VCC
.cname main_basesoc_tx_phase[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52797.11-52803.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_27_0_S0 Q=dsp_join_kb_26[27] SP=VCC
.cname main_basesoc_tx_phase[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52804.11-52810.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_27_0_S1 Q=dsp_join_kb_26[28] SP=VCC
.cname main_basesoc_tx_phase[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52811.11-52817.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_29_0_S0 Q=dsp_join_kb_26[29] SP=VCC
.cname main_basesoc_tx_phase[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52818.11-52824.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17823_0 Q=dsp_join_kb_26[2] SP=VCC
.cname main_basesoc_tx_phase[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52629.11-52635.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_29_0_S1 Q=dsp_join_kb_26[30] SP=VCC
.cname main_basesoc_tx_phase[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52825.11-52831.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_31_0_S0 Q=dsp_join_kb_26[31] SP=VCC
.cname main_basesoc_tx_phase[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52832.11-52838.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17825_0 Q=dsp_join_kb_26[3] SP=VCC
.cname main_basesoc_tx_phase[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52636.11-52642.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_3_0_S1 Q=dsp_join_kb_26[4] SP=VCC
.cname main_basesoc_tx_phase[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52643.11-52649.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_5_0_S0 Q=dsp_join_kb_26[5] SP=VCC
.cname main_basesoc_tx_phase[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52650.11-52656.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17827_0 Q=dsp_join_kb_26[6] SP=VCC
.cname main_basesoc_tx_phase[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52657.11-52663.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17829_0 Q=dsp_join_kb_26[7] SP=VCC
.cname main_basesoc_tx_phase[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52664.11-52670.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=N_17831_0 Q=dsp_join_kb_26[8] SP=VCC
.cname main_basesoc_tx_phase[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52671.11-52677.2"
.subckt FD1P3IX CD=builder_basesoc_rs232phytx_state_i CK=sys_clk D=un5_main_basesoc_tx_phase_cry_9_0_S0 Q=dsp_join_kb_26[9] SP=VCC
.cname main_basesoc_tx_phase[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52678.11-52684.2"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_11_0_S0 C=GND_0 D=GND_0 Z=N_17833_0
.cname main_basesoc_tx_phase_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51651.8-51657.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_13_0_S0 C=GND_0 D=GND_0 Z=N_17835_0
.cname main_basesoc_tx_phase_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51659.8-51665.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_15_0_S0 C=GND_0 D=GND_0 Z=N_17815_0
.cname main_basesoc_tx_phase_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51579.8-51585.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_17_0_S1 C=GND_0 D=GND_0 Z=N_17817_0
.cname main_basesoc_tx_phase_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51587.8-51593.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_21_0_S0 C=GND_0 D=GND_0 Z=N_17819_0
.cname main_basesoc_tx_phase_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51595.8-51601.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_21_0_S1 C=GND_0 D=GND_0 Z=N_17821_0
.cname main_basesoc_tx_phase_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51603.8-51609.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_1_0_S1 C=GND_0 D=GND_0 Z=N_17823_0
.cname main_basesoc_tx_phase_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51611.8-51617.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_3_0_S0 C=GND_0 D=GND_0 Z=N_17825_0
.cname main_basesoc_tx_phase_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51619.8-51625.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_5_0_S1 C=GND_0 D=GND_0 Z=N_17827_0
.cname main_basesoc_tx_phase_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51627.8-51633.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_7_0_S0 C=GND_0 D=GND_0 Z=N_17829_0
.cname main_basesoc_tx_phase_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51635.8-51641.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_7_0_S1 C=GND_0 D=GND_0 Z=N_17831_0
.cname main_basesoc_tx_phase_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51643.8-51649.2"
.param INIT "0xDDDD"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_tx_phase_mod_RNO Q=dsp_join_kb_26[0] SP=VCC
.cname main_basesoc_tx_phase_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52615.11-52621.2"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=dsp_join_kb_26[0] C=GND_0 D=GND_0 Z=main_basesoc_tx_phase_mod_RNO
.cname main_basesoc_tx_phase_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56210.8-56216.2"
.param INIT "0x7777"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_tx_tick_0 Q=main_basesoc_tx_tick SP=VCC
.cname main_basesoc_tx_tick_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52608.11-52614.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_uart_enable_storage[0] SP=builder_csr_bankarray_csrbank3_ev_enable0_re
.cname main_basesoc_uart_enable_storage_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52594.11-52600.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_basesoc_uart_enable_storage[1] SP=builder_csr_bankarray_csrbank3_ev_enable0_re
.cname main_basesoc_uart_enable_storage_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52601.11-52607.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_basesoc_uart_pending_r[0] SP=builder_csr_bankarray_csrbank3_ev_pending_re
.cname main_basesoc_uart_pending_r_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52580.11-52586.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_basesoc_uart_pending_r[1] SP=builder_csr_bankarray_csrbank3_ev_pending_re
.cname main_basesoc_uart_pending_r_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52587.11-52593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_uart_pending_r_0_sqmuxa Q=main_basesoc_uart_pending_re SP=VCC
.cname main_basesoc_uart_pending_re_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52573.11-52579.2"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_consume[2] B=main_basesoc_uart_rx_fifo_syncfifo_re C=main_basesoc_uart_rx_fifo_consume[1] D=main_basesoc_uart_rx_fifo_consume[0] Z=main_basesoc_uart_rx_fifo_consume_RNO
.cname main_basesoc_uart_rx_fifo_consume_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51362.8-51368.2"
.param INIT "0x6AAA"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_consume_axbxc0 Q=main_basesoc_uart_rx_fifo_consume[0] SP=VCC
.cname main_basesoc_uart_rx_fifo_consume_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52545.11-52551.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_consume_axbxc1 Q=main_basesoc_uart_rx_fifo_consume[1] SP=VCC
.cname main_basesoc_uart_rx_fifo_consume_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52552.11-52558.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_uart_rx_fifo_consume_RNO Q=main_basesoc_uart_rx_fifo_consume[2] SP=VCC
.cname main_basesoc_uart_rx_fifo_consume_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52559.11-52565.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_consume_axbxc3 Q=main_basesoc_uart_rx_fifo_consume[3] SP=VCC
.cname main_basesoc_uart_rx_fifo_consume_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52566.11-52572.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_uart_rx_fifo_level0_0_mod_RNO Q=un1_main_basesoc_uart_rx_fifo_level0_scalar SP=VCC
.cname main_basesoc_uart_rx_fifo_level0_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52524.11-52530.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_level0[2] Q=un1_main_basesoc_uart_rx_fifo_level0_0[2] SP=VCC
.cname main_basesoc_uart_rx_fifo_level0_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52531.11-52537.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_level0[4] Q=un1_main_basesoc_uart_rx_fifo_level0_0[4] SP=VCC
.cname main_basesoc_uart_rx_fifo_level0_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52538.11-52544.2"
.subckt LUT4 A=sys_rst B=main_basesoc_uart_rx_fifo_syncfifo_re C=main_basesoc_uart_rx_fifo_wrport_we D=un1_main_basesoc_uart_rx_fifo_level0_scalar Z=main_basesoc_uart_rx_fifo_level0_0_mod_RNO
.cname main_basesoc_uart_rx_fifo_level0_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55629.8-55635.2"
.param INIT "0x4114"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_level0[1] Q=un1_main_basesoc_uart_rx_fifo_level0_0[1] SP=VCC
.cname main_basesoc_uart_rx_fifo_level0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52510.11-52516.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_level0[3] Q=un1_main_basesoc_uart_rx_fifo_level0_0[3] SP=VCC
.cname main_basesoc_uart_rx_fifo_level0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52517.11-52523.2"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_produce[2] B=main_basesoc_uart_rx_fifo_wrport_we C=main_basesoc_uart_rx_fifo_produce[1] D=main_basesoc_uart_rx_fifo_produce[0] Z=main_basesoc_uart_rx_fifo_produce_RNO
.cname main_basesoc_uart_rx_fifo_produce_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51371.8-51377.2"
.param INIT "0x6AAA"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_produce_axbxc0 Q=main_basesoc_uart_rx_fifo_produce[0] SP=VCC
.cname main_basesoc_uart_rx_fifo_produce_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52482.11-52488.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_produce_axbxc1 Q=main_basesoc_uart_rx_fifo_produce[1] SP=VCC
.cname main_basesoc_uart_rx_fifo_produce_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52489.11-52495.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_uart_rx_fifo_produce_RNO Q=main_basesoc_uart_rx_fifo_produce[2] SP=VCC
.cname main_basesoc_uart_rx_fifo_produce_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52496.11-52502.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_rx_fifo_produce_axbxc3 Q=main_basesoc_uart_rx_fifo_produce[3] SP=VCC
.cname main_basesoc_uart_rx_fifo_produce_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52503.11-52509.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_92 Q=main_basesoc_uart_rx_fifo_readable SP=VCC
.cname main_basesoc_uart_rx_fifo_readable_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52475.11-52481.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_20 Q=main_basesoc_uart_rx_pending SP=VCC
.cname main_basesoc_uart_rx_pending_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52468.11-52474.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_uart_rx_fifo_readable Q=main_basesoc_uart_rx_trigger_d SP=VCC
.cname main_basesoc_uart_rx_trigger_d_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52461.11-52467.2"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_consume[2] B=main_basesoc_uart_tx_fifo_syncfifo_re C=main_basesoc_uart_tx_fifo_consume[1] D=main_basesoc_uart_tx_fifo_consume[0] Z=main_basesoc_uart_tx_fifo_consume_RNO
.cname main_basesoc_uart_tx_fifo_consume_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51380.8-51386.2"
.param INIT "0x6AAA"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_consume_axbxc0 Q=main_basesoc_uart_tx_fifo_consume[0] SP=VCC
.cname main_basesoc_uart_tx_fifo_consume_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52433.11-52439.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_consume_axbxc1 Q=main_basesoc_uart_tx_fifo_consume[1] SP=VCC
.cname main_basesoc_uart_tx_fifo_consume_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52440.11-52446.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_uart_tx_fifo_consume_RNO Q=main_basesoc_uart_tx_fifo_consume[2] SP=VCC
.cname main_basesoc_uart_tx_fifo_consume_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52447.11-52453.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_consume_axbxc3 Q=main_basesoc_uart_tx_fifo_consume[3] SP=VCC
.cname main_basesoc_uart_tx_fifo_consume_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52454.11-52460.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_basesoc_uart_tx_fifo_level0_0_mod_RNO Q=un1_main_basesoc_uart_tx_fifo_level0_scalar SP=VCC
.cname main_basesoc_uart_tx_fifo_level0_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52412.11-52418.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_level0[2] Q=un1_main_basesoc_uart_tx_fifo_level0_0[2] SP=VCC
.cname main_basesoc_uart_tx_fifo_level0_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52419.11-52425.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_level0[4] Q=un1_main_basesoc_uart_tx_fifo_level0_0[4] SP=VCC
.cname main_basesoc_uart_tx_fifo_level0_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52426.11-52432.2"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_syncfifo_re B=un1_main_basesoc_uart_tx_fifo_level0_scalar C=GND_0 D=GND_0 Z=main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3
.cname main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56335.8-56341.2"
.param INIT "0x6666"
.subckt LUT4 A=sys_rst B=un1_main_basesoc_uart_tx_fifo_level0[0] C=GND_0 D=GND_0 Z=main_basesoc_uart_tx_fifo_level0_0_mod_RNO
.cname main_basesoc_uart_tx_fifo_level0_0_mod_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55586.8-55592.2"
.param INIT "0x4444"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_level0[1] Q=un1_main_basesoc_uart_tx_fifo_level0_0[1] SP=VCC
.cname main_basesoc_uart_tx_fifo_level0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52398.11-52404.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_level0[3] Q=un1_main_basesoc_uart_tx_fifo_level0_0[3] SP=VCC
.cname main_basesoc_uart_tx_fifo_level0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52405.11-52411.2"
.subckt LUT4 A=VexRiscv.main_m1_e_0_1 B=builder_csr_bankarray_csrbank3_sel C=main_basesoc_uart_tx_fifo_produce[3] D=GND_0 Z=main_basesoc_uart_tx_fifo_produce_RNO
.cname main_basesoc_uart_tx_fifo_produce_RNO_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56318.8-56324.2"
.param INIT "0x7878"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_produce_axbxc0 Q=main_basesoc_uart_tx_fifo_produce[0] SP=VCC
.cname main_basesoc_uart_tx_fifo_produce_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52370.11-52376.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_produce_axbxc1 Q=main_basesoc_uart_tx_fifo_produce[1] SP=VCC
.cname main_basesoc_uart_tx_fifo_produce_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52377.11-52383.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un1_main_basesoc_uart_tx_fifo_produce_axbxc2 Q=main_basesoc_uart_tx_fifo_produce[2] SP=VCC
.cname main_basesoc_uart_tx_fifo_produce_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52384.11-52390.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_basesoc_uart_tx_fifo_produce_RNO Q=main_basesoc_uart_tx_fifo_produce[3] SP=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_N_13_mux
.cname main_basesoc_uart_tx_fifo_produce_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52391.11-52397.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_148 Q=main_basesoc_uart_tx_fifo_readable SP=VCC
.cname main_basesoc_uart_tx_fifo_readable_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52363.11-52369.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=N_100 Q=main_basesoc_uart_tx_pending SP=VCC
.cname main_basesoc_uart_tx_pending_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52356.11-52362.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i Q=main_basesoc_uart_tx_trigger_d SP=VCC
.cname main_basesoc_uart_tx_trigger_d_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52349.11-52355.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_bus_ack_r_0_a2 Q=main_bus_ack SP=VCC
.cname main_bus_ack_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52342.11-52348.2"
.subckt INV A=main_chaser[13] Z=main_chaser_i
.cname main_chaser_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51284.7-51287.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser_i Q=main_chaser[0] SP=main_done
.cname main_chaser_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52244.11-52250.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[9] Q=main_chaser[10] SP=main_done
.cname main_chaser_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52314.11-52320.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[10] Q=main_chaser[11] SP=main_done
.cname main_chaser_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52321.11-52327.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[11] Q=main_chaser[12] SP=main_done
.cname main_chaser_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52328.11-52334.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[12] Q=main_chaser[13] SP=main_done
.cname main_chaser_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52335.11-52341.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[0] Q=main_chaser[1] SP=main_done
.cname main_chaser_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52251.11-52257.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[1] Q=main_chaser[2] SP=main_done
.cname main_chaser_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52258.11-52264.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[2] Q=main_chaser[3] SP=main_done
.cname main_chaser_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52265.11-52271.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[3] Q=main_chaser[4] SP=main_done
.cname main_chaser_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52272.11-52278.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[4] Q=main_chaser[5] SP=main_done
.cname main_chaser_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52279.11-52285.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[5] Q=main_chaser[6] SP=main_done
.cname main_chaser_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52286.11-52292.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[6] Q=main_chaser[7] SP=main_done
.cname main_chaser_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52293.11-52299.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[7] Q=main_chaser[8] SP=main_done
.cname main_chaser_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52300.11-52306.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_chaser[8] Q=main_chaser[9] SP=main_done
.cname main_chaser_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52307.11-52313.2"
.subckt FD1P3JX CK=sys_clk D=main_count_RNO[0] PD=GND_0 Q=main_count_1 SP=VCC
.cname main_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52090.11-52096.2"
.subckt CCU2 A0=VCC A1=main_count_1 B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=main_count_1_cry_0 D0=VCC D1=VCC S0=main_count_1_cry_0_0_S0 S1=main_count_1_cry_0_0_S1
.cname main_count_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57929.8-57942.2"
.param INIT0 "5033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[11] A1=main_count[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_10 COUT=main_count_1_cry_12 D0=VCC D1=VCC S0=main_count_1_cry_11_0_S0 S1=main_count_1_cry_11_0_S1
.cname main_count_1_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57822.8-57835.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[13] A1=main_count[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_12 COUT=main_count_1_cry_14 D0=VCC D1=VCC S0=main_count_1_cry_13_0_S0 S1=main_count_1_cry_13_0_S1
.cname main_count_1_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57804.8-57817.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[15] A1=main_count[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_14 COUT=main_count_1_cry_16 D0=VCC D1=VCC S0=main_count_1_cry_15_0_S0 S1=main_count_1_cry_15_0_S1
.cname main_count_1_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57786.8-57799.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[17] A1=main_count[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_16 COUT=main_count_1_cry_18 D0=VCC D1=VCC S0=main_count_1_cry_17_0_S0 S1=main_count_1_cry_17_0_S1
.cname main_count_1_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57768.8-57781.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[19] A1=main_count[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_18 COUT=main_count_1_cry_20 D0=VCC D1=VCC S0=main_count_1_cry_19_0_S0 S1=main_count_1_cry_19_0_S1
.cname main_count_1_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57750.8-57763.2"
.param INIT0 "50AA"
.param INIT1 "50FF"
.param INJECT "NO"
.subckt CCU2 A0=main_count[1] A1=main_count[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_0 COUT=main_count_1_cry_2 D0=VCC D1=VCC S0=main_count_1_cry_1_0_S0 S1=main_count_1_cry_1_0_S1
.cname main_count_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57912.8-57925.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[3] A1=main_count[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_2 COUT=main_count_1_cry_4 D0=VCC D1=VCC S0=main_count_1_cry_3_0_S0 S1=main_count_1_cry_3_0_S1
.cname main_count_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57894.8-57907.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[5] A1=main_count[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_4 COUT=main_count_1_cry_6 D0=VCC D1=VCC S0=main_count_1_cry_5_0_S0 S1=main_count_1_cry_5_0_S1
.cname main_count_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57876.8-57889.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[7] A1=main_count[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_6 COUT=main_count_1_cry_8 D0=VCC D1=VCC S0=main_count_1_cry_7_0_S0 S1=main_count_1_cry_7_0_S1
.cname main_count_1_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57858.8-57871.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count[9] A1=main_count[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_8 COUT=main_count_1_cry_10 D0=VCC D1=VCC S0=main_count_1_cry_9_0_S0 S1=main_count_1_cry_9_0_S1
.cname main_count_1_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57840.8-57853.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_count_i A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_count_1_cry_20 COUT=main_count_1_s_21_0_COUT D0=VCC D1=VCC S0=main_count_1_s_21_0_S0 S1=main_count_1_s_21_0_S1
.cname main_count_1_s_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57732.8-57745.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt INV A=main_count[21] Z=main_count_i
.cname main_count_1_s_21_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51279.7-51282.2"
.subckt LUT4 A=sys_rst B=main_count_1 C=GND_0 D=GND_0 Z=main_count_RNO[0]
.cname main_count_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56074.8-56080.2"
.param INIT "0xBBBB"
.subckt LUT4 A=sys_rst B=main_count_1_cry_1_0_S0 C=GND_0 D=GND_0 Z=main_count_RNO[1]
.cname main_count_RNO_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56082.8-56088.2"
.param INIT "0xEEEE"
.subckt LUT4 A=sys_rst B=main_count_1_cry_13_0_S0 C=main_done D=GND_0 Z=main_count_r_0_a2[13]
.cname main_count_r_0_a2_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55710.8-55716.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_15_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[16]
.cname main_count_r_0_a2_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55746.8-55752.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_17_0_S0 C=main_done D=GND_0 Z=main_count_r_0_a2[17]
.cname main_count_r_0_a2_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55755.8-55761.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_17_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[18]
.cname main_count_r_0_a2_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55764.8-55770.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_19_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[20]
.cname main_count_r_0_a2_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55719.8-55725.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_1_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[2]
.cname main_count_r_0_a2_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55692.8-55698.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_3_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[4]
.cname main_count_r_0_a2_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55701.8-55707.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_5_0_S1 C=main_done D=GND_0 Z=main_count_r_0_a2[6]
.cname main_count_r_0_a2_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55728.8-55734.2"
.param INIT "0x0404"
.subckt LUT4 A=sys_rst B=main_count_1_cry_7_0_S0 C=main_done D=GND_0 Z=main_count_r_0_a2[7]
.cname main_count_r_0_a2_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55737.8-55743.2"
.param INIT "0x0404"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_9_0_S1 PD=sys_rst Q=main_count[10] SP=VCC
.cname main_count_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52160.11-52166.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_11_0_S0 PD=sys_rst Q=main_count[11] SP=VCC
.cname main_count_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52167.11-52173.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_11_0_S1 PD=sys_rst Q=main_count[12] SP=VCC
.cname main_count_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52174.11-52180.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[13] Q=main_count[13] SP=VCC
.cname main_count_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52181.11-52187.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_13_0_S1 PD=sys_rst Q=main_count[14] SP=VCC
.cname main_count_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52188.11-52194.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_15_0_S0 PD=sys_rst Q=main_count[15] SP=VCC
.cname main_count_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52195.11-52201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[16] Q=main_count[16] SP=VCC
.cname main_count_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52202.11-52208.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[17] Q=main_count[17] SP=VCC
.cname main_count_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52209.11-52215.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[18] Q=main_count[18] SP=VCC
.cname main_count_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52216.11-52222.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_19_0_S0 PD=sys_rst Q=main_count[19] SP=VCC
.cname main_count_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52223.11-52229.2"
.subckt FD1P3JX CK=sys_clk D=main_count_RNO[1] PD=GND_0 Q=main_count[1] SP=VCC
.cname main_count_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52097.11-52103.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[20] Q=main_count[20] SP=VCC
.cname main_count_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52230.11-52236.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_s_21_0_S0 PD=sys_rst Q=main_count[21] SP=VCC
.cname main_count_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52237.11-52243.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[2] Q=main_count[2] SP=VCC
.cname main_count_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52104.11-52110.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_3_0_S0 PD=sys_rst Q=main_count[3] SP=VCC
.cname main_count_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52111.11-52117.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[4] Q=main_count[4] SP=VCC
.cname main_count_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52118.11-52124.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_5_0_S0 PD=sys_rst Q=main_count[5] SP=VCC
.cname main_count_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52125.11-52131.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[6] Q=main_count[6] SP=VCC
.cname main_count_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52132.11-52138.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_count_r_0_a2[7] Q=main_count[7] SP=VCC
.cname main_count_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52139.11-52145.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_7_0_S1 PD=sys_rst Q=main_count[8] SP=VCC
.cname main_count_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52146.11-52152.2"
.subckt FD1P3JX CK=sys_clk D=main_count_1_cry_9_0_S0 PD=sys_rst Q=main_count[9] SP=VCC
.cname main_count_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52153.11-52159.2"
.subckt LUT4 A=por_rst B=main_crg_por_count[0] C=main_crg_por_done_12 D=main_crg_por_done_13 Z=main_crg_por_count_RNO[0]
.cname main_crg_por_count_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55808.8-55814.2"
.param INIT "0xEBBB"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_9_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[10]
.cname main_crg_por_count_RNO_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56162.8-56168.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_11_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[11]
.cname main_crg_por_count_RNO_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56170.8-56176.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_11_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[12]
.cname main_crg_por_count_RNO_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56178.8-56184.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_13_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[13]
.cname main_crg_por_count_RNO_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56186.8-56192.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_13_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[14]
.cname main_crg_por_count_RNO_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56194.8-56200.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_s_15_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[15]
.cname main_crg_por_count_RNO_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56202.8-56208.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_1_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[1]
.cname main_crg_por_count_RNO_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56090.8-56096.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_1_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[2]
.cname main_crg_por_count_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56098.8-56104.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_3_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[3]
.cname main_crg_por_count_RNO_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56106.8-56112.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_3_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[4]
.cname main_crg_por_count_RNO_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56114.8-56120.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_5_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[5]
.cname main_crg_por_count_RNO_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56122.8-56128.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_5_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[6]
.cname main_crg_por_count_RNO_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56130.8-56136.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_7_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[7]
.cname main_crg_por_count_RNO_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56138.8-56144.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_7_0_S1 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[8]
.cname main_crg_por_count_RNO_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56146.8-56152.2"
.param INIT "0xEEEE"
.subckt LUT4 A=por_rst B=un1_main_crg_por_count_cry_9_0_S0 C=GND_0 D=GND_0 Z=main_crg_por_count_RNO[9]
.cname main_crg_por_count_RNO_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56154.8-56160.2"
.param INIT "0xEEEE"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[0] PD=GND_0 Q=main_crg_por_count[0] SP=VCC
.cname main_crg_por_count_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51978.11-51984.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[10] PD=GND_0 Q=main_crg_por_count[10] SP=VCC
.cname main_crg_por_count_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52048.11-52054.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[11] PD=GND_0 Q=main_crg_por_count[11] SP=VCC
.cname main_crg_por_count_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52055.11-52061.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[12] PD=GND_0 Q=main_crg_por_count[12] SP=VCC
.cname main_crg_por_count_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52062.11-52068.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[13] PD=GND_0 Q=main_crg_por_count[13] SP=VCC
.cname main_crg_por_count_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52069.11-52075.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[14] PD=GND_0 Q=main_crg_por_count[14] SP=VCC
.cname main_crg_por_count_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52076.11-52082.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[15] PD=GND_0 Q=main_crg_por_count[15] SP=VCC
.cname main_crg_por_count_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52083.11-52089.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[1] PD=GND_0 Q=main_crg_por_count[1] SP=VCC
.cname main_crg_por_count_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51985.11-51991.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[2] PD=GND_0 Q=main_crg_por_count[2] SP=VCC
.cname main_crg_por_count_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51992.11-51998.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[3] PD=GND_0 Q=main_crg_por_count[3] SP=VCC
.cname main_crg_por_count_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51999.11-52005.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[4] PD=GND_0 Q=main_crg_por_count[4] SP=VCC
.cname main_crg_por_count_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52006.11-52012.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[5] PD=GND_0 Q=main_crg_por_count[5] SP=VCC
.cname main_crg_por_count_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52013.11-52019.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[6] PD=GND_0 Q=main_crg_por_count[6] SP=VCC
.cname main_crg_por_count_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52020.11-52026.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[7] PD=GND_0 Q=main_crg_por_count[7] SP=VCC
.cname main_crg_por_count_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52027.11-52033.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[8] PD=GND_0 Q=main_crg_por_count[8] SP=VCC
.cname main_crg_por_count_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52034.11-52040.2"
.subckt FD1P3JX CK=main_crg_clkout D=main_crg_por_count_RNO[9] PD=GND_0 Q=main_crg_por_count[9] SP=VCC
.cname main_crg_por_count_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:52041.11-52047.2"
.subckt LUT4 A=main_crg_por_count[7] B=main_crg_por_count[8] C=main_crg_por_count[9] D=main_crg_por_count[10] Z=main_crg_por_done_11
.cname main_crg_por_done_11_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56014.8-56020.2"
.param INIT "0x0001"
.subckt LUT4 A=main_crg_por_count[0] B=main_crg_por_count[15] C=main_crg_por_done_1 D=main_crg_por_done_9 Z=main_crg_por_done_12
.cname main_crg_por_done_12_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55915.8-55921.2"
.param INIT "0x1000"
.subckt LUT4 A=main_crg_por_count[13] B=main_crg_por_count[14] C=main_crg_por_done_5 D=main_crg_por_done_11 Z=main_crg_por_done_13
.cname main_crg_por_done_13_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55924.8-55930.2"
.param INIT "0x1000"
.subckt LUT4 A=main_crg_por_count[5] B=main_crg_por_count[6] C=GND_0 D=GND_0 Z=main_crg_por_done_1
.cname main_crg_por_done_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56237.8-56243.2"
.param INIT "0x1111"
.subckt LUT4 A=main_crg_por_count[11] B=main_crg_por_count[12] C=GND_0 D=GND_0 Z=main_crg_por_done_5
.cname main_crg_por_done_5_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56246.8-56252.2"
.param INIT "0x1111"
.subckt LUT4 A=main_crg_por_count[1] B=main_crg_por_count[2] C=main_crg_por_count[3] D=main_crg_por_count[4] Z=main_crg_por_done_9
.cname main_crg_por_done_9_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56005.8-56011.2"
.param INIT "0x0001"
.subckt LUT4 A=main_count[13] B=main_count[20] C=main_count[21] D=main_count_1 Z=main_done_11
.cname main_done_11_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56023.8-56029.2"
.param INIT "0x0001"
.subckt LUT4 A=main_count[9] B=main_count[10] C=main_count[11] D=main_count[12] Z=main_done_12
.cname main_done_12_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56032.8-56038.2"
.param INIT "0x0001"
.subckt LUT4 A=main_count[5] B=main_count[6] C=main_count[7] D=main_count[8] Z=main_done_13
.cname main_done_13_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56041.8-56047.2"
.param INIT "0x0001"
.subckt LUT4 A=main_count[16] B=main_count[17] C=main_count[18] D=main_count[19] Z=main_done_15
.cname main_done_15_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56050.8-56056.2"
.param INIT "0x0001"
.subckt LUT4 A=main_count[14] B=main_count[15] C=main_done_11 D=GND_0 Z=main_done_16
.cname main_done_16_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55933.8-55939.2"
.param INIT "0x1010"
.subckt LUT4 A=main_count[3] B=main_count[4] C=main_done_7 D=main_done_15 Z=main_done_18
.cname main_done_18_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55942.8-55948.2"
.param INIT "0x1000"
.subckt LUT4 A=main_count[1] B=main_count[2] C=GND_0 D=GND_0 Z=main_done_7
.cname main_done_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56255.8-56261.2"
.param INIT "0x1111"
.subckt LUT4 A=main_done_12 B=main_done_13 C=main_done_16 D=main_done_18 Z=main_done
.cname main_done_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55862.8-55868.2"
.param INIT "0x8000"
.subckt LUT4 A=main_mode B=main_re C=GND_0 D=GND_0 Z=main_mode.fb_0
.cname main_mode.fb
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51571.8-51577.2"
.param INIT "0xEEEE"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=main_mode.fb_0 Q=main_mode SP=VCC
.cname main_mode_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51971.11-51977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=main_storage_0_sqmuxa Q=main_re SP=VCC
.cname main_re_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51964.11-51970.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[0] Q=main_storage[0] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51866.11-51872.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[10] Q=main_storage[10] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51936.11-51942.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[11] Q=main_storage[11] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51943.11-51949.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[12] Q=main_storage[12] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51950.11-51956.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[13] Q=main_storage[13] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51957.11-51963.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[1] Q=main_storage[1] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51873.11-51879.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[2] Q=main_storage[2] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51880.11-51886.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[3] Q=main_storage[3] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51887.11-51893.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[4] Q=main_storage[4] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51894.11-51900.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[5] Q=main_storage[5] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51901.11-51907.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[6] Q=main_storage[6] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51908.11-51914.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[7] Q=main_storage[7] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51915.11-51921.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[8] Q=main_storage[8] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51922.11-51928.2"
.subckt FD1P3IX CD=sys_rst CK=sys_clk D=dsp_join_kb_0[9] Q=main_storage[9] SP=builder_csr_bankarray_csrbank1_out0_re
.cname main_storage_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51929.11-51935.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[0] Q=mem_adr0[0] SP=VCC
.cname mem_adr0_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51819.11-51825.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[1] Q=mem_adr0[1] SP=VCC
.cname mem_adr0_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51827.11-51833.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[2] Q=mem_adr0[2] SP=VCC
.cname mem_adr0_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51835.11-51841.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[3] Q=mem_adr0[3] SP=VCC
.cname mem_adr0_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51843.11-51849.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[4] Q=mem_adr0[4] SP=VCC
.cname mem_adr0_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51851.11-51857.2"
.subckt FD1P3IX CD=builder_basesoc_state CK=sys_clk D=builder_basesoc_adr[5] Q=mem_adr0[5] SP=VCC
.cname mem_adr0_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51859.11-51865.2"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[0] DO[1]=rom_dat0[1] DO[2]=rom_dat0_2_0_0_DO[2] DO[3]=rom_dat0_2_0_0_DO[3] DO[4]=rom_dat0_2_0_0_DO[4] DO[5]=rom_dat0_2_0_0_DO[5] DO[6]=rom_dat0_2_0_0_DO[6] DO[7]=rom_dat0_2_0_0_DO[7] DO[8]=rom_dat0_2_0_0_DO[8] DO[9]=rom_dat0_2_0_0_DO[9] DO[10]=rom_dat0_2_0_0_DO[10] DO[11]=rom_dat0_2_0_0_DO[11] DO[12]=rom_dat0_2_0_0_DO[12] DO[13]=rom_dat0_2_0_0_DO[13] DO[14]=rom_dat0_2_0_0_DO[14] DO[15]=rom_dat0_2_0_0_DO[15] DO[16]=rom_dat0_2_0_0_DO[16] DO[17]=rom_dat0_2_0_0_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59198.9-59207.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_01 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_02 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_03 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_04 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_05 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_06 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_07 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_08 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_09 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0A "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0B "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0C "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0D "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0E "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_0F "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_10 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_11 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_12 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_13 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_14 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_15 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_16 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_17 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_18 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_19 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1A "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1B "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1C "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1D "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1E "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_1F "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_20 "0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_21 "0x1240B3FC24264543CC55200CF14CFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF"
.param INITVAL_22 "0x1205210C023209C0906830C1C0900305C6B044641C05030000104F003CC601021270EF0C4CC38C0C"
.param INITVAL_23 "0x2002011009024882342109C270904C0D825094ED0C4D0020C0010000A4141500036411030342DCC4"
.param INITVAL_24 "0x040070882531C7708C371C0043C036394F508844124501E00D130041F80C090760EC6D0EC4020000"
.param INITVAL_25 "0x104421B4DC0480405C20100C6284333FC0C0F0C32CCC00EC0C30C1422CB8090B7024090244E308F5"
.param INITVAL_26 "0x0000F3FCFF3FCFF04412278B73545F3D45B1785514415188FC378D11FC32078CB204FC1945535457"
.param INITVAL_27 "0x0180030000000000000000000008AA204551000000000000C4130441208801048220000000000000"
.param INITVAL_28 "0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E4390000000000"
.param INITVAL_29 "0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E439018C6318C6"
.param INITVAL_2A "0x074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62018C6318C6"
.param INITVAL_2B "0x074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62"
.param INITVAL_2C "0x00000000000000000C5D10C800E0022C05434C34244732101101036008D50001515454174C82DC62"
.param INITVAL_2D "0x37CF0000000000000C0000C0000C0000C0000C0000C0000C40100402008020080200802000000000"
.param INITVAL_2E "0x0000000000000000000000000000000000000000000000000000000000000000000C000000030000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[2] DO[1]=rom_dat0[3] DO[2]=rom_dat0_2_0_1_DO[2] DO[3]=rom_dat0_2_0_1_DO[3] DO[4]=rom_dat0_2_0_1_DO[4] DO[5]=rom_dat0_2_0_1_DO[5] DO[6]=rom_dat0_2_0_1_DO[6] DO[7]=rom_dat0_2_0_1_DO[7] DO[8]=rom_dat0_2_0_1_DO[8] DO[9]=rom_dat0_2_0_1_DO[9] DO[10]=rom_dat0_2_0_1_DO[10] DO[11]=rom_dat0_2_0_1_DO[11] DO[12]=rom_dat0_2_0_1_DO[12] DO[13]=rom_dat0_2_0_1_DO[13] DO[14]=rom_dat0_2_0_1_DO[14] DO[15]=rom_dat0_2_0_1_DO[15] DO[16]=rom_dat0_2_0_1_DO[16] DO[17]=rom_dat0_2_0_1_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59117.9-59126.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x1000000000000000000000000000011401F01C0011C000104404400000000000C000000000000003"
.param INITVAL_01 "0x000000C0003000004000300C300000000000C000000000000000C00000000C000030003000000000"
.param INITVAL_02 "0x00C0000003030C0000000000000C000000000000000C030000300000000000003000000003000000"
.param INITVAL_03 "0x0C03C0000C0000C00041000030F0F100004000041001C1C0000001F000F000C0331C0000401000C0"
.param INITVAL_04 "0x014740000001000130C730C00000000CCCC0000000010000000C0030FC100C0C0000000000C0CCCC"
.param INITVAL_05 "0x000400000000C310000000C040C04C0400C00004330F30CC00000C00003000C00130100301000000"
.param INITVAL_06 "0x1100000001040000000C000C00003011070000140107D010000044031000004000C0300000005007"
.param INITVAL_07 "0x030040000C100300000003043010C01F04C31003004003100300000310313104031003000030440C"
.param INITVAL_08 "0x00000310300000C10030000C400C010000C10030000000C40C1C0C303000000003000C1003000C10"
.param INITVAL_09 "0x00C000000C13C030400C00040030400C000000C431C4304000300030400C030400C01000031000C0"
.param INITVAL_0A "0x000C000000310413C00C1003000C10030000C40030040000C400C00000003103C0C40030004000C4"
.param INITVAL_0B "0x01C070005C014C70C4CF070C7070C70707131C34000003000C10030000C400C000C4003000400031"
.param INITVAL_0C "0x000000C03001000000000000007000140000000000010040F030C0300C0301C053C4CC13C1F0CC07"
.param INITVAL_0D "0x000010000000000300000000000000030F007C000C0000100C000000003000C1000400000C00C033"
.param INITVAL_0E "0x0000000030000001C0C000C00000000001005000110410700C0001330400000040300004C0000003"
.param INITVAL_0F "0x0C00C014F000000000300000300C0C0C013000C0000003C000000400000300C00300001040010000"
.param INITVAL_10 "0x0000030C3304003300F00C0000000300C030003004C000000C0C00C0300004000000030003030030"
.param INITVAL_11 "0x000010F00C0303000C300000C0000000040000410F000040400001C300C00C013000003C00003000"
.param INITVAL_12 "0x010010CC0300C000C000000000000000000000000000010440000040000000C1C310010004003001"
.param INITVAL_13 "0x0000030400010010004C00000010400000000C10000C100000010C100000010410040305C0300400"
.param INITVAL_14 "0x0000000000000000C00300000000000000000C100000410000000000503000000040C10100000000"
.param INITVAL_15 "0x0C00300030030300000C0300000C3303001000000000000000304000000000001044000000000004"
.param INITVAL_16 "0x0300C0C00000000000000000004000000000040030000040C30000000C0000C3000000000000000C"
.param INITVAL_17 "0x00C030C0430001D000C0100300000000010000000000000000004000000000000000000000C0C000"
.param INITVAL_18 "0x030C100004000100001000000000400003004031000C40300000031000030C0040C0CC00C0C30C00"
.param INITVAL_19 "0x00003030400000000030000000C00000C0000C0C3300000C00000300300000000000001003003001"
.param INITVAL_1A "0x000000000400000000000000000040004C00C000000C30C00000C000000000000000000000000000"
.param INITVAL_1B "0x000000000000000000000000000000004000000004000000001C00000010004100300C1000000000"
.param INITVAL_1C "0x04000040011C0430C04000C10000C4000070400131004100040C4000001031000000411C00000000"
.param INITVAL_1D "0x3300000001000000000000000014F00000004070000C00C00030010000133001001CC00001104030"
.param INITVAL_1E "0x100000303000010000000C0CC0000300C100000000031300410003731C040401000000000000004C"
.param INITVAL_1F "0x0004000C0003000330701000031CC0004C0110000007F0707C0001C010400000000007070C430000"
.param INITVAL_20 "0x04C0000040014440700000000054140007305000000313007007004000C0030030101000033070C0"
.param INITVAL_21 "0x364033303818CFC2F8FF2804D144C00101110000110441C40C000410000010005000540300004010"
.param INITVAL_22 "0x1901913030034211287308023120CC1906F3886C3D854140801080020007010210F46E1140D10C10"
.param INITVAL_23 "0x3C06435452148F30CC01120701204103849124B9314700100800000028370640805466004B001001"
.param INITVAL_24 "0x38C3C0000C0545C0000C0C41D0C44F3300D0D083048C30A0531A41E1387103045310FF310E93C069"
.param INITVAL_25 "0x22842114E00002802C02200B4004233FC080F0C22BCE00A80C3083C00C330303004812048C804019"
.param INITVAL_26 "0x364AA2A8AA2BCFF04415308EA2FCFB0BCFB1FCFF3DC3F398882A083288100A0812488827CFF03CFD"
.param INITVAL_27 "0x2C8E80000000000000000000000000000000044000008024472B4070844F094031B40C0000B20418"
.param INITVAL_28 "0x1A8BF300151A8BF300151A8BF300151FCEA254400FCEA254400FCEA254400FCEA254400686A2A8AE"
.param INITVAL_29 "0x300151A8BF300151A8BF300151A8BF354400FCEA254400FCEA254400FCEA254400FCEA2A8BF30015"
.param INITVAL_2A "0x3B4072B407248F8148F811CAD01CAD0E0523E0523B4072B407248F8148F811CAD01CAD000151A8BF"
.param INITVAL_2B "0x3B4072B407248F8148F811CAD01CAD0E0523E0523B4072B407248F8148F811CAD01CAD0E0523E052"
.param INITVAL_2C "0x0480900000000033CC7935011104160001D04C482804301031020072000700099194941E0523E052"
.param INITVAL_2D "0x03CF00000021400000000000000000000000000000000000340D03201C0401406018070DC3408C0F"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000008050000000000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[20] DO[1]=rom_dat0[21] DO[2]=rom_dat0_2_0_10_DO[2] DO[3]=rom_dat0_2_0_10_DO[3] DO[4]=rom_dat0_2_0_10_DO[4] DO[5]=rom_dat0_2_0_10_DO[5] DO[6]=rom_dat0_2_0_10_DO[6] DO[7]=rom_dat0_2_0_10_DO[7] DO[8]=rom_dat0_2_0_10_DO[8] DO[9]=rom_dat0_2_0_10_DO[9] DO[10]=rom_dat0_2_0_10_DO[10] DO[11]=rom_dat0_2_0_10_DO[11] DO[12]=rom_dat0_2_0_10_DO[12] DO[13]=rom_dat0_2_0_10_DO[13] DO[14]=rom_dat0_2_0_10_DO[14] DO[15]=rom_dat0_2_0_10_DO[15] DO[16]=rom_dat0_2_0_10_DO[16] DO[17]=rom_dat0_2_0_10_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58388.9-58397.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0000000003330000345916C9338844000000040C00404300010008000000000003904E138E500000"
.param INITVAL_01 "0x024C017083140003342910C4D100300D03304029390082F0060148C03C041084D0C060110153F425"
.param INITVAL_02 "0x0C403070611D84C15C40004702C43C30C003C0C01C04C1703111CF300000220D114CD4144D50005C"
.param INITVAL_03 "0x3649500C6730007210101600D05440018D029804000000384D210010000000001000440100030C4F"
.param INITVAL_04 "0x040101043930081010411544903401074760280E00400000001709D2440C1704C308160E00436466"
.param INITVAL_05 "0x004020E84810054020280040004004000250C00015051144010044F0081100440010010100000000"
.param INITVAL_06 "0x00031000400000000C54084400100000010190403800400001010101000000000000010001320401"
.param INITVAL_07 "0x0000000004000021000C110250005005000100000000010000140001085010000100001000102004"
.param INITVAL_08 "0x10008008950D484000000D8400000000000000093001000094048690546B0108000084000000E400"
.param INITVAL_09 "0x0006001000090010000003400000000180010002104050080400081000000100000000000000000D"
.param INITVAL_0A "0x00027000400082414004008000F4002000C24000000000000000027000400085434000000D000000"
.param INITVAL_0B "0x00000000000C0000000000000000000000000010038441000400010070400040324000100D000000"
.param INITVAL_0C "0x208000401C000000000003003010E0030000384E120C101050100000040000400040000100000000"
.param INITVAL_0D "0x0C0000300001C90158C40000023808010500140304004088471042430800004000C0710000414051"
.param INITVAL_0E "0x378F61B411200F9048633F43400C950C0C8008000080C01C4403C411000000CC31100F000BD0D005"
.param INITVAL_0F "0x03004000540000401C1030C000C404040013002C3B00F140003340037C753141C00800040020FC13"
.param INITVAL_10 "0x0003C0045003CC10C04407433030C0310C033000000B12BC070000710038000000003103C001E004"
.param INITVAL_11 "0x0900804C073001F2841038C0103000048103D03004C340100D310040C030000C12C490130130040C"
.param INITVAL_12 "0x200D80745D17484374A71B0040500E05C04108450084100022020002202000404180D02803D110E0"
.param INITVAL_13 "0x2E4181C0C40000C328373402C3000030040064480CC4400C9400044110283001C3A0F10049100070"
.param INITVAL_14 "0x000000007407800040310007F0C0010D0632440804C030000C208500000109400330700000001000"
.param INITVAL_15 "0x04009000D00D090000260584230411080440E0B00E892200C010007274430003030022390E724400"
.param INITVAL_16 "0x01C0104883000322E0003001500000000000C0400802B0004100C0007431074080300D16CC00C094"
.param INITVAL_17 "0x00401060110080421048044CC00C3F1100000420100383400203080200043000400C0020C5404000"
.param INITVAL_18 "0x000103840025004150011F0AF340053C01F0101000C4101443020900009D060400486504406104C0"
.param INITVAL_19 "0x0E01800000000020B8031380300044014102A000180EC074F1010002003000000150E00001438040"
.param INITVAL_1A "0x29C6D344013A856164390A41C3703807C73040301B80004C171045005C3339C4E34C253EC570C088"
.param INITVAL_1B "0x3883B2043B0803B20C3B0B00B3700B300FC0ACD030C47020FC074032000E0C000014040989C1985D"
.param INITVAL_1C "0x00433170C824001050000040022840228C102CBD100B10B8D90500A2500B1402A140200600B2CC0B"
.param INITVAL_1D "0x1548801C500000524C830D431000400601900C152185925486164800041108412024082142000414"
.param INITVAL_1E "0x030103105000400000780405401801004400000000010120003041010400230400200E134E604005"
.param INITVAL_1F "0x3900010400010E411010000001042408C42040080A4110101211834084322A0C826C010104011480"
.param INITVAL_20 "0x004F43300300002114AC0F4020000012014000000000000800200210204401001000000001101064"
.param INITVAL_21 "0x28CAB2A48A2A0FF3ACFF0ECBA2804600C00010B800000060C0380002083000C402C00300C3703000"
.param INITVAL_22 "0x230AB0AC2E038A22A0BE23CAE3A0B8288CE2B4A02B8AA2B83B2A8802AC00230B3280820C88E0ACFA"
.param INITVAL_23 "0x2ACEA3A8EA3A8EE3B83A3A0AA2A0EA2E0EB2A09B2FCA33FC6E3E4FF308BA2EC882F8A20ACAE2288A"
.param INITVAL_24 "0x2BC383E82A3A8283EC382EC382EC283A8B82B88E2E86F2FCFA1ACB82B86A2A0EE2ACAE3AC8E2ACEE"
.param INITVAL_25 "0x3F8A33B8B80ECEA228BE2A0AE3A8B12586C1E86B0DC6A2CC6A2AC332208819C8B0E83A0E83D2A82E"
.param INITVAL_26 "0x0000F3FC0000000088233AC3A33CFA2FCF22B83F3D87F320CC0A0CA29C0B2A4C10289C2CCFF15CFC"
.param INITVAL_27 "0x0283100000000000000000000010000100001005168AA28000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x0002A2547F3547F3002A2A8800FCD51A8800FCD51547F3002A2002A2547F3FCD51A8800000000000"
.param INITVAL_2B "0x3FCD51A8800A8800FCD51547F3002A2547F3002A2A8800FCD51FCD51A8800002A2547F3FCD51A880"
.param INITVAL_2C "0x000000000000000000E3228A82A88A3A8BA2A0A9088F222CA22242E3A8AE088E333C3C3002A2547F"
.param INITVAL_2D "0x00CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[22] DO[1]=rom_dat0[23] DO[2]=rom_dat0_2_0_11_DO[2] DO[3]=rom_dat0_2_0_11_DO[3] DO[4]=rom_dat0_2_0_11_DO[4] DO[5]=rom_dat0_2_0_11_DO[5] DO[6]=rom_dat0_2_0_11_DO[6] DO[7]=rom_dat0_2_0_11_DO[7] DO[8]=rom_dat0_2_0_11_DO[8] DO[9]=rom_dat0_2_0_11_DO[9] DO[10]=rom_dat0_2_0_11_DO[10] DO[11]=rom_dat0_2_0_11_DO[11] DO[12]=rom_dat0_2_0_11_DO[12] DO[13]=rom_dat0_2_0_11_DO[13] DO[14]=rom_dat0_2_0_11_DO[14] DO[15]=rom_dat0_2_0_11_DO[15] DO[16]=rom_dat0_2_0_11_DO[16] DO[17]=rom_dat0_2_0_11_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58307.9-58316.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x004B12C4B3374003048C0E8A90245A10400104490CC5C2C431200012C4B12C4B43FC0F3E85400000"
.param INITVAL_01 "0x0C004030D03C03C324C01CC4C0EC71048191A0C020CD00D873108CC37C43340B8398EF300101D0C3"
.param INITVAL_02 "0x2D431114342F07C00C03330303483617C013D0C10E04D2303C00CFB00CC7020C400800030603100E"
.param INITVAL_03 "0x01041000200400400C0112091000A000C803CC000088F09452084020380000000100F00A02030C8F"
.param INITVAL_04 "0x28020260950800203070214E300C200E8AA208720B00306C1B0E05F2E08C0C80C3AC8F2283216421"
.param INITVAL_05 "0x000030E00C00C200302D000032900C238280C020134640B8AA0104F01C260101103802030C6318C7"
.param INITVAL_06 "0x0403C100000006C1BC8F010701AC0404002054820000C1006E00028140B12C000050020400400880"
.param INITVAL_07 "0x0DC102C4BD000C40B0002382208C4C0BC080800E0D01B1400E0B0081C8281400B1400E0B0001203E"
.param INITVAL_08 "0x0B0001081C0FC01000CC2C090038C40C4BD000C00C02209081090411100A344003CCD1000CC2C440"
.param INITVAL_09 "0x0380C0208D0980500034370012F400300C0220523C00230050100C2100370900033042318E000CD2"
.param INITVAL_0A "0x00CC030088108301000B008CC3CC002DC2C050033C40B06C5003840300881082035003334C006C50"
.param INITVAL_0B "0x300003040D280503A07C03C7013C6013028100D0000A020004000C3380C00383B000033C4C0318E4"
.param INITVAL_0C "0x24400000C9000C6318C630003010610003C028A40D40D220E3148310C0C2000303A07C010CC3B040"
.param INITVAL_0D "0x04C1C2B800000280300C0C0030340802028000C80902008C0B0040000840000C10C000000CC0E016"
.param INITVAL_0E "0x3F8F50B8B5310FA0D8873B47000458120C020C0300C0C01C0F00C001B0312CCC303C03000AC28020"
.param INITVAL_0F "0x2700E300603000902CE03CC120C0AC28C0C320682B03F08C001380A37CFA18C6008088080380DC3B"
.param INITVAL_10 "0x000FF1BC2003C8F1E8E0274F3030CD310E833023030A02BC3F3A03B0F03C300312D8F30FCEB0FC22"
.param INITVAL_11 "0x0C0000FCAB3F8CA2B81037C0C0B0003B42C3C4300743C3343F33C041E87008CCC280A32B89F0302C"
.param INITVAL_12 "0x200F00BCBF2F40C2B0A33B0CC3A03C03C8C3000F0880200023030002303030C080C0C83D03C220DC"
.param INITVAL_13 "0x0C8803C0C2040BC3003F3EC4C3080B3002000808088003CCC0000003F03C300083E0B1304B120030"
.param INITVAL_14 "0x018C636C960348008032000B704002258140840810C32010BC00028000CC0F070230700400630000"
.param INITVAL_15 "0x0000A000800D8C0010370DCC33280A100000C0F20ECA62ECC02000303043200B0320042A8540A040"
.param INITVAL_16 "0x03C413C8C2000323A0921003B10C06318C63C00226803000C000C210C8340C830098970CC800CC44"
.param INITVAL_17 "0x104102001000C003B84C0CCE82283A00C00008800203C1800302080300082000A1240020CDC0A801"
.param INITVAL_18 "0x0C0C0380003000C300033D0FF200003400E0000002CC0020C20004008808208000848003C0300CC0"
.param INITVAL_19 "0x3F008030042C48E2B8030380F06CFC300182E00C190E80F03300030200730000021408020FC38020"
.param INITVAL_1A "0x30CF03D0033AC03300FF1C03E0303C13C7F340300B84004C030C43020C233F0DF0DCB03FC330F0FF"
.param INITVAL_1B "0x36C331EC3336C331E8333B8333B833380EE0CCC3208EC2FC6C0B0030E80F380032F08C0F88F00C03"
.param INITVAL_1C "0x00CB3170E82883A08800380C31EC431E8D012C7C1C0B00F8000300F2000E0C03E000380D8331EC33"
.param INITVAL_1D "0x000F00FC00018E03C8023C0380000A0000220C303308F0C0CC33C012E41F0A41A02C28008A0000E0"
.param INITVAL_1E "0x000280043C008003202004000018CF308020C4C6318EC20C04300101C401030001000A294011A000"
.param INITVAL_1F "0x004002848E130C10282306C1E1086F28447004000F0103300E3D81C0C0333F0CC33C002107011009"
.param INITVAL_20 "0x20CF333C063C0030006E0F0883004000010200012D8EC1402C034000244002001008020001021055"
.param INITVAL_21 "0x14455104451500005000044551400300CC0000CC000000A0FC3BC043CC3C08C002D80308C3333801"
.param INITVAL_22 "0x15055054141145115045114551505404005054100540515405054540145000051044511044505455"
.param INITVAL_23 "0x15415154150541105415150551505415055150541105010040004100445514444150510440415444"
.param INITVAL_24 "0x05414154151541415414154141541411454154441545014445150541145115055154441544015410"
.param INITVAL_25 "0x00010000150400511040150441540005040000400144000040000151104415445054150541105415"
.param INITVAL_26 "0x00005154000000000001154050000510001050000144001010114050501111405040501400014000"
.param INITVAL_27 "0x00411000000000000000000000000014000140000000000000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x000151FCEA2FCEA20015154400A8BF354400A8BF3FCEA20015100151FCEA2A8BF354400000000000"
.param INITVAL_2B "0x2A8BF35440054400A8BF3FCEA200151FCEA20015154400A8BF3A8BF35440000151FCEA2A8BF35440"
.param INITVAL_2C "0x0000000000000000005110044010401501414015000501045101404104150004111414100151FCEA"
.param INITVAL_2D "0x14CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000008000000014000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[24] DO[1]=rom_dat0[25] DO[2]=rom_dat0_2_0_12_DO[2] DO[3]=rom_dat0_2_0_12_DO[3] DO[4]=rom_dat0_2_0_12_DO[4] DO[5]=rom_dat0_2_0_12_DO[5] DO[6]=rom_dat0_2_0_12_DO[6] DO[7]=rom_dat0_2_0_12_DO[7] DO[8]=rom_dat0_2_0_12_DO[8] DO[9]=rom_dat0_2_0_12_DO[9] DO[10]=rom_dat0_2_0_12_DO[10] DO[11]=rom_dat0_2_0_12_DO[11] DO[12]=rom_dat0_2_0_12_DO[12] DO[13]=rom_dat0_2_0_12_DO[13] DO[14]=rom_dat0_2_0_12_DO[14] DO[15]=rom_dat0_2_0_12_DO[15] DO[16]=rom_dat0_2_0_12_DO[16] DO[17]=rom_dat0_2_0_12_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58226.9-58235.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0C005168AB0300101004074553E4581100000C020C80000830210000145A2BCF4154502A8AA00003"
.param INITVAL_01 "0x054110F40B0D01029C6437CFD14C341082004444340441C010084DE13C21360151E00E140071FCE7"
.param INITVAL_02 "0x33C140400226C5E154C121078124F30DCC43CCC43C01C370B435CD3184010185810C5C160C4048CC"
.param INITVAL_03 "0x110300440D14028000003241D0E04804050000C400CC80DCFE3AC00000C000000300000400800CFE"
.param INITVAL_04 "0x2003016855140E20602021C0401051188C001074144412A8FF08052060C00881100000020463C80D"
.param INITVAL_05 "0x08000000280082000088088500E0010002401403018220F8031308321409138310380405CC00546A"
.param INITVAL_06 "0x00028000003200115803040A002038008300540014804004002800320805140002C0302800510020"
.param INITVAL_07 "0x00003168A10801728004258031400F09C04080030009534803000023C01018025348030008300043"
.param INITVAL_08 "0x2800D340200800100030080F000800368A90803E100221F002044840201A24000100010001000C40"
.param INITVAL_09 "0x0001000022028031000C020251742000400008302080022400140001000C030000800D1A8AC20096"
.param INITVAL_0A "0x200390008914000300000001008CC0000080E000300352A81200079000891002C3E0003008215412"
.param INITVAL_0B "0x208632A000300833E03D01C9333C01210243C0D0034030000100010080C0000020F000300031A884"
.param INITVAL_0C "0x00020280000046A2FCC003000230CA0301401CFD07CC700C8D1C441310ED308D03E0310384F3F001"
.param INITVAL_0D "0x324A82B000024E9004C8000001000000860010CD070B00081E0841230000008C3000300008809003"
.param INITVAL_0E "0x220FD03080380390C8023780200C5014806108010880C0200011001300DA2AC20030440080C00001"
.param INITVAL_0F "0x040A9100501800208040040292C00205007008000381B104821040500C2210C00384020300801C27"
.param INITVAL_10 "0x2A84D30419100243C0020EC48088A73B8C3038840180023097148100780A124300147224C6008480"
.param INITVAL_11 "0x0280427C0C3501009C2025828200AA1100E080202D0A03200E38C463C002250C700029270160B080"
.param INITVAL_12 "0x000C80F4860380823020138812402C1244B24002200010000003801000300E0803808C0000801004"
.param INITVAL_13 "0x0C0070C0C03040C3803F0000E300103000320800000E002C80000C00000038000300392040E0B072"
.param INITVAL_14 "0x200151A8B6334000803000013080011589539C8200C000905E00002200433A0A8220300040008000"
.param INITVAL_15 "0x1C0000002007802000382B0823646202000000381C88F2284002002000801008C03000354553A853"
.param INITVAL_16 "0x0140D0C00001060000030800823C000546A2C000240372200300C000300002C34000C220C611C438"
.param INITVAL_17 "0x00C02040201500806CD1038B4104050008C044520846327056000C53005A0A41C030080583115408"
.param INITVAL_18 "0x1084C3200220002000080C00F00820300192081000C8030082080300C4031B4220A08C0040C154C2"
.param INITVAL_19 "0x240A10102001444000820002300000088100480811000230C2000B0010C20A00001452040100100C"
.param INITVAL_1A "0x00000300500000000000000C00000100C8000002090010005400C41004013041411C001C40100000"
.param INITVAL_1B "0x00C0300C0300C0300C030C0030C003000C000C03020B030C0C0005000000300080602C0000C00000"
.param INITVAL_1C "0x308001400825C000C80003C422045220093008B81C030000002C01000008300400002C0400300C03"
.param INITVAL_1D "0x2100110008100000001400030000C000004038000000000000000091441302412028280002801000"
.param INITVAL_1E "0x010031B02C0040000820000470100300C06068BF3002C10C2C300103C83303008000073FCD330C00"
.param INITVAL_1F "0x1480002090010032180B00055344E00809400402100133342E0180900024000D000C013309231041"
.param INITVAL_20 "0x00030000000401001401030401004000403008400146C3800001C002040001000000000081331015"
.param INITVAL_21 "0x10810210CA1005514415080732C080008040000100000080000042000C2000C10014000503012481"
.param INITVAL_22 "0x1307303031304F30F00C01C301F09C180093908026C66034001006C204B0000120C842104C90B096"
.param INITVAL_23 "0x2C4821680F03C1000C313F0CE1F0783707C3F08401430100200082000CD41008014C62074402C007"
.param INITVAL_24 "0x1900C1C00C0C00C1C41C1100C1101C1F00C05CC627C39244970900C01C3F03082110C7110C02C480"
.param INITVAL_25 "0x02CC2348870846C100A6310B4150930FCC431CC1070C3044F300417000CC21C0D0FC2F07C343C026"
.param INITVAL_26 "0x0000000000000000CC320101021453344502481514C551245422C400B4201EC4409CB4284550F454"
.param INITVAL_27 "0x00C0100000000000000000000008AA28455140000000000000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x06C243C48E1C48E16C24390DB03871290DB038712C48E16C2436C243C48E13871290DB0000000000"
.param INITVAL_2B "0x13871290DB090DB038712C48E16C243C48E16C24390DB0387123871290DB06C243C48E13871290DB"
.param INITVAL_2C "0x00000000000000000000004940640139040120120805000032228251585C040432183826C243C48E"
.param INITVAL_2D "0x0CCF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x0000000000000000000000000000000000000000000000000000000000000000000800000000C000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[26] DO[1]=rom_dat0[27] DO[2]=rom_dat0_2_0_13_DO[2] DO[3]=rom_dat0_2_0_13_DO[3] DO[4]=rom_dat0_2_0_13_DO[4] DO[5]=rom_dat0_2_0_13_DO[5] DO[6]=rom_dat0_2_0_13_DO[6] DO[7]=rom_dat0_2_0_13_DO[7] DO[8]=rom_dat0_2_0_13_DO[8] DO[9]=rom_dat0_2_0_13_DO[9] DO[10]=rom_dat0_2_0_13_DO[10] DO[11]=rom_dat0_2_0_13_DO[11] DO[12]=rom_dat0_2_0_13_DO[12] DO[13]=rom_dat0_2_0_13_DO[13] DO[14]=rom_dat0_2_0_13_DO[14] DO[15]=rom_dat0_2_0_13_DO[15] DO[16]=rom_dat0_2_0_13_DO[16] DO[17]=rom_dat0_2_0_13_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58145.9-58154.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0000000003030100001404000000000700308C0304C000080011010000000000F3FCFF3FCFF00002"
.param INITVAL_01 "0x000000F0010C000014402FC3F000300040100000100000C000040ED03C23120D414008100000F047"
.param INITVAL_02 "0x33800000032F84C330000007D03CF30CCC03C0C00C44C130B030CB33004004C0900404000000000C"
.param INITVAL_03 "0x040A9330000004800800110022E01000010000000400704000008C20008000033380000400C00CBE"
.param INITVAL_04 "0x0403000000040200C0C031800000000141000030000040000009C9004CC00D000000002300E18CCC"
.param INITVAL_05 "0x0000F0000C000300100C00C300E000200080140331CDA05000030A73043D03C10034000004000000"
.param INITVAL_06 "0x0003C00000300000080D0C0C00000800C100000000C0C000003C0032000000000000003800000033"
.param INITVAL_07 "0x010000000A00020000000FC00080070880838000000001800100003240303400034003000C010004"
.param INITVAL_08 "0x000031803004008000200009000C00000010000000000340000C0C30300004000300080000008840"
.param INITVAL_09 "0x004000003A02C022000800000038000000000C5004C0100C002C0020100802C000C0000000800000"
.param INITVAL_0A "0x0004000003200000400400030004C0000040800000000000A000800000033C024380003000000060"
.param INITVAL_0B "0x2848114009040821B0D7334E3134100000C08470318A910005000200005000C00080003008000018"
.param INITVAL_0C "0x01000080000040000015134C02104E0340A0000118008118A52440300C4204C501C010010C4114E1"
.param INITVAL_0D "0x0200003C0000003300D800030000C0094C8024631400000019060803401000C4514034000010F412"
.param INITVAL_0E "0x330FD03010140330408133800000551580620C490442C22008200033000000C20030800000C00082"
.param INITVAL_0F "0x000A6100F0000C000010000033C40402001008400308B2C00220C300946930400000470000C08C93"
.param INITVAL_10 "0x24C0C20832200C33C0C00C00800800334C103098004000380F0C8CC0380C014051547030C102C020"
.param INITVAL_11 "0x244000AC04330003000004C00000810101504838360961180D3140B3C0002E0C3000003701301000"
.param INITVAL_12 "0x000E00B88A324040F000034470000C03C4000008300030000003000000300CC8E34844228200A004"
.param INITVAL_13 "0x0C0033F0C03000C3003B0000F300003000310C00000F003CC0000F000000300003A0321000000030"
.param INITVAL_14 "0x00000000A303000080330000300000000000388300C000000C00003204200000800CFC0000000000"
.param INITVAL_15 "0x0000120815110200C048020043DC3303C000007D04005154003100000020000CC030C00545515460"
.param INITVAL_16 "0x02008000300043000003048B411015154551F000100330008000C400DC0001812000C010C8008032"
.param INITVAL_17 "0x004010C4020000C044800146008020040C0200010003430803000003900E0A04C0308A00C5C0C00C"
.param INITVAL_18 "0x00C4C33003300030000C0C00F000303002C3000400C100300000818044030B0200E0880080830CC3"
.param INITVAL_19 "0x20001010000000000010000132C00000400000002300003C00000B0000000000000003000300100C"
.param INITVAL_1A "0x00000300000000000000000C00000000C0000000000410400001C00000803000000C000C00000000"
.param INITVAL_1B "0x00C0300C0300C0300C030C0030C003000F000C00000303400C0C00000000000000303C0000C00000"
.param INITVAL_1C "0x3000014008284010840003840100D0100001007010030000000C00000001300000000C0800300C03"
.param INITVAL_1D "0x31000000000003000000000B0000C80000003C20000800800020000014120141602C180002C00012"
.param INITVAL_1E "0x000030F02800040000000400200001000040000005454208083002024C22030000C0000001405808"
.param INITVAL_1F "0x00000034C00100002C3100000308C003400008020001111004000D800030000C200C00320310000C"
.param INITVAL_20 "0x00C92088002C0200300A010B03008100030200000001414024020001008002003000000082033040"
.param INITVAL_21 "0x20C740500C310FF31C3F080F7300C03CC880CC00088220C0E328C000BCF900420028030881033802"
.param INITVAL_22 "0x000400C001024301307101C44030C01C04800C1024047304271640C21030020921C4A0344090FC17"
.param INITVAL_23 "0x3E4972741304C1104C053301F130FF0B08C3308431070008200000020067228C03ACB30441010004"
.param INITVAL_24 "0x3041C0141C0141C0182C1341C1341C1300C3C0C534C33348C70805C1D018170D0260C4060C83E498"
.param INITVAL_25 "0x2A052100870B4C42148C120A8014323FCCC23CC30F0C30CCF300C27110CC1DC4E00C0300C0C21434"
.param INITVAL_26 "0x000000000000000000030303B03CF20CCF11803F3CC3F304FC268C51AC24328C6090AC10CFF0ECFC"
.param INITVAL_27 "0x00C32000000000000000000000000000000000500000200000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x0E06D01C923B438148C7248C72B438148C72B4381B438148C72E06D01C9231C923E06D0000000000"
.param INITVAL_2B "0x31C923E06D048C72B4381B438148C72B438148C7248C72B43811C923E06D0E06D01C9231C923E06D"
.param INITVAL_2C "0x00000000000000000010134103444D01044100100C09012042020272505D0C8C133C2C0E06D01C92"
.param INITVAL_2D "0x00CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000004000000000000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[28] DO[1]=rom_dat0[29] DO[2]=rom_dat0_2_0_14_DO[2] DO[3]=rom_dat0_2_0_14_DO[3] DO[4]=rom_dat0_2_0_14_DO[4] DO[5]=rom_dat0_2_0_14_DO[5] DO[6]=rom_dat0_2_0_14_DO[6] DO[7]=rom_dat0_2_0_14_DO[7] DO[8]=rom_dat0_2_0_14_DO[8] DO[9]=rom_dat0_2_0_14_DO[9] DO[10]=rom_dat0_2_0_14_DO[10] DO[11]=rom_dat0_2_0_14_DO[11] DO[12]=rom_dat0_2_0_14_DO[12] DO[13]=rom_dat0_2_0_14_DO[13] DO[14]=rom_dat0_2_0_14_DO[14] DO[15]=rom_dat0_2_0_14_DO[15] DO[16]=rom_dat0_2_0_14_DO[16] DO[17]=rom_dat0_2_0_14_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58064.9-58073.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0000000003030000000000000000000300130C0315C0004477334C0000000000B3FCFF3FCFF00000"
.param INITVAL_01 "0x00000070002C000000002FCFE0003000C000C000000000C0010CCFC03C33030C0030083000003042"
.param INITVAL_02 "0x33C000002333C8C33000000CC03CFB0CCD03C4C01C44C330F0100F03000000C0F00000000200088C"
.param INITVAL_03 "0x0C0F83300800008008C00002A0B0D00000C00080300070545515C8200040000F01C8000C00C00CFD"
.param INITVAL_04 "0x0001000000000100F0830000000000048400003000005154550400304CCD0408000000320470C4C4"
.param INITVAL_05 "0x0000F0000C000300000C00000000040000C00003318D304C0003040300180340001000020C000000"
.param INITVAL_06 "0x0403C000432000000C0B0C09000004044300000100C0C00000140033000000000040001400000033"
.param INITVAL_07 "0x020000000100020000000C8010804B0D40C34003000001400300003140331400014003000C210059"
.param INITVAL_08 "0x000032C0300C00F00000000F0000000000F00010000003F00F0C0C3030000C0001000F0002000C40"
.param INITVAL_09 "0x0080000030034030000800000004000C00000C4030C0300C001C0033000C03C000C0000002C00000"
.param INITVAL_0A "0x0000000003280033000D0000000C00010000F00010000000D000400000033003C3F0001000000010"
.param INITVAL_0B "0x0000000000000003303C30C3030C7131C18184F3300033000E00030000E000C000E0003000000024"
.param INITVAL_0C "0x0000000000000000000003040000050301A000000801804CF534C0200CC000C500D0310200033000"
.param INITVAL_0D "0x010000300000003300C800020000800A8D4034F3050000000A0208030030004C200430000440F030"
.param INITVAL_0E "0x1103C00010000020404000400000000040310C091986D2700C100032000000C10030400040C00003"
.param INITVAL_0F "0x00071100F00004000010000013C00005000004800308C20002008203003330C003008B0000400C00"
.param INITVAL_10 "0x1CC0C10C22100C31C0E00C00400400338C203074000000300F0840002400000000003130C303C030"
.param INITVAL_11 "0x200010FC0C330201082000C00000400105A08879380622684E3081B0C040150C2000303703301000"
.param INITVAL_12 "0x000E10FCCF33C0C0F000030030000C0000001000300020000003000000300C80E398892286009005"
.param INITVAL_13 "0x0C003330003000C3003F0000F000000000300C00000F003CC0000F000000300003840224C330C030"
.param INITVAL_14 "0x00000000F3000000000000001000080000003CC300C000000C00003100100000400CFC0000000000"
.param INITVAL_15 "0x0D81308031030300000C030000CC3300C000000C00000000003200000020000CC030800000000030"
.param INITVAL_16 "0x070000C00000030000030200000000000000F00020033000C200C0000C0000800000C0000C00CCFE"
.param INITVAL_17 "0x01802084022000C00080000100401004040100010003430403000003400D0500C0306400C4C0C02C"
.param INITVAL_18 "0x00C0C33003300030000C0C00F000303001C3000800C200300000808000030B0000E0880080430C0B"
.param INITVAL_19 "0x01001010000000000020000031000000C00008083200003C0000000010000000000003000300000C"
.param INITVAL_1A "0x000000000000000000000000000C0000C800C000080000C0000080C000C03000000C000C00000000"
.param INITVAL_1B "0x00C0000C0000C0000C000C0000C000000F000000000303000C0C00000000000000303C0000C00000"
.param INITVAL_1C "0x300001400B280030800003C00000C0000030003030030000000C0000003030000000C00800000C00"
.param INITVAL_1D "0x3300000000000300000000030000000000003030000C00C000300000041100412024080002C00020"
.param INITVAL_1E "0x000030E030000C0000000C0C00000300C00000000003C00000300303C00003000000000000000C0C"
.param INITVAL_1F "0x0040003CC0030001200300000044800004403000000D13142C00004100F0000C000C0E0208120000"
.param INITVAL_20 "0x07C82008002F4640F00A000B037490000F310000000343403403400000C002001000080201000000"
.param INITVAL_21 "0x388EE2C8CB2B0FF2B8BF038AA280403CC990CC00398661C0E320C430BCF813024028530880037812"
.param INITVAL_22 "0x270AF0B832328A32A0EE228BC2A0EC288CE2A8300B8AE2B83E2F8900E840030E328C43208820A8EE"
.param INITVAL_23 "0x2B8EE3A82A0A83A2A43A2A0EA2A06F3D0A82A0EE2A8D33FC8F3E4FF38CBA2288C2E8A20B8BB2EC0A"
.param INITVAL_24 "0x2AC342E8243EC342EC342AC342AC242A8C42A88B2A82D2A8E90E8B43A827290BB2A84A2A84F2B8EF"
.param INITVAL_25 "0x3FCB03FC2C00CBB230BB2E01A2B821354681A4AA0A86A288592A83A330880A8CA0E83A0E8361EC2B"
.param INITVAL_26 "0x0000000000000000CC322A02E33CF93ACF22A83F3F8FF308880B48F2D80A2F4800ECD834CFF39CFC"
.param INITVAL_27 "0x0082000000000000000000000010000100001405168AA28000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x16C1B06C1B0C4B12C4B1290E4390E43C4B12C4B1290E4390E43384E1384E16C1B06C1B0000000000"
.param INITVAL_2B "0x3C4B12C4B126C1B06C1B0384E1384E16C1B06C1B0384E1384E190E4390E43C4B12C4B12384E1384E"
.param INITVAL_2C "0x000001545515455140B2328E82B88A3F0AC2902B088B2228B313C0A2ACA700CB020808090E4390E4"
.param INITVAL_2D "0x04CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x0000000000000000000000000000000000000000000000000000000000000000000C400000004000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[30] DO[1]=rom_dat0[31] DO[2]=rom_dat0_2_0_15_DO[2] DO[3]=rom_dat0_2_0_15_DO[3] DO[4]=rom_dat0_2_0_15_DO[4] DO[5]=rom_dat0_2_0_15_DO[5] DO[6]=rom_dat0_2_0_15_DO[6] DO[7]=rom_dat0_2_0_15_DO[7] DO[8]=rom_dat0_2_0_15_DO[8] DO[9]=rom_dat0_2_0_15_DO[9] DO[10]=rom_dat0_2_0_15_DO[10] DO[11]=rom_dat0_2_0_15_DO[11] DO[12]=rom_dat0_2_0_15_DO[12] DO[13]=rom_dat0_2_0_15_DO[13] DO[14]=rom_dat0_2_0_15_DO[14] DO[15]=rom_dat0_2_0_15_DO[15] DO[16]=rom_dat0_2_0_15_DO[16] DO[17]=rom_dat0_2_0_15_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57983.9-57992.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0000000007030000001000000000000300108C0100C00080303300000000000033FCFF3FCFF00000"
.param INITVAL_01 "0x000000F0003C000000003FCFF0003000C000C000000000C0000CCFC03C33030C0000003000003000"
.param INITVAL_02 "0x33C000003333CCC33000000CC03CFF0CCF03CCC03CCCC330F0300F03000000C0F000000003000CCC"
.param INITVAL_03 "0x0E0F03B8022A800004C000000030040800C288A23044000000000C20000000021000000000C00CBF"
.param INITVAL_04 "0x0001000000040200F05300C000000000C00000300000000000000030040C0004000000330030C0C0"
.param INITVAL_05 "0x0000F0000C000300000C00410050041000007C03314D705C10030503001403410014000100000000"
.param INITVAL_06 "0x0403C030233000000C000C01000008048000000100C0C00000280033000000000040002800000033"
.param INITVAL_07 "0x010000000100010000000C400040070C40434001000000400100003040330400004001000C010001"
.param INITVAL_08 "0x00003140300C00D00010000D0004000000500010000003500D0C0C3030000C0001000D0001000C40"
.param INITVAL_09 "0x000000003603C032000000000014000000000C6038C0320C00140031000003400000000001400040"
.param INITVAL_0A "0x0000000003080033000E0000000C80000000D00000000000100000000003080303D0000000000050"
.param INITVAL_0B "0x300C03C003300300200820020200202080808000200033000E00010000E0004000E0001000000004"
.param INITVAL_0C "0x00000040000000000000030001000A03010000000000000CDF1C80200401004F017003030CC000C0"
.param INITVAL_0D "0x020000300000003300CC00030000C0030DC03433050000000C00000300100040000030000000F031"
.param INITVAL_0E "0x1103C00000000030000000000000000080320C010000C03000300030000000C20000C00040C04000"
.param INITVAL_0F "0x000B3300E0000C000020000003C0000300000800130CC3C00300C340000330C00000CF0000C00C00"
.param INITVAL_10 "0x28C0C10831310831C0D008008008C0334C10309C0000007C0F048CC0180C000000003330C103D010"
.param INITVAL_11 "0x000000CC0C300342041000C04000800100000030390800000C3000F1C040270C1000603703301000"
.param INITVAL_12 "0x100C00FCCF33C0C0F000030030000C0000000000300030000003000000300CC4C200000000001004"
.param INITVAL_13 "0x0C003330003000C3003F0000F000000000300C04000F003CC0000F010000300003000300C330C030"
.param INITVAL_14 "0x00000000F3000000400100013000000000003CC300C000000C00003200000000800CFC0000000000"
.param INITVAL_15 "0x0C00300030030700000C030000CC3300C000000C00000000003000000000000CC030000000000030"
.param INITVAL_16 "0x034010800000035140030000000000000000F00004037000C200C0000C0000C00000C0000C00CCFC"
.param INITVAL_17 "0x00C0308C030008C000C00000011004000C0000400003030003000003000C0000C0300000C0D0D00C"
.param INITVAL_18 "0x00C0C37003300070000C0C00F000303002D2003C00CF00300400C7C000031F0300F4CC00C0C30C03"
.param INITVAL_19 "0x00004000000000000400000030000010C00010003000003C0000000000000000000003000300000C"
.param INITVAL_1A "0x000000000001400100010000400C0400CC01C0000C4000C00004C0C000D03404400C000C00000001"
.param INITVAL_1B "0x00C0000C0000C0000C000C0000C000000F000001000303140C0C0000000100000020380004D00000"
.param INITVAL_1C "0x300001400B2C8030C80003C80040E0040072000038000004080E02A208B0380AA028C40C00000C00"
.param INITVAL_1D "0x3300000400000300000004030000C00000003030000C00C00030000004130041202C080002C00032"
.param INITVAL_1E "0x000030F028000C000000080CE0000200C000000000020308003002020C2003000000000000000C0C"
.param INITVAL_1F "0x0080003CC0030002382000000288C4120AA030002A0E20282C1108A280F0000E822CAE220A020008"
.param INITVAL_20 "0x00C0000000070000F0000003013000000F3200000003838038038000008002002000000002222080"
.param INITVAL_21 "0x1005415041110001140000055140C02CC0008800300000C0C20040302CB000000040030000013000"
.param INITVAL_22 "0x15055050100145115055004541501404001150500545511404054540145001040140511444105055"
.param INITVAL_23 "0x15015154150541104415150551505015054150441145000400004001045511444154510545110405"
.param INITVAL_24 "0x15414154141541415414114141141415044154451541514415050541541515011150451504015010"
.param INITVAL_25 "0x00450000450100501440140041545115444104010404004451004151104415445014050140415415"
.param INITVAL_26 "0x00000000000000004411010150000014001144000040001054040451040404045044041400005000"
.param INITVAL_27 "0x00411000000000000000000000000014000140000000000000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x1E0781E0781E0781E0781E0781E0781B42D0B42D0B42D0B42D0B42D0B42D0B42D0B42D0000000000"
.param INITVAL_2B "0x21C8721C8721C8721C8721C8721C87248D2348D2348D2348D2348D2348D2348D2348D23E0781E078"
.param INITVAL_2C "0x000000000000000000101105411444150041101100050100501040514455004010101011C8721C87"
.param INITVAL_2D "0x04CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000000000000004000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[4] DO[1]=rom_dat0[5] DO[2]=rom_dat0_2_0_2_DO[2] DO[3]=rom_dat0_2_0_2_DO[3] DO[4]=rom_dat0_2_0_2_DO[4] DO[5]=rom_dat0_2_0_2_DO[5] DO[6]=rom_dat0_2_0_2_DO[6] DO[7]=rom_dat0_2_0_2_DO[7] DO[8]=rom_dat0_2_0_2_DO[8] DO[9]=rom_dat0_2_0_2_DO[9] DO[10]=rom_dat0_2_0_2_DO[10] DO[11]=rom_dat0_2_0_2_DO[11] DO[12]=rom_dat0_2_0_2_DO[12] DO[13]=rom_dat0_2_0_2_DO[13] DO[14]=rom_dat0_2_0_2_DO[14] DO[15]=rom_dat0_2_0_2_DO[15] DO[16]=rom_dat0_2_0_2_DO[16] DO[17]=rom_dat0_2_0_2_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:59036.9-59045.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x2400000009350A321455158AA2A8AB3D06A378691585825457154D000000000092A8AA2A8AA15456"
.param INITVAL_01 "0x2A8761988A268381D459294962881D298220A899190DA2706609866354261A4A626459290BE1589A"
.param INITVAL_02 "0x088AA1E462268A62A4A3224963D8582242D1484D248A4290992A45918C861B8F6248A83A4A90D894"
.param INITVAL_03 "0x2A4692286A2A8A9154D7260EA2A4A72145D2986E384793A8AA2A47A14085150F6278A916C662A496"
.param INITVAL_04 "0x0BCED2A8AA274863649E258D314C540989B14C531402400000198A22A8791989535C5026C4A2A8AA"
.param INITVAL_05 "0x1649A0B468168661A0692585C094D91C06A1D06D264A6198FE164991346616853364761647000000"
.param INITVAL_06 "0x378291149719000008592949602025374E62A8BD2B48A1240216CE92640000814284261546A2F89A"
.param INITVAL_07 "0x12449000093842A29419264E6170A53A4D9278121484027812294192786B2749027812294461E849"
.param INITVAL_08 "0x29419278690BC59384250949E04852100093842A2506619C993989A1646A29455250993842509878"
.param INITVAL_09 "0x048A5064993A8561E04912490024E10A8512649E278D61E855254821E049124E10942400027210AA"
.param INITVAL_0A "0x210AA14499278A72945938C25098783244919C84250900009E048AA144992786919C84250990009E"
.param INITVAL_0B "0x1785E154F917C9E19C9A1E49E1E49E1E4E72786F368A925459384250949E0485219C842509900027"
.param INITVAL_0C "0x31421294281240000000064861E4953E495168AA268B62E4A526846158621785F29C993A87A1985E"
.param INITVAL_0D "0x1400309825128A926C9A0E063374851A8A51E86E194B607C5A188B6258660587829C65214991A466"
.param INITVAL_0E "0x2645A19C61190D93889215826258AA2A0B90E8653B8E72E84B12C72248400248E12C4B1C8F52D0A6"
.param INITVAL_0F "0x0A42917CA51548C1AC2832C522584909C72250BD3908929456134E5264A625836244563D835394A5"
.param INITVAL_10 "0x08824248621FC82250A50A8221208212852254271C8F52D8090908A12038090400001A224242B025"
.param INITVAL_11 "0x0982F0A44A1242F2886528849124220D4E2290E32A4280E0E61A07A250A509C723D4E02942212449"
.param INITVAL_12 "0x3A8672986619849184F62989935475124492644924C45358B209859320991687A2B093280E9124D7"
.param INITVAL_13 "0x148A92685A12406190992D84616090198A12486E09CA62E494264A63A03D1A49A19C9A0E8661989A"
.param INITVAL_14 "0x04000000AA15C951945615455254562A8AA298A60448A24406150A90E42A2A8612E49A1241009056"
.param INITVAL_15 "0x2949A164A61A4E52906B1ECE616866168460D09615455154552685612462154672DC902A8AA2A899"
.param INITVAL_16 "0x0644B094A7294573F841198661904000000068532EC6D2949616449098650986E1544619455168A9"
.param INITVAL_17 "0x118521989615C7B2649D3986D3BC6F194A525CE6194590D85527C95194563A455014991549919499"
.param INITVAL_18 "0x128A61E41A2506E2502B360F5258A51886B2946A134A9164652586A164563AC691A4992585A25866"
.param INITVAL_19 "0x2645E16491000133FC661ACAD2BCFD3586A278592E4AE2D8EB2B8A62A4EB2A4552A8A924425264A6"
.param INITVAL_1A "0x354F51D45B3FC573547F1D47D174FD17CBF3946519C9619CFF1D8AB354B51FCF73F4F5174751F4FF"
.param INITVAL_1B "0x3D0353D0353D0353D03533435334353486D0D4D13ECDD1B4753B4531D42B1DC64028592FCD715C57"
.param INITVAL_1C "0x1D8221E087394C21A4D5398771D49F1D49E1DC5B274992FC5D2A88A258BD2A82A168F72B4353D035"
.param INITVAL_1D "0x264B51FC5A100252CC573D49517C891546A2D8E52349B1948D26C64024720A47917825168B619429"
.param INITVAL_1E "0x37469264651ACA508865094991B8D2258641000000027254EB1546C2785E1D4780945A2A8AA2A499"
.param INITVAL_1F "0x2A4D529890020D7264E530000278BF3DC86378560A4E21E4EB3FC781B4E62A44A264AE1E49E26896"
.param INITVAL_20 "0x1F894230A207CCE1E8B8094211FC3A190E61E41000027254E51E45D27C951645617876158661E4AA"
.param INITVAL_21 "0x248EA26C6A288FE184FE0F8AA308A73E8332DC983B8EE3A88B2B4E3234E23744E3C0FA128171E0B4"
.param INITVAL_22 "0x180BA3842F02CCE3C8BF2ECA63C0AB32C8A2A0882BCEE3E8EB2E8183B06A2A8C33203A2E8092E8BE"
.param INITVAL_23 "0x2B8BE2E0BC2F0BF3E83B3CCAB3C0EF2ACF33C8673E8EB2E83F3C8EF278AA0AC483A8CE0F8AA3308B"
.param INITVAL_24 "0x2A02A2E43A3A4BA2E02B2A43A3A4BA2E82B2BC0A2F0AA278AE2D8BA2A0EE2E0AA2E8AA2E8BF2B8BF"
.param INITVAL_25 "0x3A8A33FCA60ACEE2A8BE3A06B3EC9D2A4A7258A9074AA244A61A42A0286C2E82B0F03C0F0673A8EE"
.param INITVAL_26 "0x380B515455140000882A280DB1BCF607CE23A0BF3B8BF22C540146A04402210410A04426CFE0FCFB"
.param INITVAL_27 "0x1E8A5000000000000000000000900005000050151A8AA2082104410000031CC320886A2A8A82A0AA"
.param INITVAL_28 "0x1208822088274DD374DD38822088220DC771DC771208822088274DD374DD38822088220941D16451"
.param INITVAL_29 "0x1208822088274DD374DD38822088220DC771DC771208822088274DD374DD38822088220DC771DC77"
.param INITVAL_2A "0x318D32E42C1B07904C86318D32E42C1E42C118D324C863B0790E42C118D324C863B0790DC771DC77"
.param INITVAL_2B "0x1B07904C86318D32E42C1B07904C8634C863B0790E42C118D324C863B0790E42C118D32B07904C86"
.param INITVAL_2C "0x0E81124C9324C91140820ACFA2F8AB3ECA23A8BA08892128C22283A3ECEA0ACEA2A8A8218D32E42C"
.param INITVAL_2D "0x03CFA2A8A813000000000000000000000000000000000000170082A0EC100E8100EC120A02B00C10"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000008C80000000000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[6] DO[1]=rom_dat0[7] DO[2]=rom_dat0_2_0_3_DO[2] DO[3]=rom_dat0_2_0_3_DO[3] DO[4]=rom_dat0_2_0_3_DO[4] DO[5]=rom_dat0_2_0_3_DO[5] DO[6]=rom_dat0_2_0_3_DO[6] DO[7]=rom_dat0_2_0_3_DO[7] DO[8]=rom_dat0_2_0_3_DO[8] DO[9]=rom_dat0_2_0_3_DO[9] DO[10]=rom_dat0_2_0_3_DO[10] DO[11]=rom_dat0_2_0_3_DO[11] DO[12]=rom_dat0_2_0_3_DO[12] DO[13]=rom_dat0_2_0_3_DO[13] DO[14]=rom_dat0_2_0_3_DO[14] DO[15]=rom_dat0_2_0_3_DO[15] DO[16]=rom_dat0_2_0_3_DO[16] DO[17]=rom_dat0_2_0_3_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58955.9-58964.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x12088220862885A120A00A00000002200971040620402108810004822088220AC000000000000001"
.param INITVAL_01 "0x0008004065104A4220A01C8490648000C110400400004020810C431028B3070D111804100690A445"
.param INITVAL_02 "0x04400288B939C413785A100E92A42C1103028C0038C40128E0118A40684806CA90A4562185220CC8"
.param INITVAL_03 "0x1401C3B00C0005E02028118971D0D018828000002402C0C00000007088C00005B30C022000100863"
.param INITVAL_04 "0x048B20000000028210C138CAA0A8A22C4CC0888208092088220C4592DC0E2C4C0288A2388AF16C4D"
.param INITVAL_05 "0x0084F2009E204910580E024020C8040209C0A088130710C4A1230C62A83123C0A23081090082208A"
.param INITVAL_06 "0x0A4BA0280A0408822CAC1C0C1218900A038000200004709089208001102208CA21E0912080008005"
.param INITVAL_07 "0x0B8040882C060B00202201019008C00702C104AB08422304AB0200010492308423048B020090142C"
.param INITVAL_08 "0x02000104922E0A4060B80484122C810882C068B0080800406406061018851C82838044060B806406"
.param INITVAL_09 "0x22C080800405C09018AC218420B0182C082000411042901C8A328410182E0101A2E010220B0188C0"
.param INITVAL_0A "0x1A8C020800104421C824068B8064060B8042406238042088C12AC00208001049C2406A32064088C1"
.param INITVAL_0B "0x08C230882C208C30C0CF030C3030C30303030C311800030884068B2068412AC212406238064220B0"
.param INITVAL_0C "0x080921C0B20908822088238482B0482382A00000080200807231C0B08C1B0AC283C0CC07C0F0CC23"
.param INITVAL_0D "0x0282A0641220000100CD29838028CA0107209C330C84102004260013043100C24148B81886427813"
.param INITVAL_0E "0x1980D208B20680A2C0E10AC08000000080029C8222082090AC0088932422090282B00222C2012841"
.param INITVAL_0F "0x248BC2087A088CA248B2288293AC2C2C083088C8208EE1E08B2A8B01985932429328A02A4A20485A"
.param INITVAL_10 "0x2EC8A3249B020E93887824489288E92BC8B0A0B020C221AC862C8E42B82C240220A081388B21E0B8"
.param INITVAL_11 "0x2448A070242B09832C3206C2E088992A8981203A370862889025887388C82C083088B81E0BB2B822"
.param INITVAL_12 "0x0540A144992642C260011446602028098A6190263A820024400442400044214A412028060860B820"
.param INITVAL_13 "0x2200013C0009021040440A4830B842040081A49106869130A819071058A80504100865294390E425"
.param INITVAL_14 "0x02088288F60004A0E00B220A21202800000004F32086C1202928800290B0000020804F2900824021"
.param INITVAL_15 "0x14045010510501016014010910141101C81008412A8202080019C29218902A8880A0620000000004"
.param INITVAL_16 "0x018060C81A14000284222441924808220882BC22118301C863098A42648826419008A92488001CF4"
.param INITVAL_17 "0x0048126CC92000411860064920681A240F210011048A4224281284A268010500022844200640404C"
.param INITVAL_18 "0x0BCC1038272A0931881E00882184780241E3E09F2207E0981810C1F210A90783C270441048410413"
.param INITVAL_19 "0x1900B0B04A0880A028B120852160A02840118C2C130091240215450058021508800000100B21B001"
.param INITVAL_1A "0x200A00A8A420000088A00A88A2A88A02868268120E0CB068202A40E000E8020A0000000A0A20A020"
.param INITVAL_1B "0x080AA2082A2082A2082A28800028000043A000022982024828240A228816288120B0041000000802"
.param INITVAL_1C "0x0248828828240230C020204080804000069020861086410088144400802011400200801608002000"
.param INITVAL_1D "0x190022A885020B01A8AA2A862020C608080084981A8622606A18892090830108420C1208001040B0"
.param INITVAL_1E "0x0A80201832058F02641A2C84C260A30849008888220B038014208B830C81020A6248000000000046"
.param INITVAL_1F "0x00028004CA298AA390100882830CCA080C002481000B30303C2880E000B8008010000B030C130000"
.param INITVAL_20 "0x0142A0A859280A809000068BA2282506093010020A0B032032030801A8E02308B0842922433030C0"
.param INITVAL_21 "0x14445154441500005000000451445A35C2A16C0022088244E500010110F90B88900887010280304A"
.param INITVAL_22 "0x15055114101145515444144151504514405144401545414040144500144000001154551544514414"
.param INITVAL_23 "0x10044154551544411411154551504505455154550545001044010000441515444154550545405445"
.param INITVAL_24 "0x14415044151545504415144151445515455054451545115055154151505505055054550545510055"
.param INITVAL_25 "0x01440004540401405401100551440100400050000140000004100141145505055054150544514455"
.param INITVAL_26 "0x1B485154551545500005150040000510001154000540001010114100501501405040501400110000"
.param INITVAL_27 "0x11045100000000000000000000000010000100000000002CBB2CC3B0CC320A8220882E2A8AB2A49E"
.param INITVAL_28 "0x2503E2503E2046B3046B3046B3046B3ACC11ACC11ACC11ACC11F8940F8940F8940F8940145114455"
.param INITVAL_29 "0x0F8940F8940ACC11ACC11ACC11ACC11046B3046B3046B3046B3503E2503E2503E2503E2503E2503E"
.param INITVAL_2A "0x0DC771DC77174DD374DD32088220882208822088274DD374DD3DC771DC7718822088220F8940F894"
.param INITVAL_2B "0x0DC771DC77174DD374DD32088220882208822088274DD374DD3DC771DC7718822088220882208822"
.param INITVAL_2C "0x0FC3C3F8A91500114455154511541414455140540045110051010151445500044040400882208822"
.param INITVAL_2D "0x13CFA2A8AA314000040000400004000040000400004000042A0A8160F03C0A42B0581500C1705802"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000004CC0000010000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[8] DO[1]=rom_dat0[9] DO[2]=rom_dat0_2_0_4_DO[2] DO[3]=rom_dat0_2_0_4_DO[3] DO[4]=rom_dat0_2_0_4_DO[4] DO[5]=rom_dat0_2_0_4_DO[5] DO[6]=rom_dat0_2_0_4_DO[6] DO[7]=rom_dat0_2_0_4_DO[7] DO[8]=rom_dat0_2_0_4_DO[8] DO[9]=rom_dat0_2_0_4_DO[9] DO[10]=rom_dat0_2_0_4_DO[10] DO[11]=rom_dat0_2_0_4_DO[11] DO[12]=rom_dat0_2_0_4_DO[12] DO[13]=rom_dat0_2_0_4_DO[13] DO[14]=rom_dat0_2_0_4_DO[14] DO[15]=rom_dat0_2_0_4_DO[15] DO[16]=rom_dat0_2_0_4_DO[16] DO[17]=rom_dat0_2_0_4_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58874.9-58883.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0540F294032FC8002CBB320880A8223D4C005041150920A4541541F280FA17C81088220882200000"
.param INITVAL_01 "0x220020100A04002140D108020030E00086610822194A2078EA0104228C00220AA0844A00080200A8"
.param INITVAL_02 "0x2A088320C00C80A00C80288803F0022A8800C00020000000B202008000AC208C0000280000800090"
.param INITVAL_03 "0x220410C822020033285200CE0000052F890230EC394311208A02450168000000C050290640408C2C"
.param INITVAL_04 "0x00C8D208222541234414010AB16CBA3101111C671E4C73A4401182C3005B018043CCDF0ECD222032"
.param INITVAL_05 "0x1CC12114A2340C41ACC30F0540146114042150C5084042104408813370860A097084500C4503E850"
.param INITVAL_06 "0x158CE3B4BB11CA5000C128C18188C33648022095214000C4000202100494010D7214C60246200810"
.param INITVAL_07 "0x1C49125001130C0218582444C1502510451050DC25040058CC29841050C305410050CC2185C14041"
.param INITVAL_08 "0x21851050C3228B113CC613C1437064150011B4C2264201143113030388C0014AF06431138C613053"
.param INITVAL_09 "0x37086120111006416C7214C140044D32064204140509C148070583814C712444C31846140050CC0A"
.param INITVAL_0A "0x2DC0A190810500F014A11B8C6130531C4993143B06419100143700A19081050C1114B70943110014"
.param INITVAL_0B "0x15054168511941411410144141441414445050400E08906851134C9134163709431437064B114005"
.param INITVAL_0C "0x164EF018491C4503E85006CBC3C48D34C212E0882C0A202405060941604C15051014111005011054"
.param INITVAL_0D "0x154430B8E41282104CB8164CB27C2B308052C06E014BE3D0F2330140D04437079210CF0BC3B30C44"
.param INITVAL_0E "0x0CC7201CC63BC53310063E0642882A08C913C0CF338CF2C0F218C5C05054000BC3C8631705903400"
.param INITVAL_0F "0x100E1194012BC1F00CC03CC5C230511185805C160901B018BE3ECEF0EC8C0C0C205C8C330FB22CAE"
.param INITVAL_10 "0x3B8EF0504C1581C09401100CE2CC303C014064C616059038D3314323C4733147E240102ECC50BCC1"
.param INITVAL_11 "0x330CC10C523C44601045030F2148CE330C20B8AA004620A88A28CB00140531858164210246C2C050"
.param INITVAL_12 "0x1004B200E83A0F223C50008323F42B2CCB208CB20A8F11C0143107114C99360000BC3F22CCB3C475"
.param INITVAL_13 "0x37821040481C40413C111E0B81CC101008D2F0C63B43C088F72C42C188EF2041013C382C0882B002"
.param INITVAL_14 "0x140FA1008B040A7024841682C2C49E0A08209084310120440230CA11C40A028852E4181C45000442"
.param INITVAL_15 "0x2003000C023804408CC1044CC3C000000F03FCBE3ACEB01485060543CCEC244ED030BB2208A08811"
.param INITVAL_16 "0x1C4D0328A20B0F1170D4030CA214503E85006016064012140C144800A0033A046030022A8B402080"
.param INITVAL_17 "0x3707421014200F32C823328841100C1BC850C406330031F0C001400020F022CBF14033200211143B"
.param INITVAL_18 "0x1082414CF037CC60588938C7E2B027238C3214401702114441070C8144400040110C002F0020506E"
.param INITVAL_19 "0x084EC104192501203CC638C0F030C12A0220D0410048C2F023080020880B004682A081044050C084"
.param INITVAL_1A "0x3FCBF3E8A125CFD3A8B73E89A3FCDF3FC30330272341010C043008204C8C2DCAC30C443BCCE0C4F3"
.param INITVAL_1B "0x2F8FF3ECFF3BCBF3ECFF3ECAA2BCAA2E06F3FCDE184E72A80F21CFB3DC83258C5108D30745626CFE"
.param INITVAL_1C "0x158EC3EC2F314401245821056264162589C158E3054B1054DF220380B837080E02E0DF03CEA2F8EA"
.param INITVAL_1D "0x0CC2B3FCE81402D0547F3F4AB368023C422090CD0A8322342A0C88402CF408CFB3702F0283411409"
.param INITVAL_1E "0x150212484528C062300511411130D8250C4150FA140050646904480050562246B3A0C82288808413"
.param INITVAL_1F "0x224502108F3CCF7044451A4400501A254061F05818CC0144412A45219CEE08CDA0CC8C1441606824"
.param INITVAL_20 "0x2E0BF0FC0E3AC9C3C01133CEC1A43033CC41445E24005058452446623C1928468170F41784414408"
.param INITVAL_21 "0x1C03E0E0A72B45539C55004800000F3C8EF03CB33B0EC3001003CE30C06435CE815CF01C87F3E8BB"
.param INITVAL_22 "0x000FC19412230A20A885200250A0442304111C00380071705C040080302C00001164E93204501857"
.param INITVAL_23 "0x000A73248A22839154160A0800A0BA0D42A0A4CD2C090000C8018000ECB123084008400706908C8D"
.param INITVAL_24 "0x11415354170882535C373941409404258D520881028AD010012C8142241A050BA0144901466000A6"
.param INITVAL_25 "0x1D002280820900B034442C0150143430CCD07CC30F0FC0CC0330C3233045048C10280A0283928C11"
.param INITVAL_26 "0x040090E483260390C8133B431354503D45117C55138D5134EC14CE213C11144CD0440C3545434456"
.param INITVAL_27 "0x3C86300000000000000000000008AA20455100000000000411044110441104411044162A8A92A4BA"
.param INITVAL_28 "0x25455100000FCFF3A8AA25455100000FCFF3A8AA25455100000FCFF3A8AA25455100000FCFF3FCFF"
.param INITVAL_29 "0x30000054551A8AA2FCFF30000054551A8AA2FCFF30000054551A8AA2FCFF30000054551FCFF3A8AA"
.param INITVAL_2A "0x10441104411044110441104411044115014050140501405014050140501405014050140A8AA2FCFF"
.param INITVAL_2B "0x2F8BE2F8BE2F8BE2F8BE2F8BE2F8BE2ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3044110441"
.param INITVAL_2C "0x05016000000000228CDF1B8923A82C3003604C80080911045100007108FD00078080800F8BE2F8BE"
.param INITVAL_2D "0x13CF00000020800000000000000000000000000000000000290A42A05C1705C1405C14054280A42A"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000000060000010000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[10] DO[1]=rom_dat0[11] DO[2]=rom_dat0_2_0_5_DO[2] DO[3]=rom_dat0_2_0_5_DO[3] DO[4]=rom_dat0_2_0_5_DO[4] DO[5]=rom_dat0_2_0_5_DO[5] DO[6]=rom_dat0_2_0_5_DO[6] DO[7]=rom_dat0_2_0_5_DO[7] DO[8]=rom_dat0_2_0_5_DO[8] DO[9]=rom_dat0_2_0_5_DO[9] DO[10]=rom_dat0_2_0_5_DO[10] DO[11]=rom_dat0_2_0_5_DO[11] DO[12]=rom_dat0_2_0_5_DO[12] DO[13]=rom_dat0_2_0_5_DO[13] DO[14]=rom_dat0_2_0_5_DO[14] DO[15]=rom_dat0_2_0_5_DO[15] DO[16]=rom_dat0_2_0_5_DO[16] DO[17]=rom_dat0_2_0_5_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58793.9-58802.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x03CFA2A859154FA288BB07016018F43C4400504915051354541400F3E85514000014AF014AF00000"
.param INITVAL_01 "0x140A8210AD048AB3FCA20A8381C03A16CB821037268FD18C0E1D05B3E095334DF3C897028E93A8B8"
.param INITVAL_02 "0x15050088181080C1C07A0CC68000AF1ECDA220AA2A01A028C3018AD1E830320280A47A208462A01A"
.param INITVAL_03 "0x214411645110492268A63747030405368A51504519851130162F41015400000040505D1647010417"
.param INITVAL_04 "0x1388A0D45A358141041405055154551101115455154422A894110441005911815154552745131013"
.param INITVAL_05 "0x144161147D140441744D05014114501444115454084042109A3881115C8639095384551405F2A8A4"
.param INITVAL_06 "0x1546D15455008AA1485119415144452A887304A9190001405315444040A91105531445168B5258C0"
.param INITVAL_07 "0x244502A4411944C1546D0046405014104510585415014050543945C0584105404050543D41416001"
.param INITVAL_08 "0x1546005841194511944519416190540A441158413544501491110101844E19455054D11984511059"
.param INITVAL_09 "0x190E5164C1180541645116409104561385527016050A414859054D4164911446511442294052543C"
.param INITVAL_0A "0x16407154140580501451194451905924452114990540A25016190C71541405841114950549025015"
.param INITVAL_0B "0x150541545115414114101441414414144450504407014054611D4451D4161505611499054D029405"
.param INITVAL_0C "0x1544511445140FF2A8A5064541447A2B4262B01416CE614005050541507416056014111805011054"
.param INITVAL_0D "0x058911585925C04084161645519495108051407B1145B1BC621D0250B4471E06119C651541112448"
.param INITVAL_0E "0x05452114462D455114151505839C0B1742814C451DC45040511445405029104541445115055354C4"
.param INITVAL_0F "0x1146115405154151C441144541505111454154151D41D0145515445164B4390560589B15055154B5"
.param INITVAL_10 "0x19075050841541409405100572541416054164451505525C5111413144551086A294200744501445"
.param INITVAL_11 "0x1D0452085314445210450949215875154471D4452047517467194520541511454154450245524455"
.param INITVAL_12 "0x14C55320641505B1145A1E0990F4B514451164DD15459160141D0501449D120500D4D50544D14455"
.param INITVAL_13 "0x1905006055040441141105454144041D0541504515434154D534434154551C410154D41404415026"
.param INITVAL_14 "0x27CAA250171946A31454154E9198A41646F000C41545101446154EC1400739C55060241409501497"
.param INITVAL_15 "0x1145C154C718489294A218C6917044148A41545601CFC2945B0405C2A8692D8470DC593046B014C0"
.param INITVAL_16 "0x144931145D2945515C951944510C7F2A8A50F05509C5E3141815477310F61D0CD364761545D16CF1"
.param INITVAL_17 "0x250641341415451164151D4492F4653544527C6F11459150552D43519C5415456154D91541111496"
.param INITVAL_18 "0x00C101745235445154450404524C1410C05334481543314C551584C154D411CE1104331507105055"
.param INITVAL_19 "0x37454144092A452154441049501469150413505104406050412C48404841238A92C46C0140524450"
.param INITVAL_1A "0x1545515451154551545515455154551541A118A515414124A61A002164A515455154661546516459"
.param INITVAL_1B "0x1445511415144551141515455154551507515455174551D4A511455154451544110C410545515455"
.param INITVAL_1C "0x05444144151044411455140551541515414154510549105455010550505504454144550105511415"
.param INITVAL_1D "0x0441515458094051545515495154011585014C45154111145504441134540545D15005178D010405"
.param INITVAL_1E "0x1646E108851B4051D0DE1142119064150831FCAA29405054473B88C050561E8AE1A49C058C631011"
.param INITVAL_1F "0x1B4552C05514459044411A89105015154151549B2544014441154521545510464144141441508CA5"
.param INITVAL_20 "0x1505505415154561481D0D46615493194481409A29405054451445535415184581649929C8414401"
.param INITVAL_21 "0x0CCCC000300FCFF268FF0E0041801514C55014991586710010214592487515454154531485517455"
.param INITVAL_22 "0x0303F1541A0103003CC4000F503074240C71CCB0000782449616C002800000083268590EC0604064"
.param INITVAL_23 "0x120243080300C400341003005030E33D40F03C1111010000000B8000EC301C004100910045001C00"
.param INITVAL_24 "0x1C825044140000504C340341403405390F5140CE10CFA1DC41330D43489C350FD0AC5D0AC6612026"
.param INITVAL_25 "0x144B020CF0030102D841020211282F3FCCB3BCC20B0FC088033083133456284DD00C0300C2033C23"
.param INITVAL_26 "0x00005100640184000C333F4242FCF33BCF137CFF320BF3288828CA4208221848E0C80807CFC2CCFE"
.param INITVAL_27 "0x294B3000000000000000000000000000000004500800800C330CC330CC330CC330CC333FCF00F0FF"
.param INITVAL_28 "0x3FCFF3FCFF3A8AA2A8AA2A8AA2A8AA25455154551545515455100000000000000000000A8AA2A8AA"
.param INITVAL_29 "0x3FCFF3FCFF3A8AA2A8AA2A8AA2A8AA25455154551545515455100000000000000000000FCFF3FCFF"
.param INITVAL_2A "0x0FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCFF3FCFF"
.param INITVAL_2B "0x0FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA25440"
.param INITVAL_2C "0x05C1700000000000081C1B8023802C30046000840CCD3000500101D2C0010084333C3C3FCEA25440"
.param INITVAL_2D "0x23CF51545531400000000000000000000000000000000000290A4290AC280AC280A0290A01705C17"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000000000000020000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[12] DO[1]=rom_dat0[13] DO[2]=rom_dat0_2_0_6_DO[2] DO[3]=rom_dat0_2_0_6_DO[3] DO[4]=rom_dat0_2_0_6_DO[4] DO[5]=rom_dat0_2_0_6_DO[5] DO[6]=rom_dat0_2_0_6_DO[6] DO[7]=rom_dat0_2_0_6_DO[7] DO[8]=rom_dat0_2_0_6_DO[8] DO[9]=rom_dat0_2_0_6_DO[9] DO[10]=rom_dat0_2_0_6_DO[10] DO[11]=rom_dat0_2_0_6_DO[11] DO[12]=rom_dat0_2_0_6_DO[12] DO[13]=rom_dat0_2_0_6_DO[13] DO[14]=rom_dat0_2_0_6_DO[14] DO[15]=rom_dat0_2_0_6_DO[15] DO[16]=rom_dat0_2_0_6_DO[16] DO[17]=rom_dat0_2_0_6_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58712.9-58721.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x028AA2A8A40481038000008AA2A8A80480111C2000C0A020010000A2A8AA2A8A02A8AA2A8AA00000"
.param INITVAL_01 "0x2A8060C8A13240E00008340C326081284982E880088122086320C11040810004200000388360C808"
.param INITVAL_02 "0x22CAA0243B1F4E13A0803A0B134C020A08102C21020E2388483BC3F000E2034D3224280B07821002"
.param INITVAL_03 "0x0EC3C1880E2A84C00080110030F0C0180082882A240080A8AA2A003028D0004D3208A8020202A0C0"
.param INITVAL_04 "0x200102A8AA200A22304330C92008500CCCA10802140022A8AA0C4030C4040C091258401000D0CCCD"
.param INITVAL_05 "0x0000408400000300402420402240040281A00828310D304C010104F0001101400010010100A2A8AA"
.param INITVAL_06 "0x0041008081008AA2A4040404129880000922A8882801C080A9028A8300AA2A0821A0810002A2A883"
.param INITVAL_07 "0x090202A8A40009A2808821001008600D008300090202A1000928088100391000A100092802100024"
.param INITVAL_08 "0x28088100382004C00090200C0024080A8A40009A208220400C0C8C703004000001084C0009020C00"
.param INITVAL_09 "0x024A02208413C03040240800A29000268082204431C03044001002B000240B000240822A8900086A"
.param INITVAL_0A "0x0086A02088110203800C10C9020C10390200C0021080A2A840024AA02088110380C002108002A840"
.param INITVAL_0B "0x0140500054014450444D05045050450505111422128A82000C10080240C4020080C402008002A890"
.param INITVAL_0C "0x084901009A080AA2A8AA210420104029000028AA22882220C001C230000001005004441241D04405"
.param INITVAL_0D "0x028AA2C4900A8A8300440000000400038C007009000600000E04801104100000210010000040D030"
.param INITVAL_0E "0x000C4030080303012009330A2208AA2A8A82840008820238200801B0202A290AA080200640030820"
.param INITVAL_0F "0x22080014F000002040B008008100202001820840088243C000300450000310C05120001008118003"
.param INITVAL_10 "0x224A202C38040EB008C02E8AA0A8E809008200800640000CAC2082E0880E2082A2A8831A08238880"
.param INITVAL_11 "0x200002C02E080B03A0002A8200A0892040A188080C0A6228120180D00820200180003A300BA08028"
.param INITVAL_12 "0x004201CC2308C040C000180483001001C04100041C00010032000003200001C0E388882682008010"
.param INITVAL_13 "0x308A83C0CA080A00700C080013080A304A40CC01000C011000000D00500000000080C320C0304080"
.param INITVAL_14 "0x228AA2A8D8030C000030000130000E2A8AA28C4120062020A1300A82808A2A8282A0C40808A24000"
.param INITVAL_15 "0x1E83728C7937832048DC2300E32CBB28408218B20000000000300010100200021244382A8AA2A880"
.param INITVAL_16 "0x2F4202C08211C780342B030D00082A2A8AA2100001020000C3000E424C0024C010C0E10CC211D00E"
.param INITVAL_17 "0x0BC0B0C0030582D010C81400004000074000C01037474000D7134453305D244DC2B03305C4D1D430"
.param INITVAL_18 "0x0906001001000011000400000200100003000034000D00300C030F4010370C0000CCCC1DC0E35CCC"
.param INITVAL_19 "0x20000000082A889250000AC1C1245400C2830000340AC1CC6B044422006B050002A8A8020B0110A0"
.param INITVAL_1A "0x17C1735C500C0C504CC401CD01F0101F0D50C010080000C49500CA22544103C340C0A51246509054"
.param INITVAL_1B "0x0108701087010870108700487004870001121C0004001380001C05411400004022B80C00C303147C"
.param INITVAL_1C "0x080AA068A0380AB0A08008C21014C9014D20943C22080030310E06A208A0384AA028820C48701087"
.param INITVAL_1D "0x33085130D00A8900E05433400004D40102A24830084C81C021320422901B1901403C50128B0000A8"
.param INITVAL_1E "0x200282303001C40220042C0CC0780B20C020A8AA2A8A0310860003120C09180062100A2A8AA2A00C"
.param INITVAL_1F "0x2A08028CCA2B813330A00A8AA22CC30CCA2224042A0B6020BC0CC3A0A0B22A029220AA0B08822882"
.param INITVAL_20 "0x32CB220808220220B80A2309802081378B20808A2A8A2204A01A019000C00300300C03004320B0AA"
.param INITVAL_21 "0x288AB238EB3A8FF1A4FE0B8FE3C0CF284880688A288220E0612000A19C880EC20328010883000802"
.param INITVAL_22 "0x2A0962E82F128E32ECAA3382B2E0F83B88A2A0403ACEA2B4AB2A8A03B888238F2380F21088E0ECAA"
.param INITVAL_23 "0x3BCCA2B8EE3B8EE3A82B2E0EF2E09F3A8BA2E4FA3E8E33F87F3C0FF208EA3B8C83ACA20B8AE278CA"
.param INITVAL_24 "0x2A82A3A82A2EC3A3A82B2E8283E83B2ECAA3AC8B2B8E72ECAE3FCE82F0AF3A0AA2A8BA2A88B3BCCB"
.param INITVAL_25 "0x2EC433E8A808CFC2AC3F320FA2B89B154A63A8690685A244A91A42A22CBA2A8BA0B82E0B81F3F82A"
.param INITVAL_26 "0x2A8AF3FC00000000C8222A89F1BCFE27CE32A8BF3907F200542304A0D42A23440000D43ACFE1ACF8"
.param INITVAL_27 "0x2B8A000000000000000000000010000500005005128AA28000000000000000000000091545A25855"
.param INITVAL_28 "0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E4390A8AA2A8AA"
.param INITVAL_29 "0x218C6318C63E4390E4390B06C1B06C14C9324C93218C6318C63E4390E4390B06C1B06C118C6318C6"
.param INITVAL_2A "0x3C4B12C4B12384E1384E16C1B06C1B090E4390E43C4B12C4B12384E1384E16C1B06C1B04C9324C93"
.param INITVAL_2B "0x3C4B12C4B12384E1384E16C1B06C1B090E4390E43C4B12C4B12384E1384E16C1B06C1B090E4390E4"
.param INITVAL_2C "0x000000000000000000E322CE82FC8A2A8FB3ACFE088A2238A22383A28CEE08CB222828290E4390E4"
.param INITVAL_2D "0x03CF0000000280000000000000000000000000000000000001004000000100001004010040000000"
.param INITVAL_2E "0x000000000000000000000000000000000000000000000000000000000000000000040F0000000000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[14] DO[1]=rom_dat0[15] DO[2]=rom_dat0_2_0_7_DO[2] DO[3]=rom_dat0_2_0_7_DO[3] DO[4]=rom_dat0_2_0_7_DO[4] DO[5]=rom_dat0_2_0_7_DO[5] DO[6]=rom_dat0_2_0_7_DO[6] DO[7]=rom_dat0_2_0_7_DO[7] DO[8]=rom_dat0_2_0_7_DO[8] DO[9]=rom_dat0_2_0_7_DO[9] DO[10]=rom_dat0_2_0_7_DO[10] DO[11]=rom_dat0_2_0_7_DO[11] DO[12]=rom_dat0_2_0_7_DO[12] DO[13]=rom_dat0_2_0_7_DO[13] DO[14]=rom_dat0_2_0_7_DO[14] DO[15]=rom_dat0_2_0_7_DO[15] DO[16]=rom_dat0_2_0_7_DO[16] DO[17]=rom_dat0_2_0_7_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58631.9-58640.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x20000000042A8AE1A02000000000000002000C0200C0001800000000000000004000000000000000"
.param INITVAL_01 "0x0002A2C8EA328E600008388CB2880A080000E888000822282128C232A0A2020A120008388B10E48E"
.param INITVAL_02 "0x22CAA0A8BB2F8E2370EE1A07A32C200103802408028E23A8A839CBD2B8620B8CB2A8B72B0B208802"
.param INITVAL_03 "0x0E03020000000000000202C0003001280002882201890100000001308010000600100220402000E0"
.param INITVAL_04 "0x0544400000010281300708CE701CA110C0301C070946000000008A700018200121ECA52A8130C0C0"
.param INITVAL_05 "0x000AA3002B2A0B20A42A2000400040040000A804308CB00CA00000F2C0080002C100932001000000"
.param INITVAL_06 "0x1984A028200800000820000282A80019040000140109E0200020440320000088802000208000500B"
.param INITVAL_07 "0x00028000001B0000008200070010001C042318C000800018C00002001C3801080018C00002805800"
.param INITVAL_08 "0x0002001C322088C1B000080C630002000001B00000008004CC1E8EB038A0080000088C1B00028C1B"
.param INITVAL_09 "0x300000080017C0306C00020800006C000000800531C43068880082306C000306C00020000012C000"
.param INITVAL_0A "0x2C00000020014A03200C1B00008C1B000080C4B00008000006300000002001C300C4B00008800006"
.param INITVAL_0B "0x0100408050214040040C04004040040404101005200003080C1B0000C0C6300020C4B00008800001"
.param INITVAL_0C "0x2800C0000202000000000283024008168A82000008008000C808C030002401085004001301C00004"
.param INITVAL_0D "0x020010E020080003080A32426028100B8C807084020101140E0B0200040010092000282C0082C830"
.param INITVAL_0E "0x00048298000B41210002110000800000010268AA08820238A00A01B00800000262802806002308A0"
.param INITVAL_0F "0x00020214FA000380203B020002A0000009008002220883E0023E854220E322CE80008A188A2148B1"
.param INITVAL_10 "0x0880800CF0060C3080C80CC03200C02208008000240082A40E0008C200CC0800000003208003E008"
.param INITVAL_11 "0x288600C00C20030300020CC82000220A820120283C00A008202C00E0800800090020903203320800"
.param INITVAL_12 "0x028201CC9B26C180D0810C4EE3003006C18000182F8101088E308080EC0800C9E388202E82608020"
.param INITVAL_13 "0x33000358400A00201C8C0480312080380042DCA8380EA280AB020E222CE002082080C322C2300882"
.param INITVAL_14 "0x000000006C010E0228900A8332208C0000000C60210482080230C002600000008040C62A00000422"
.param INITVAL_15 "0x0D41314434134311284C1380713C77140B4000D10000000000390282C80C00009044B10000000008"
.param INITVAL_16 "0x274A00E0210141420CAB2104008080000000102E00018108C32204A20C8820C08248C804C110500D"
.param INITVAL_17 "0x29C2B0E40B0440C000C400000028B821C420C01833CB8180F1210EE19044104462B8110440D0D012"
.param INITVAL_18 "0x00002088C82AC2008C62008801008802034120B42E0D20B82C030F4220BF2D0102CCCC07C2C34C44"
.param INITVAL_19 "0x3002820082000033680000C0C234B020C00320823C80C0ECC300800000410A088000002003000002"
.param INITVAL_1A "0x30C30368C824055088640A85829818090EC2E0000C8202CCE128C01104090A49402C501F49B07090"
.param INITVAL_1B "0x1D4AB354AB354AB354AB35C2115C21118C70844606003368001D0CE2C466204200300C2041C13C0C"
.param INITVAL_1C "0x04800240082C0430C04820C13084C50185305414310C8250912E82A208803A0AA028002F42117421"
.param INITVAL_1D "0x3B02B2F0F2000002E8BB33C2000CD2030000CC382A8EA2E0AA3A8A0020131201802C603002208030"
.param INITVAL_1E "0x10802038302A4282A8002E0CC0980302C200000000031300612003931C040602A2B800000000008E"
.param INITVAL_1F "0x0004200CC0038293B0701000031CE0084E21080C2A0370707E0081E0903A2A028220A3078C430020"
.param INITVAL_20 "0x10C380E0A2080220382023828200881983306000000313247017096228C2038032AC230003B070C0"
.param INITVAL_21 "0x1445505045150001540005454148EF020882B08A088220C8822000000C220CC22008080087800000"
.param INITVAL_22 "0x01055154101105105045100550504405005154501444515404144041101400001144011444505455"
.param INITVAL_23 "0x10045114451145105415050450505405415054551505000040050000445115044104510545505445"
.param INITVAL_24 "0x15415154150441515415154141541515455144451141511045044141545105055054550544010040"
.param INITVAL_25 "0x11450004510501505441140151141515405000410405004401104111145404455014050141404411"
.param INITVAL_26 "0x00000000551545504001150141000114001154000040001054104450141100445050141400004000"
.param INITVAL_27 "0x01411000000000000000000000000010000100000800000411044110441104411044100000000000"
.param INITVAL_28 "0x1A8BF300151A8BF300151A8BF300151FCEA254400FCEA254400FCEA254400FCEA254400000000000"
.param INITVAL_29 "0x300151A8BF300151A8BF300151A8BF354400FCEA254400FCEA254400FCEA254400FCEA2A8BF30015"
.param INITVAL_2A "0x1502B3F8811502B3F8811502B3F8811047E2ACD40047E2ACD40047E2ACD40047E2ACD4000151A8BF"
.param INITVAL_2B "0x3F8811502B3F8811502B3F8811502B3ACD40047E2ACD40047E2ACD40047E2ACD40047E2502B3F881"
.param INITVAL_2C "0x05014000000000000455100500140010054144140045111451010151145500415154541F8811502B"
.param INITVAL_2D "0x13CF5154551000000000000000000000000000000000000014050140501405014050140501405014"
.param INITVAL_2E "0x0000000000000000000000000000000000000000000000000000000000000000000C000000010000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[16] DO[1]=rom_dat0[17] DO[2]=rom_dat0_2_0_8_DO[2] DO[3]=rom_dat0_2_0_8_DO[3] DO[4]=rom_dat0_2_0_8_DO[4] DO[5]=rom_dat0_2_0_8_DO[5] DO[6]=rom_dat0_2_0_8_DO[6] DO[7]=rom_dat0_2_0_8_DO[7] DO[8]=rom_dat0_2_0_8_DO[8] DO[9]=rom_dat0_2_0_8_DO[9] DO[10]=rom_dat0_2_0_8_DO[10] DO[11]=rom_dat0_2_0_8_DO[11] DO[12]=rom_dat0_2_0_8_DO[12] DO[13]=rom_dat0_2_0_8_DO[13] DO[14]=rom_dat0_2_0_8_DO[14] DO[15]=rom_dat0_2_0_8_DO[15] DO[16]=rom_dat0_2_0_8_DO[16] DO[17]=rom_dat0_2_0_8_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58550.9-58559.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x054551545C2FC810E03300455154540146014C5504C9618411118151545515451154551545500000"
.param INITVAL_01 "0x000230CC383301B0000C300E33CC082C4992FCC0098AB32C3039C00200E002002000003CC0E00808"
.param INITVAL_02 "0x2AC000B00F330FA130812F8833CC082380803C08038F33CCFE3F008004B320C33330001C83008813"
.param INITVAL_03 "0x0C47034411154100080303C5413004300003CCFB04CC1014551544301400000300405615054150EE"
.param INITVAL_04 "0x1000215455144750701300CE701CB110C0311C671D4451545500CF710040004070FCD537C530D0D0"
.param INITVAL_05 "0x014253646B3B0F40F41F3A051110111140105411388CF23C46008031D00A0008D004430044515455"
.param INITVAL_06 "0x04C7A3F8741145515003300263EC0804401154411440F00454010153045514CE4134000245510453"
.param INITVAL_07 "0x14401154510F4451501514430144150C41034CD40405504CD41501504C3C0441504CD41507410051"
.param INITVAL_08 "0x1505504C3B2D4CD0F444000D335040154510F44514055110CD0FCFF038FF380010404D0F44404C4F"
.param INITVAL_09 "0x350540545103C5313C50100151443D114411541034C03134040808313C510743D11045154443D415"
.param INITVAL_0A "0x3D41510455040303184D0F04400C4F044000D0F50401515413350551045504C310D0F50100115413"
.param INITVAL_0B "0x1004014001100100100C10010100101040404000314553440D0F4410C0D3350100D0F50400115444"
.param INITVAL_0C "0x0C47C13447344551545513CF230C4D03CE01545511441114C105C571503410010010010704C00040"
.param INITVAL_0D "0x134541FC9E19455378F51DC2F10CB0030CD030FC010FF00C4C0C8413D44F300C41C03F2C00F3DC74"
.param INITVAL_0E "0x110C10DC440F4570140611051154551544530CFF0CC30330C11340301055140703044D0005130060"
.param INITVAL_0F "0x11041100F11487D0707F0701430010110041C400054583D44B3AC3F220E30CC21070CC0DCFB088B3"
.param INITVAL_10 "0x1DC5D01C74110D7084C01DC5405414340041C044010013F45F104DD344CD114551544335C4133440"
.param INITVAL_11 "0x0CC301CC1D34074150001D892050771F02F2F8283C072338233DC0C0041C11004004153207404014"
.param INITVAL_12 "0x084300CCFF3FC3C0FCE3180EF200230FC3C2203C2ACFD05007184110748415C0C3C0FC3B00F00074"
.param INITVAL_13 "0x3145531C55144500F40C0CC03174153D4553DCCF3D4FC3F8F5240FC3F8D4280040C0C730C3308071"
.param INITVAL_14 "0x154551542D040161241826002328591545515C711005D0505331455304451545D114C70045514017"
.param INITVAL_15 "0x3C0CF030F30F03C3C03D07C723EC3300CF33F4FE00000000003D8D71743512450100F51545515451"
.param INITVAL_16 "0x034011E061130C0104000CC3301455154551181807035184C7060100CC900CCC410013088F001CFC"
.param INITVAL_17 "0x00C030D487000CC330C30CC07100011F061310430C0043DC03170003B0C216C30000CC000CD1D4CC"
.param INITVAL_18 "0x144141FCD33744A254493B478118272D871190761E0D90740030C36100431C0181F0CC3CCCD35C73"
.param INITVAL_19 "0x22030248161544632C0A05C7E230A021C15300923845D3ECBD348831C03D39CA5154550507000454"
.param INITVAL_1A "0x3FCFF368912E0F5288670E8583DC5C3DCE83E0201C0242C82030C57144B823CF0320441F0F30E083"
.param INITVAL_1B "0x2FCEF3ECEF3BCEF3ECEF3ECAA2ECAA2F0DF3BCD611CC5108110ECDE3D4C12C0451745C0781D23CFF"
.param INITVAL_1C "0x11CD53547C2D4170D41615C45054D10545311814344C1050D11F0FF30CC43CCFF03C1D0FCAA2FCAA"
.param INITVAL_1D "0x3FC8F3F0F41547D150FF33C68010CE018551147D28CF83F4A33E0C517C1707C1F02C3C1546401075"
.param INITVAL_1E "0x05455178741F4790C0152DCDC0DC171DC050545515474314340003034C111200E29895154551540F"
.param INITVAL_1F "0x1541515C4003C35374350545534CC1110F7004023F0331343C0504F1C01F3F03D330F3130D239465"
.param INITVAL_20 "0x20CFF2EC3B380330385A23CB8100C33FC33104551547434036334A1378C0070C704C0304433130D5"
.param INITVAL_21 "0x2C47C104613F8550A45501066140FF00C8C0F0CF0CC330F0712FC0C2C41D04CA007C030C8FF32C8F"
.param INITVAL_22 "0x0D00D0400030071170CC30071270600648D06C102040B0508C0D4B4150D002000040D31408106CAF"
.param INITVAL_23 "0x1C05B2589715CB820433370550703C010DC3705E1A0500008004C0004866100401C0910C8003D4C0"
.param INITVAL_24 "0x06C340C415354140C00435C3415C14014441E4C439C423AC8515874328611502106060360401C090"
.param INITVAL_25 "0x1D010120090D4C7394A81F05C3301B3FCC6380F1030D0040C00042633088378CA09C2709C2905C3B"
.param INITVAL_26 "0x0000A2A800000000482101C0519455254520009517CD511414254451642405C4B00454324553F454"
.param INITVAL_27 "0x0201300000000000000000000008AA28455140000000000000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x16C0E190F12385B0C4A43C4A43385B090F126C0E16C0E190F12385B0C4A43C4A43385B0000000000"
.param INITVAL_2B "0x16C0E190F12385B0C4A43C4A43385B090F126C0E16C0E190F12385B0C4A43C4A43385B090F126C0E"
.param INITVAL_2C "0x00000000000000000818110C0130442600410017080102005001C2000C310040111414190F126C0E"
.param INITVAL_2D "0x14CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x0000000000000000000000000000000000000000000000000000000000000000000C003000014000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt SP16K AD[0]=GND_0 AD[1]=builder_array_muxed0[0] AD[2]=builder_array_muxed0[1] AD[3]=builder_array_muxed0[2] AD[4]=N_103 AD[5]=builder_array_muxed0[4] AD[6]=builder_array_muxed0[5] AD[7]=builder_array_muxed0[6] AD[8]=builder_array_muxed0[7] AD[9]=builder_array_muxed0[8] AD[10]=builder_array_muxed0[9] AD[11]=builder_array_muxed0[10] AD[12]=builder_array_muxed0[11] AD[13]=builder_array_muxed0[12] CE=VCC CLK=sys_clk CS[0]=VCC CS[1]=VCC CS[2]=VCC DI[0]=GND_0 DI[1]=GND_0 DI[2]=GND_0 DI[3]=GND_0 DI[4]=GND_0 DI[5]=GND_0 DI[6]=GND_0 DI[7]=GND_0 DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DO[0]=rom_dat0[18] DO[1]=rom_dat0[19] DO[2]=rom_dat0_2_0_9_DO[2] DO[3]=rom_dat0_2_0_9_DO[3] DO[4]=rom_dat0_2_0_9_DO[4] DO[5]=rom_dat0_2_0_9_DO[5] DO[6]=rom_dat0_2_0_9_DO[6] DO[7]=rom_dat0_2_0_9_DO[7] DO[8]=rom_dat0_2_0_9_DO[8] DO[9]=rom_dat0_2_0_9_DO[9] DO[10]=rom_dat0_2_0_9_DO[10] DO[11]=rom_dat0_2_0_9_DO[11] DO[12]=rom_dat0_2_0_9_DO[12] DO[13]=rom_dat0_2_0_9_DO[13] DO[14]=rom_dat0_2_0_9_DO[14] DO[15]=rom_dat0_2_0_9_DO[15] DO[16]=rom_dat0_2_0_9_DO[16] DO[17]=rom_dat0_2_0_9_DO[17] RST=GND_0 WE=GND_0
.cname rom_dat0_2_0_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:58469.9-58478.2"
.param DATA_WIDTH "X2"
.param GSR "ENABLED"
.param INITVAL_00 "0x0000000004154692403300000000001045014C5504C5514411100000000000000000000000000000"
.param INITVAL_01 "0x2A8192C4963189D000063A8FB12086368EE3D0080EC7C0145515C221A052010A320008364A30AC8E"
.param INITVAL_02 "0x15CAA058A70B8DD240E935CA802CAE38CA6210A6214D936407368A92A4D13A08B198BE16CBA26491"
.param INITVAL_03 "0x1D470198422A850008011549413404140001445D05441000000040314000000500400114040150D5"
.param INITVAL_04 "0x0000100000044140301304C510045000C0110411140000000000453000441041115450154021C0C1"
.param INITVAL_05 "0x0141515455150740541515010014101005005400388CB22C9A0583D1600A050B6004811004000000"
.param INITVAL_06 "0x04415154100000000412150291544808800000010000D14001140003400001469118411544000003"
.param INITVAL_07 "0x1001000001054000005100410040040C411344500100004450000500443404400044500001410001"
.param INITVAL_08 "0x00090044351684D05400140D1140040000105400004440104D0D4D703455140050048D0540018C45"
.param INITVAL_09 "0x140001440103CA3114400500000415000050401034C031185809457114400B415000800000415000"
.param INITVAL_0A "0x1500001410040103288D0500014C45000140D05400400000111400001410044320D0540044000011"
.param INITVAL_0B "0x1004014001100101101C10410104101040404041100003880D05400140D1140050D0540044000004"
.param INITVAL_0C "0x14495124012800000000014561088A014651400004004000C609C070005000060010110704C11040"
.param INITVAL_0D "0x01000054551400039855154551145017CC7130A913469108CF0589329C492108724015144051D478"
.param INITVAL_0E "0x1104515400054510000111000050000080010455044101345215807000000141114856110A514454"
.param INITVAL_0F "0x00091140F6018540543511440150000144004815110443E019154151105319C65020450445504451"
.param INITVAL_10 "0x2440400CB011443080C40C409108401104004085100551540D0084C1085400080000071040035004"
.param INITVAL_11 "0x144540C80C1003510045048820009105415154141C095114111540D0400421440154503201110400"
.param INITVAL_12 "0x0C4102CC771DC940D4501C85D1001105414118141545505005144100544401C4D344541541504454"
.param INITVAL_13 "0x1100035450040000540C14411154001540415C45154D415455140D415454140040404710C1304059"
.param INITVAL_14 "0x08000000EA194D6228582A411114540000000C511504400401114001000000005000C51402005415"
.param INITVAL_15 "0x2D45B154B51B4351946E1B4E718C77148A5150190000000000398AE16424014CC030550000000000"
.param INITVAL_16 "0x174510E011354541045515462000C000000018670AC2E188F73D04D18C8418C4D3444504461178AD"
.param INITVAL_17 "0x15C170F48B0544C210C50880A25CF735462164BD15454144551D0F5150551D455154550548D1D455"
.param INITVAL_18 "0x004001545115445154450444411414114721B0B6264DB0BC1411476210D73F4D82D4FF15C7C35C55"
.param INITVAL_19 "0x1101424402000121640A0A495114A411C2A11091388A615C95144412405515455000000043010400"
.param INITVAL_1A "0x15455154511505514455054541541415CE91E050144241C8A518CA91645519455158661585906095"
.param INITVAL_1B "0x1445511455144551145515455154551505515455114451A4110D45515441140400300C0541511455"
.param INITVAL_1C "0x01455154542C4031C41510C45054D1054531141434441050511D0551044434455014140D05511455"
.param INITVAL_1D "0x3745515058000151545511494000C50144000435154D51D45535440014130141502C141402000031"
.param INITVAL_1E "0x05441038BD39859154D92E8EF164530AC003000000034364283007034C522200515450000000000D"
.param INITVAL_1F "0x0041500C95174593B4310000034CD2258D500806150331343D0A46D140251541611053134D234014"
.param INITVAL_20 "0x10C5515415140110345519454100411543310020000343543623492158D1074871844114437134C0"
.param INITVAL_21 "0x3C87D0006D378FF050FF09404240D50044405045044110D051154241641504450054010445511445"
.param INITVAL_22 "0x110910141801C4104071024551405406C03010203C40F3E88E0144825020000E00C42234CC708013"
.param INITVAL_23 "0x1380F0D404010FD34C040404A1404013011040BF0CCB020000000200CC4C0048C110510000431C08"
.param INITVAL_24 "0x0100C0100D0482C0100C0900C1901C134CC0C404310DF330373BC0C10CF103075170F4070C013800"
.param INITVAL_25 "0x04021100120304B0ACC02C0C31BC0A3FCC22C0F003CE0000C00000C33000000C0010040100304C33"
.param INITVAL_26 "0x0000F3FC000000004821170072BCFD33CF3050BF3ECBF3280007C021C0051700C084D00ACFF22CFC"
.param INITVAL_27 "0x02C10000000000000000000000000000000004500000A00000000000000000000000000000000000"
.param INITVAL_28 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_29 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2A "0x1E047248ED048ED0E04721CB81B412348ED0E04721CB81B4123B41231CB81E047248ED0000000000"
.param INITVAL_2B "0x348ED0E0472E047248ED0B41231CB81E047248ED0B41231CB811CB81B412348ED0E0472B41231CB8"
.param INITVAL_2C "0x00000000000000000879310C4130040481C140150CC43304710143410C07004811141411CB81B412"
.param INITVAL_2D "0x20CF0000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_2E "0x00000000000000000000000000000000000000000000000000000000000000000008000000020000"
.param INITVAL_2F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_30 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_31 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_32 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_33 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_34 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_35 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_36 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_37 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_38 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_39 "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3A "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3B "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3C "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3D "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3E "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param INITVAL_3F "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt IB I=serial_rx O=serial_rx_c
.cname serial_rx_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55568.6-55571.2"
.subckt OFD1P3JX CK=sys_clk D=serial_tx_4 PD=sys_rst Q=serial_tx_c SP=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i
.cname serial_tx_0io
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51683.12-51689.2"
.subckt OB I=serial_tx_c O=serial_tx
.cname serial_tx_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55563.6-55566.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[0] Q=storage_1_dat1[0] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51755.11-51761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[1] Q=storage_1_dat1[1] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51763.11-51769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[2] Q=storage_1_dat1[2] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51771.11-51777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[3] Q=storage_1_dat1[3] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51779.11-51785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[4] Q=storage_1_dat1[4] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51787.11-51793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[5] Q=storage_1_dat1[5] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51795.11-51801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[6] Q=storage_1_dat1[6] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51803.11-51809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage_1[7] Q=storage_1_dat1[7] SP=main_basesoc_uart_rx_fifo_syncfifo_re
.cname storage_1_dat1_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51811.11-51817.2"
.subckt DPR16X4 DI[0]=main_basesoc_rx_source_payload_data[0] DI[1]=main_basesoc_rx_source_payload_data[1] DI[2]=main_basesoc_rx_source_payload_data[2] DI[3]=main_basesoc_rx_source_payload_data[3] DO[0]=storage_1[0] DO[1]=storage_1[1] DO[2]=storage_1[2] DO[3]=storage_1[3] RAD[0]=main_basesoc_uart_rx_fifo_consume[0] RAD[1]=main_basesoc_uart_rx_fifo_consume[1] RAD[2]=main_basesoc_uart_rx_fifo_consume[2] RAD[3]=main_basesoc_uart_rx_fifo_consume[3] WAD[0]=main_basesoc_uart_rx_fifo_produce[0] WAD[1]=main_basesoc_uart_rx_fifo_produce[1] WAD[2]=main_basesoc_uart_rx_fifo_produce[2] WAD[3]=main_basesoc_uart_rx_fifo_produce[3] WCK=sys_clk WRE=main_basesoc_uart_rx_fifo_wrport_we
.cname storage_1_ram
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57956.11-57963.2"
.subckt DPR16X4 DI[0]=main_basesoc_rx_source_payload_data[4] DI[1]=main_basesoc_rx_source_payload_data[5] DI[2]=main_basesoc_rx_source_payload_data[6] DI[3]=main_basesoc_rx_source_payload_data[7] DO[0]=storage_1[4] DO[1]=storage_1[5] DO[2]=storage_1[6] DO[3]=storage_1[7] RAD[0]=main_basesoc_uart_rx_fifo_consume[0] RAD[1]=main_basesoc_uart_rx_fifo_consume[1] RAD[2]=main_basesoc_uart_rx_fifo_consume[2] RAD[3]=main_basesoc_uart_rx_fifo_consume[3] WAD[0]=main_basesoc_uart_rx_fifo_produce[0] WAD[1]=main_basesoc_uart_rx_fifo_produce[1] WAD[2]=main_basesoc_uart_rx_fifo_produce[2] WAD[3]=main_basesoc_uart_rx_fifo_produce[3] WCK=sys_clk WRE=main_basesoc_uart_rx_fifo_wrport_we
.cname storage_1_ram_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57947.11-57954.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[0] Q=storage_dat1[0] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51691.11-51697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[1] Q=storage_dat1[1] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51699.11-51705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[2] Q=storage_dat1[2] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51707.11-51713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[3] Q=storage_dat1[3] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51715.11-51721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[4] Q=storage_dat1[4] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51723.11-51729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[5] Q=storage_dat1[5] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51731.11-51737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[6] Q=storage_dat1[6] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51739.11-51745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk D=storage[7] Q=storage_dat1[7] SP=main_basesoc_uart_tx_fifo_syncfifo_re
.cname storage_dat1_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:51747.11-51753.2"
.subckt DPR16X4 DI[0]=dsp_join_kb_0[0] DI[1]=dsp_join_kb_0[1] DI[2]=dsp_join_kb_0[2] DI[3]=dsp_join_kb_0[3] DO[0]=storage[0] DO[1]=storage[1] DO[2]=storage[2] DO[3]=storage[3] RAD[0]=main_basesoc_uart_tx_fifo_consume[0] RAD[1]=main_basesoc_uart_tx_fifo_consume[1] RAD[2]=main_basesoc_uart_tx_fifo_consume[2] RAD[3]=main_basesoc_uart_tx_fifo_consume[3] WAD[0]=main_basesoc_uart_tx_fifo_produce[0] WAD[1]=main_basesoc_uart_tx_fifo_produce[1] WAD[2]=main_basesoc_uart_tx_fifo_produce[2] WAD[3]=main_basesoc_uart_tx_fifo_produce[3] WCK=sys_clk WRE=main_basesoc_uart_tx_fifo_wrport_we
.cname storage_ram
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57974.11-57981.2"
.subckt DPR16X4 DI[0]=dsp_join_kb_0[4] DI[1]=dsp_join_kb_0[5] DI[2]=dsp_join_kb_0[6] DI[3]=dsp_join_kb_0[7] DO[0]=storage[4] DO[1]=storage[5] DO[2]=storage[6] DO[3]=storage[7] RAD[0]=main_basesoc_uart_tx_fifo_consume[0] RAD[1]=main_basesoc_uart_tx_fifo_consume[1] RAD[2]=main_basesoc_uart_tx_fifo_consume[2] RAD[3]=main_basesoc_uart_tx_fifo_consume[3] WAD[0]=main_basesoc_uart_tx_fifo_produce[0] WAD[1]=main_basesoc_uart_tx_fifo_produce[1] WAD[2]=main_basesoc_uart_tx_fifo_produce[2] WAD[3]=main_basesoc_uart_tx_fifo_produce[3] WCK=sys_clk WRE=main_basesoc_uart_tx_fifo_wrport_we
.cname storage_ram_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57965.11-57972.2"
.subckt CCU2 A0=VCC A1=un1_main_basesoc_bus_errors_1_0[0] B0=main_basesoc_bus_errors_0_sqmuxa B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un1_main_basesoc_bus_errors_1_cry_0 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1_cry_0_0_S0 S1=un1_main_basesoc_bus_errors_1[0]
.cname un1_main_basesoc_bus_errors_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56746.8-56759.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[11] A1=un1_main_basesoc_bus_errors_1_0[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_10 COUT=un1_main_basesoc_bus_errors_1_cry_12 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[11] S1=un1_main_basesoc_bus_errors_1[12]
.cname un1_main_basesoc_bus_errors_1_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56639.8-56652.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[13] A1=un1_main_basesoc_bus_errors_1_0[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_12 COUT=un1_main_basesoc_bus_errors_1_cry_14 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[13] S1=un1_main_basesoc_bus_errors_1[14]
.cname un1_main_basesoc_bus_errors_1_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56621.8-56634.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[15] A1=un1_main_basesoc_bus_errors_1_0[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_14 COUT=un1_main_basesoc_bus_errors_1_cry_16 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[15] S1=un1_main_basesoc_bus_errors_1[16]
.cname un1_main_basesoc_bus_errors_1_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56603.8-56616.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[17] A1=un1_main_basesoc_bus_errors_1_0[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_16 COUT=un1_main_basesoc_bus_errors_1_cry_18 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[17] S1=un1_main_basesoc_bus_errors_1[18]
.cname un1_main_basesoc_bus_errors_1_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56585.8-56598.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[19] A1=un1_main_basesoc_bus_errors_1_0[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_18 COUT=un1_main_basesoc_bus_errors_1_cry_20 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[19] S1=un1_main_basesoc_bus_errors_1[20]
.cname un1_main_basesoc_bus_errors_1_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56567.8-56580.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[1] A1=un1_main_basesoc_bus_errors_1_0[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_0 COUT=un1_main_basesoc_bus_errors_1_cry_2 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[1] S1=un1_main_basesoc_bus_errors_1[2]
.cname un1_main_basesoc_bus_errors_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56729.8-56742.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[21] A1=un1_main_basesoc_bus_errors_1_0[22] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_20 COUT=un1_main_basesoc_bus_errors_1_cry_22 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[21] S1=un1_main_basesoc_bus_errors_1[22]
.cname un1_main_basesoc_bus_errors_1_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56549.8-56562.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[23] A1=un1_main_basesoc_bus_errors_1_0[24] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_22 COUT=un1_main_basesoc_bus_errors_1_cry_24 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[23] S1=un1_main_basesoc_bus_errors_1[24]
.cname un1_main_basesoc_bus_errors_1_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56531.8-56544.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[25] A1=un1_main_basesoc_bus_errors_1_0[26] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_24 COUT=un1_main_basesoc_bus_errors_1_cry_26 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[25] S1=un1_main_basesoc_bus_errors_1[26]
.cname un1_main_basesoc_bus_errors_1_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56513.8-56526.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[27] A1=un1_main_basesoc_bus_errors_1_0[28] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_26 COUT=un1_main_basesoc_bus_errors_1_cry_28 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[27] S1=un1_main_basesoc_bus_errors_1[28]
.cname un1_main_basesoc_bus_errors_1_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56495.8-56508.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[29] A1=un1_main_basesoc_bus_errors_1_0[30] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_28 COUT=un1_main_basesoc_bus_errors_1_cry_30 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[29] S1=un1_main_basesoc_bus_errors_1[30]
.cname un1_main_basesoc_bus_errors_1_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56477.8-56490.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[3] A1=un1_main_basesoc_bus_errors_1_0[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_2 COUT=un1_main_basesoc_bus_errors_1_cry_4 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[3] S1=un1_main_basesoc_bus_errors_1[4]
.cname un1_main_basesoc_bus_errors_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56711.8-56724.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[5] A1=un1_main_basesoc_bus_errors_1_0[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_4 COUT=un1_main_basesoc_bus_errors_1_cry_6 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[5] S1=un1_main_basesoc_bus_errors_1[6]
.cname un1_main_basesoc_bus_errors_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56693.8-56706.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[7] A1=un1_main_basesoc_bus_errors_1_0[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_6 COUT=un1_main_basesoc_bus_errors_1_cry_8 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[7] S1=un1_main_basesoc_bus_errors_1[8]
.cname un1_main_basesoc_bus_errors_1_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56675.8-56688.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[9] A1=un1_main_basesoc_bus_errors_1_0[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_8 COUT=un1_main_basesoc_bus_errors_1_cry_10 D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[9] S1=un1_main_basesoc_bus_errors_1[10]
.cname un1_main_basesoc_bus_errors_1_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56657.8-56670.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_bus_errors_1_0[31] A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_main_basesoc_bus_errors_1_cry_30 COUT=un1_main_basesoc_bus_errors_1_s_31_0_COUT D0=VCC D1=VCC S0=un1_main_basesoc_bus_errors_1[31] S1=un1_main_basesoc_bus_errors_1_s_31_0_S1
.cname un1_main_basesoc_bus_errors_1_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56459.8-56472.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_consume[0] B=main_basesoc_uart_rx_fifo_consume[1] C=main_basesoc_uart_rx_fifo_syncfifo_re D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_consume_c2
.cname un1_main_basesoc_uart_rx_fifo_consume_ac0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55826.8-55832.2"
.param INIT "0x8080"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_consume[0] B=main_basesoc_uart_rx_fifo_syncfifo_re C=GND_0 D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_consume_axbxc0
.cname un1_main_basesoc_uart_rx_fifo_consume_axbxc0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55853.8-55859.2"
.param INIT "0x6666"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_consume[0] B=main_basesoc_uart_rx_fifo_consume[1] C=main_basesoc_uart_rx_fifo_syncfifo_re D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_consume_axbxc1
.cname un1_main_basesoc_uart_rx_fifo_consume_axbxc1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55817.8-55823.2"
.param INIT "0x6C6C"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_consume[2] B=main_basesoc_uart_rx_fifo_consume[3] C=un1_main_basesoc_uart_rx_fifo_consume_c2 D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_consume_axbxc3
.cname un1_main_basesoc_uart_rx_fifo_consume_axbxc3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55665.8-55671.2"
.param INIT "0x6C6C"
.subckt CCU2 A0=VCC A1=un1_main_basesoc_uart_rx_fifo_level0_scalar B0=VCC B1=main_basesoc_uart_rx_fifo_syncfifo_re C0=VCC C1=main_basesoc_uart_rx_fifo_wrport_we CIN=GND_0 COUT=un1_main_basesoc_uart_rx_fifo_level0_cry_0 D0=VCC D1=VCC S0=un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S0 S1=un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S1
.cname un1_main_basesoc_uart_rx_fifo_level0_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56388.8-56401.2"
.param INIT0 "5033"
.param INIT1 "96AA"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_uart_rx_fifo_level0_0[1] A1=un1_main_basesoc_uart_rx_fifo_level0_0[2] B0=main_basesoc_uart_rx_fifo_syncfifo_re B1=main_basesoc_uart_rx_fifo_syncfifo_re C0=main_basesoc_uart_rx_fifo_wrport_we C1=main_basesoc_uart_rx_fifo_wrport_we CIN=un1_main_basesoc_uart_rx_fifo_level0_cry_0 COUT=un1_main_basesoc_uart_rx_fifo_level0_cry_2 D0=VCC D1=VCC S0=un1_main_basesoc_uart_rx_fifo_level0[1] S1=un1_main_basesoc_uart_rx_fifo_level0[2]
.cname un1_main_basesoc_uart_rx_fifo_level0_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56371.8-56384.2"
.param INIT0 "A6AA"
.param INIT1 "A6AA"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_uart_rx_fifo_level0_0[3] A1=un1_main_basesoc_uart_rx_fifo_level0_0[4] B0=main_basesoc_uart_rx_fifo_syncfifo_re B1=main_basesoc_uart_rx_fifo_syncfifo_re C0=main_basesoc_uart_rx_fifo_wrport_we C1=main_basesoc_uart_rx_fifo_wrport_we CIN=un1_main_basesoc_uart_rx_fifo_level0_cry_2 COUT=un1_main_basesoc_uart_rx_fifo_level0_cry_3_0_COUT D0=VCC D1=VCC S0=un1_main_basesoc_uart_rx_fifo_level0[3] S1=un1_main_basesoc_uart_rx_fifo_level0[4]
.cname un1_main_basesoc_uart_rx_fifo_level0_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56353.8-56366.2"
.param INIT0 "A6AA"
.param INIT1 "A6AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_produce[0] B=main_basesoc_uart_rx_fifo_produce[1] C=main_basesoc_uart_rx_fifo_wrport_we D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_produce_c2
.cname un1_main_basesoc_uart_rx_fifo_produce_ac0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55791.8-55797.2"
.param INIT "0x8080"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_produce[0] B=main_basesoc_uart_rx_fifo_wrport_we C=GND_0 D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_produce_axbxc0
.cname un1_main_basesoc_uart_rx_fifo_produce_axbxc0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55835.8-55841.2"
.param INIT "0x6666"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_produce[0] B=main_basesoc_uart_rx_fifo_produce[1] C=main_basesoc_uart_rx_fifo_wrport_we D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_produce_axbxc1
.cname un1_main_basesoc_uart_rx_fifo_produce_axbxc1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55782.8-55788.2"
.param INIT "0x6C6C"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_produce[2] B=main_basesoc_uart_rx_fifo_produce[3] C=un1_main_basesoc_uart_rx_fifo_produce_c2 D=GND_0 Z=un1_main_basesoc_uart_rx_fifo_produce_axbxc3
.cname un1_main_basesoc_uart_rx_fifo_produce_axbxc3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55638.8-55644.2"
.param INIT "0x6C6C"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_consume[0] B=main_basesoc_uart_tx_fifo_consume[1] C=main_basesoc_uart_tx_fifo_syncfifo_re D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_consume_c2
.cname un1_main_basesoc_uart_tx_fifo_consume_ac0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55683.8-55689.2"
.param INIT "0x8080"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_consume[0] B=main_basesoc_uart_tx_fifo_syncfifo_re C=GND_0 D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_consume_axbxc0
.cname un1_main_basesoc_uart_tx_fifo_consume_axbxc0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55773.8-55779.2"
.param INIT "0x6666"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_consume[0] B=main_basesoc_uart_tx_fifo_consume[1] C=main_basesoc_uart_tx_fifo_syncfifo_re D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_consume_axbxc1
.cname un1_main_basesoc_uart_tx_fifo_consume_axbxc1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55674.8-55680.2"
.param INIT "0x6C6C"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_consume[2] B=main_basesoc_uart_tx_fifo_consume[3] C=un1_main_basesoc_uart_tx_fifo_consume_c2 D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_consume_axbxc3
.cname un1_main_basesoc_uart_tx_fifo_consume_axbxc3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55613.8-55619.2"
.param INIT "0x6C6C"
.subckt CCU2 A0=VCC A1=un1_main_basesoc_uart_tx_fifo_level0[0] B0=VCC B1=un1_main_basesoc_uart_tx_fifo_level0_scalar C0=VCC C1=VCC CIN=GND_0 COUT=un1_main_basesoc_uart_tx_fifo_level0_cry_0 D0=VCC D1=VCC S0=un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S0 S1=un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S1
.cname un1_main_basesoc_uart_tx_fifo_level0_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56441.8-56454.2"
.param INIT0 "5033"
.param INIT1 "A0CC"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_uart_tx_fifo_level0_0[1] A1=un1_main_basesoc_uart_tx_fifo_level0_0[2] B0=main_basesoc_uart_tx_fifo_syncfifo_re B1=main_basesoc_uart_tx_fifo_syncfifo_re C0=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 C1=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 CIN=un1_main_basesoc_uart_tx_fifo_level0_cry_0 COUT=un1_main_basesoc_uart_tx_fifo_level0_cry_2 D0=VCC D1=VCC S0=un1_main_basesoc_uart_tx_fifo_level0[1] S1=un1_main_basesoc_uart_tx_fifo_level0[2]
.cname un1_main_basesoc_uart_tx_fifo_level0_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56424.8-56437.2"
.param INIT0 "A6AA"
.param INIT1 "A6AA"
.param INJECT "NO"
.subckt CCU2 A0=un1_main_basesoc_uart_tx_fifo_level0_0[3] A1=un1_main_basesoc_uart_tx_fifo_level0_0[4] B0=main_basesoc_uart_tx_fifo_syncfifo_re B1=main_basesoc_uart_tx_fifo_syncfifo_re C0=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 C1=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 CIN=un1_main_basesoc_uart_tx_fifo_level0_cry_2 COUT=un1_main_basesoc_uart_tx_fifo_level0_cry_3_0_COUT D0=VCC D1=VCC S0=un1_main_basesoc_uart_tx_fifo_level0[3] S1=un1_main_basesoc_uart_tx_fifo_level0[4]
.cname un1_main_basesoc_uart_tx_fifo_level0_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56406.8-56419.2"
.param INIT0 "A6AA"
.param INIT1 "A6AA"
.param INJECT "NO"
.subckt LUT4 A=N_167 B=VexRiscv.IBusCachedPlugin_cache.builder_slave_sel_r_r_0_a2_0_out C=VexRiscv.main_m1_e_0_1 D=main_basesoc_uart_tx_fifo_produce[0] Z=un1_main_basesoc_uart_tx_fifo_produce_ac0_0
.cname un1_main_basesoc_uart_tx_fifo_produce_ac0_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55656.8-55662.2"
.param INIT "0x8000"
.subckt LUT4 A=VexRiscv.main_m1_e_0_1 B=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa C=main_basesoc_uart_tx_fifo_produce[0] D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc0
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56309.8-56315.2"
.param INIT "0x7878"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa B=main_basesoc_uart_tx_fifo_produce[1] C=un1_main_basesoc_uart_tx_fifo_produce_ac0_0 D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc1
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55595.8-55601.2"
.param INIT "0x6C6C"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa B=main_basesoc_uart_tx_fifo_produce[1] C=main_basesoc_uart_tx_fifo_produce[2] D=un1_main_basesoc_uart_tx_fifo_produce_ac0_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc2
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55578.8-55584.2"
.param INIT "0x78F0"
.subckt LUT4 A=VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r8_0 B=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2 C=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_N_13_mux
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55604.8-55610.2"
.param INIT "0x8080"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_produce[1] B=main_basesoc_uart_tx_fifo_produce[2] C=GND_0 D=GND_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56264.8-56270.2"
.param INIT "0x8888"
.subckt LUT4 A=N_175 B=VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 C=main_basesoc_uart_tx_fifo_produce[0] D=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0 Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2
.cname un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55647.8-55653.2"
.param INIT "0xD000"
.subckt CCU2 A0=VCC A1=main_crg_por_count[0] B0=VCC B1=main_crg_por_done_13 C0=VCC C1=main_crg_por_done_12 CIN=GND_0 COUT=un1_main_crg_por_count_cry_0 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_0_0_S0 S1=un1_main_crg_por_count_cry_0_0_S1
.cname un1_main_crg_por_count_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56907.8-56920.2"
.param INIT0 "5033"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[11] A1=main_crg_por_count[12] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_10 COUT=un1_main_crg_por_count_cry_12 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_11_0_S0 S1=un1_main_crg_por_count_cry_11_0_S1
.cname un1_main_crg_por_count_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56800.8-56813.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[13] A1=main_crg_por_count[14] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_12 COUT=un1_main_crg_por_count_cry_14 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_13_0_S0 S1=un1_main_crg_por_count_cry_13_0_S1
.cname un1_main_crg_por_count_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56782.8-56795.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[1] A1=main_crg_por_count[2] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_0 COUT=un1_main_crg_por_count_cry_2 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_1_0_S0 S1=un1_main_crg_por_count_cry_1_0_S1
.cname un1_main_crg_por_count_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56890.8-56903.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[3] A1=main_crg_por_count[4] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_2 COUT=un1_main_crg_por_count_cry_4 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_3_0_S0 S1=un1_main_crg_por_count_cry_3_0_S1
.cname un1_main_crg_por_count_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56872.8-56885.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[5] A1=main_crg_por_count[6] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_4 COUT=un1_main_crg_por_count_cry_6 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_5_0_S0 S1=un1_main_crg_por_count_cry_5_0_S1
.cname un1_main_crg_por_count_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56854.8-56867.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[7] A1=main_crg_por_count[8] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_6 COUT=un1_main_crg_por_count_cry_8 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_7_0_S0 S1=un1_main_crg_por_count_cry_7_0_S1
.cname un1_main_crg_por_count_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56836.8-56849.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[9] A1=main_crg_por_count[10] B0=main_crg_por_done_13 B1=main_crg_por_done_13 C0=main_crg_por_done_12 C1=main_crg_por_done_12 CIN=un1_main_crg_por_count_cry_8 COUT=un1_main_crg_por_count_cry_10 D0=VCC D1=VCC S0=un1_main_crg_por_count_cry_9_0_S0 S1=un1_main_crg_por_count_cry_9_0_S1
.cname un1_main_crg_por_count_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56818.8-56831.2"
.param INIT0 "95AA"
.param INIT1 "95AA"
.param INJECT "NO"
.subckt CCU2 A0=main_crg_por_count[15] A1=VCC B0=main_crg_por_done_13 B1=VCC C0=main_crg_por_done_12 C1=VCC CIN=un1_main_crg_por_count_cry_14 COUT=un1_main_crg_por_count_s_15_0_COUT D0=VCC D1=VCC S0=un1_main_crg_por_count_s_15_0_S0 S1=un1_main_crg_por_count_s_15_0_S1
.cname un1_main_crg_por_count_s_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56764.8-56777.2"
.param INIT0 "95AA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=main_crg_locked B=main_crg_por_done_12 C=main_crg_por_done_13 D=GND_0 Z=un2_main_crg_por_done_1
.cname un2_main_crg_por_done_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55844.8-55850.2"
.param INIT "0x7F7F"
.subckt CCU2 A0=VCC A1=dsp_join_kb_27[0] B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un5_main_basesoc_rx_phase_cry_0 D0=VCC D1=VCC S0=un5_main_basesoc_rx_phase_cry_0_0_S0 S1=un5_main_basesoc_rx_phase_cry_0_0_S1
.cname un5_main_basesoc_rx_phase_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57212.8-57225.2"
.param INIT0 "5033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[11] A1=dsp_join_kb_27[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_10 COUT=un5_main_basesoc_rx_phase_cry_12 D0=VCC D1=VCC S0=N_413 S1=N_414
.cname un5_main_basesoc_rx_phase_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57105.8-57118.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[13] A1=dsp_join_kb_27[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_12 COUT=un5_main_basesoc_rx_phase_cry_14 D0=VCC D1=VCC S0=N_415 S1=N_416
.cname un5_main_basesoc_rx_phase_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57087.8-57100.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[15] A1=dsp_join_kb_27[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_14 COUT=un5_main_basesoc_rx_phase_cry_16 D0=VCC D1=VCC S0=N_417 S1=un5_main_basesoc_rx_phase_cry_15_0_S1
.cname un5_main_basesoc_rx_phase_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57069.8-57082.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[17] A1=dsp_join_kb_27[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_16 COUT=un5_main_basesoc_rx_phase_cry_18 D0=VCC D1=VCC S0=N_419 S1=N_420
.cname un5_main_basesoc_rx_phase_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57051.8-57064.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[19] A1=dsp_join_kb_27[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_18 COUT=un5_main_basesoc_rx_phase_cry_20 D0=VCC D1=VCC S0=un5_main_basesoc_rx_phase_cry_19_0_S0 S1=un5_main_basesoc_rx_phase_cry_19_0_S1
.cname un5_main_basesoc_rx_phase_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57033.8-57046.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[1] A1=dsp_join_kb_27[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_0 COUT=un5_main_basesoc_rx_phase_cry_2 D0=VCC D1=VCC S0=N_403 S1=N_404
.cname un5_main_basesoc_rx_phase_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57195.8-57208.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[21] A1=dsp_join_kb_27[22] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_20 COUT=un5_main_basesoc_rx_phase_cry_22 D0=VCC D1=VCC S0=N_423 S1=N_424
.cname un5_main_basesoc_rx_phase_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57015.8-57028.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[23] A1=dsp_join_kb_27[24] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_22 COUT=un5_main_basesoc_rx_phase_cry_24 D0=VCC D1=VCC S0=N_425 S1=un5_main_basesoc_rx_phase_cry_23_0_S1
.cname un5_main_basesoc_rx_phase_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56997.8-57010.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[25] A1=dsp_join_kb_27[26] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_24 COUT=un5_main_basesoc_rx_phase_cry_26 D0=VCC D1=VCC S0=N_427 S1=N_428
.cname un5_main_basesoc_rx_phase_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56979.8-56992.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[27] A1=dsp_join_kb_27[28] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_26 COUT=un5_main_basesoc_rx_phase_cry_28 D0=VCC D1=VCC S0=N_429 S1=N_430
.cname un5_main_basesoc_rx_phase_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56961.8-56974.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[29] A1=dsp_join_kb_27[30] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_28 COUT=un5_main_basesoc_rx_phase_cry_30 D0=VCC D1=VCC S0=un5_main_basesoc_rx_phase_cry_29_0_S0 S1=un5_main_basesoc_rx_phase_cry_29_0_S1
.cname un5_main_basesoc_rx_phase_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56943.8-56956.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[31] A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_30 COUT=un5_main_basesoc_rx_phase_cry_31_0_COUT D0=VCC D1=VCC S0=un5_main_basesoc_rx_phase_cry_31_0_S0 S1=un5_main_basesoc_rx_phase_cry_31
.cname un5_main_basesoc_rx_phase_cry_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:56925.8-56938.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[3] A1=dsp_join_kb_27[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_2 COUT=un5_main_basesoc_rx_phase_cry_4 D0=VCC D1=VCC S0=N_405 S1=N_406
.cname un5_main_basesoc_rx_phase_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57177.8-57190.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[5] A1=dsp_join_kb_27[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_4 COUT=un5_main_basesoc_rx_phase_cry_6 D0=VCC D1=VCC S0=N_407 S1=N_408
.cname un5_main_basesoc_rx_phase_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57159.8-57172.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[7] A1=dsp_join_kb_27[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_6 COUT=un5_main_basesoc_rx_phase_cry_8 D0=VCC D1=VCC S0=N_409 S1=N_410
.cname un5_main_basesoc_rx_phase_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57141.8-57154.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_27[9] A1=dsp_join_kb_27[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_rx_phase_cry_8 COUT=un5_main_basesoc_rx_phase_cry_10 D0=VCC D1=VCC S0=N_411 S1=N_412
.cname un5_main_basesoc_rx_phase_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57123.8-57136.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=VCC A1=dsp_join_kb_26[0] B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un5_main_basesoc_tx_phase_cry_0 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_0_0_S0 S1=un5_main_basesoc_tx_phase_cry_0_0_S1
.cname un5_main_basesoc_tx_phase_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57517.8-57530.2"
.param INIT0 "5033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[11] A1=dsp_join_kb_26[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_10 COUT=un5_main_basesoc_tx_phase_cry_12 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_11_0_S0 S1=un5_main_basesoc_tx_phase_cry_11_0_S1
.cname un5_main_basesoc_tx_phase_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57410.8-57423.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[13] A1=dsp_join_kb_26[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_12 COUT=un5_main_basesoc_tx_phase_cry_14 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_13_0_S0 S1=un5_main_basesoc_tx_phase_cry_13_0_S1
.cname un5_main_basesoc_tx_phase_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57392.8-57405.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[15] A1=dsp_join_kb_26[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_14 COUT=un5_main_basesoc_tx_phase_cry_16 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_15_0_S0 S1=un5_main_basesoc_tx_phase_cry_15_0_S1
.cname un5_main_basesoc_tx_phase_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57374.8-57387.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[17] A1=dsp_join_kb_26[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_16 COUT=un5_main_basesoc_tx_phase_cry_18 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_17_0_S0 S1=un5_main_basesoc_tx_phase_cry_17_0_S1
.cname un5_main_basesoc_tx_phase_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57356.8-57369.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[19] A1=dsp_join_kb_26[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_18 COUT=un5_main_basesoc_tx_phase_cry_20 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_19_0_S0 S1=un5_main_basesoc_tx_phase_cry_19_0_S1
.cname un5_main_basesoc_tx_phase_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57338.8-57351.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[1] A1=dsp_join_kb_26[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_0 COUT=un5_main_basesoc_tx_phase_cry_2 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_1_0_S0 S1=un5_main_basesoc_tx_phase_cry_1_0_S1
.cname un5_main_basesoc_tx_phase_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57500.8-57513.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[21] A1=dsp_join_kb_26[22] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_20 COUT=un5_main_basesoc_tx_phase_cry_22 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_21_0_S0 S1=un5_main_basesoc_tx_phase_cry_21_0_S1
.cname un5_main_basesoc_tx_phase_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57320.8-57333.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[23] A1=dsp_join_kb_26[24] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_22 COUT=un5_main_basesoc_tx_phase_cry_24 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_23_0_S0 S1=un5_main_basesoc_tx_phase_cry_23_0_S1
.cname un5_main_basesoc_tx_phase_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57302.8-57315.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[25] A1=dsp_join_kb_26[26] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_24 COUT=un5_main_basesoc_tx_phase_cry_26 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_25_0_S0 S1=un5_main_basesoc_tx_phase_cry_25_0_S1
.cname un5_main_basesoc_tx_phase_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57284.8-57297.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[27] A1=dsp_join_kb_26[28] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_26 COUT=un5_main_basesoc_tx_phase_cry_28 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_27_0_S0 S1=un5_main_basesoc_tx_phase_cry_27_0_S1
.cname un5_main_basesoc_tx_phase_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57266.8-57279.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[29] A1=dsp_join_kb_26[30] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_28 COUT=un5_main_basesoc_tx_phase_cry_30 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_29_0_S0 S1=un5_main_basesoc_tx_phase_cry_29_0_S1
.cname un5_main_basesoc_tx_phase_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57248.8-57261.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[31] A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_30 COUT=un5_main_basesoc_tx_phase_cry_31_0_COUT D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_31_0_S0 S1=un5_main_basesoc_tx_phase_cry_31
.cname un5_main_basesoc_tx_phase_cry_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57230.8-57243.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[3] A1=dsp_join_kb_26[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_2 COUT=un5_main_basesoc_tx_phase_cry_4 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_3_0_S0 S1=un5_main_basesoc_tx_phase_cry_3_0_S1
.cname un5_main_basesoc_tx_phase_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57482.8-57495.2"
.param INIT0 "50AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[5] A1=dsp_join_kb_26[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_4 COUT=un5_main_basesoc_tx_phase_cry_6 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_5_0_S0 S1=un5_main_basesoc_tx_phase_cry_5_0_S1
.cname un5_main_basesoc_tx_phase_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57464.8-57477.2"
.param INIT0 "A033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[7] A1=dsp_join_kb_26[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_6 COUT=un5_main_basesoc_tx_phase_cry_8 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_7_0_S0 S1=un5_main_basesoc_tx_phase_cry_7_0_S1
.cname un5_main_basesoc_tx_phase_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57446.8-57459.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_26[9] A1=dsp_join_kb_26[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un5_main_basesoc_tx_phase_cry_8 COUT=un5_main_basesoc_tx_phase_cry_10 D0=VCC D1=VCC S0=un5_main_basesoc_tx_phase_cry_9_0_S0 S1=un5_main_basesoc_tx_phase_cry_9_0_S1
.cname un5_main_basesoc_tx_phase_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:57428.8-57441.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt OB I=user_led0_c O=user_led0
.cname user_led0_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55558.6-55561.2"
.subckt OB I=user_led10_c O=user_led10
.cname user_led10_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55508.6-55511.2"
.subckt OB I=user_led11_c O=user_led11
.cname user_led11_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55503.6-55506.2"
.subckt OB I=user_led12_c O=user_led12
.cname user_led12_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55498.6-55501.2"
.subckt OB I=user_led13_c O=user_led13
.cname user_led13_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55493.6-55496.2"
.subckt OB I=user_led1_c O=user_led1
.cname user_led1_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55553.6-55556.2"
.subckt OB I=user_led2_c O=user_led2
.cname user_led2_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55548.6-55551.2"
.subckt OB I=user_led3_c O=user_led3
.cname user_led3_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55543.6-55546.2"
.subckt OB I=user_led4_c O=user_led4
.cname user_led4_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55538.6-55541.2"
.subckt OB I=user_led5_c O=user_led5
.cname user_led5_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55533.6-55536.2"
.subckt OB I=user_led6_c O=user_led6
.cname user_led6_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55528.6-55531.2"
.subckt OB I=user_led7_c O=user_led7
.cname user_led7_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55523.6-55526.2"
.subckt OB I=user_led8_c O=user_led8
.cname user_led8_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55518.6-55521.2"
.subckt OB I=user_led9_c O=user_led9
.cname user_led9_pad
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:55513.6-55516.2"
.end

.model DataCache
.inputs memory_DivPlugin_div_stage_0_remainderMinusDenominator[1] memory_DivPlugin_div_stage_0_remainderMinusDenominator[2] memory_DivPlugin_div_stage_0_remainderMinusDenominator[3] memory_DivPlugin_div_stage_0_remainderMinusDenominator[4] memory_DivPlugin_div_stage_0_remainderMinusDenominator[5] memory_DivPlugin_div_stage_0_remainderMinusDenominator[6] memory_DivPlugin_div_stage_0_remainderMinusDenominator[7] memory_DivPlugin_div_stage_0_remainderMinusDenominator[8] memory_DivPlugin_div_stage_0_remainderMinusDenominator[9] memory_DivPlugin_div_stage_0_remainderMinusDenominator[10] memory_DivPlugin_div_stage_0_remainderMinusDenominator[11] memory_DivPlugin_div_stage_0_remainderMinusDenominator[12] memory_DivPlugin_div_stage_0_remainderMinusDenominator[13] memory_DivPlugin_div_stage_0_remainderMinusDenominator[14] memory_DivPlugin_div_stage_0_remainderMinusDenominator[15] memory_DivPlugin_div_stage_0_remainderMinusDenominator[16] memory_DivPlugin_div_stage_0_remainderMinusDenominator[17] memory_DivPlugin_div_stage_0_remainderMinusDenominator[18] memory_DivPlugin_div_stage_0_remainderMinusDenominator[19] memory_DivPlugin_div_stage_0_remainderMinusDenominator[20] memory_DivPlugin_div_stage_0_remainderMinusDenominator[21] memory_DivPlugin_div_stage_0_remainderMinusDenominator[22] memory_DivPlugin_div_stage_0_remainderMinusDenominator[23] memory_DivPlugin_div_stage_0_remainderMinusDenominator[24] memory_DivPlugin_div_stage_0_remainderMinusDenominator[25] memory_DivPlugin_div_stage_0_remainderMinusDenominator[26] memory_DivPlugin_div_stage_0_remainderMinusDenominator[27] memory_DivPlugin_div_stage_0_remainderMinusDenominator[28] memory_DivPlugin_div_stage_0_remainderMinusDenominator[29] memory_DivPlugin_div_stage_0_remainderMinusDenominator[30] memory_DivPlugin_div_stage_0_remainderMinusDenominator[31] memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] dsp_join_kb_15[0] dsp_join_kb_15[1] dsp_join_kb_15[2] dsp_join_kb_15[3] dsp_join_kb_15[4] dsp_join_kb_15[5] dsp_join_kb_15[6] dsp_join_kb_15[7] dsp_join_kb_15[8] dsp_join_kb_15[9] dsp_join_kb_15[10] dsp_join_kb_15[11] dsp_join_kb_15[12] dsp_join_kb_15[13] dsp_join_kb_15[14] dsp_join_kb_15[15] dsp_join_kb_15[16] dsp_join_kb_15[17] dsp_join_kb_15[18] dsp_join_kb_15[19] dsp_join_kb_15[20] dsp_join_kb_15[21] dsp_join_kb_15[22] dsp_join_kb_15[23] dsp_join_kb_15[24] dsp_join_kb_15[25] dsp_join_kb_15[26] dsp_join_kb_15[27] dsp_join_kb_15[28] dsp_join_kb_15[29] dsp_join_kb_15[30] dsp_join_kb_15[31] dsp_join_kb_15[32] memory_DivPlugin_rs1[0] memory_DivPlugin_rs1[1] memory_DivPlugin_rs1[2] memory_DivPlugin_rs1[3] memory_DivPlugin_rs1[4] memory_DivPlugin_rs1[5] memory_DivPlugin_rs1[6] memory_DivPlugin_rs1[7] memory_DivPlugin_rs1[8] memory_DivPlugin_rs1[9] memory_DivPlugin_rs1[10] memory_DivPlugin_rs1[11] memory_DivPlugin_rs1[12] memory_DivPlugin_rs1[13] memory_DivPlugin_rs1[14] memory_DivPlugin_rs1[15] memory_DivPlugin_rs1[16] memory_DivPlugin_rs1[17] memory_DivPlugin_rs1[18] memory_DivPlugin_rs1[19] memory_DivPlugin_rs1[20] memory_DivPlugin_rs1[21] memory_DivPlugin_rs1[22] memory_DivPlugin_rs1[23] memory_DivPlugin_rs1[24] memory_DivPlugin_rs1[25] memory_DivPlugin_rs1[26] memory_DivPlugin_rs1[27] memory_DivPlugin_rs1[28] memory_DivPlugin_rs1[29] memory_DivPlugin_rs1[30] dataCache_1_io_mem_cmd_rData_address_2 dataCache_1_io_mem_cmd_rData_address_1 dataCache_1_io_mem_cmd_rData_address_0 dataCache_1_io_mem_cmd_rData_address_8 dataCache_1_io_mem_cmd_rData_data_0 dsp_join_kb_14_8 dsp_join_kb_14_0 _zz_CsrPlugin_csrMapping_readDataInit_0 CsrPlugin_mtval_0 memory_DivPlugin_rs2_1_0_0_0 execute_RS2_5 execute_RS2_6 execute_RS2_10 execute_RS2_0 CsrPlugin_mepc_0 decode_to_execute_SRC2_CTRL[0] decode_to_execute_SRC2_CTRL[1] execute_to_memory_REGFILE_WRITE_DATA[0] execute_to_memory_REGFILE_WRITE_DATA[1] execute_to_memory_REGFILE_WRITE_DATA[2] execute_to_memory_REGFILE_WRITE_DATA[3] execute_to_memory_REGFILE_WRITE_DATA[4] execute_to_memory_REGFILE_WRITE_DATA[5] execute_to_memory_REGFILE_WRITE_DATA[6] execute_to_memory_REGFILE_WRITE_DATA[7] execute_to_memory_REGFILE_WRITE_DATA[8] execute_to_memory_REGFILE_WRITE_DATA[9] execute_to_memory_REGFILE_WRITE_DATA[10] execute_to_memory_REGFILE_WRITE_DATA[11] execute_to_memory_REGFILE_WRITE_DATA[12] execute_to_memory_REGFILE_WRITE_DATA[13] execute_to_memory_REGFILE_WRITE_DATA[14] execute_to_memory_REGFILE_WRITE_DATA[15] execute_to_memory_REGFILE_WRITE_DATA[16] execute_to_memory_REGFILE_WRITE_DATA[17] execute_to_memory_REGFILE_WRITE_DATA[18] execute_to_memory_REGFILE_WRITE_DATA[19] execute_to_memory_REGFILE_WRITE_DATA[20] execute_to_memory_REGFILE_WRITE_DATA[21] execute_to_memory_REGFILE_WRITE_DATA[22] execute_to_memory_REGFILE_WRITE_DATA[23] execute_to_memory_REGFILE_WRITE_DATA[24] execute_to_memory_REGFILE_WRITE_DATA[25] execute_to_memory_REGFILE_WRITE_DATA[26] execute_to_memory_REGFILE_WRITE_DATA[27] execute_to_memory_REGFILE_WRITE_DATA[28] execute_to_memory_REGFILE_WRITE_DATA[29] execute_to_memory_REGFILE_WRITE_DATA[30] execute_to_memory_REGFILE_WRITE_DATA[31] memory_DivPlugin_div_result_mod_Q[6] memory_DivPlugin_div_result_mod_Q[7] memory_DivPlugin_div_result_mod_Q[8] memory_DivPlugin_div_result_mod_Q[9] memory_DivPlugin_div_result_mod_Q[10] memory_DivPlugin_div_result_mod_Q[11] memory_DivPlugin_div_result_mod_Q[12] memory_DivPlugin_div_result_mod_Q[13] memory_DivPlugin_div_result_mod_Q[14] memory_DivPlugin_div_result_mod_Q[15] memory_DivPlugin_div_result_mod_Q[16] memory_DivPlugin_div_result_mod_Q[17] memory_DivPlugin_div_result_mod_Q[18] memory_DivPlugin_div_result_mod_Q[19] memory_DivPlugin_div_result_mod_Q[20] memory_DivPlugin_div_result_mod_Q[21] memory_DivPlugin_div_result_mod_Q[22] memory_DivPlugin_div_result_mod_Q[23] memory_DivPlugin_div_result_mod_Q[24] memory_DivPlugin_div_result_mod_Q[25] execute_to_memory_SHIFT_RIGHT[6] execute_to_memory_SHIFT_RIGHT[7] execute_to_memory_SHIFT_RIGHT[8] execute_to_memory_SHIFT_RIGHT[9] execute_to_memory_SHIFT_RIGHT[10] execute_to_memory_SHIFT_RIGHT[11] execute_to_memory_SHIFT_RIGHT[12] execute_to_memory_SHIFT_RIGHT[13] execute_to_memory_SHIFT_RIGHT[14] execute_to_memory_SHIFT_RIGHT[15] execute_to_memory_SHIFT_RIGHT[16] execute_to_memory_SHIFT_RIGHT[17] execute_to_memory_SHIFT_RIGHT[18] execute_to_memory_SHIFT_RIGHT[19] execute_to_memory_SHIFT_RIGHT[20] execute_to_memory_SHIFT_RIGHT[21] execute_to_memory_SHIFT_RIGHT[22] execute_to_memory_SHIFT_RIGHT[23] execute_to_memory_SHIFT_RIGHT[24] execute_to_memory_SHIFT_RIGHT[25] execute_SrcPlugin_addSub[0] execute_SrcPlugin_addSub[1] execute_SrcPlugin_addSub[2] execute_SrcPlugin_addSub[3] execute_SrcPlugin_addSub[4] execute_SrcPlugin_addSub[5] execute_SrcPlugin_addSub[6] execute_SrcPlugin_addSub[7] execute_SrcPlugin_addSub[8] execute_SrcPlugin_addSub[9] execute_SrcPlugin_addSub[10] execute_SrcPlugin_addSub[11] dsp_join_kb_9_fast_0 dsp_join_kb_11[0] dsp_join_kb_11[1] dsp_join_kb_11[2] dsp_join_kb_11[3] dsp_join_kb_11[4] dsp_join_kb_11[5] dsp_join_kb_11[6] dsp_join_kb_11[7] dsp_join_kb_11[8] dsp_join_kb_11[9] dsp_join_kb_11[10] dsp_join_kb_11[11] dsp_join_kb_11[12] dsp_join_kb_11[13] dsp_join_kb_11[14] dsp_join_kb_11[15] dsp_join_kb_11[16] dsp_join_kb_11[17] dsp_join_kb_11[18] dsp_join_kb_11[19] execute_RS1_0 dataCache_1_io_mem_cmd_rData_size[0] dataCache_1_io_mem_cmd_rData_size[1] dataCache_1_io_mem_cmd_rData_size[2] dsp_join_kb_18_0 dsp_join_kb_7_0 dsp_join_kb_8_0 dsp_join_kb_4_0 execute_to_memory_BRANCH_CALC[29] execute_to_memory_BRANCH_CALC[30] execute_to_memory_BRANCH_CALC[31] decode_to_execute_ALU_CTRL_0 _zz_execute_SRC2_5_9 _zz_execute_SRC2_5_1 _zz_execute_SRC2_5_2 _zz_execute_SRC2_5_0 memory_to_writeBack_REGFILE_WRITE_DATA_1 memory_to_writeBack_REGFILE_WRITE_DATA_0 memory_to_writeBack_REGFILE_WRITE_DATA_10 memory_to_writeBack_REGFILE_WRITE_DATA_31 memory_to_writeBack_REGFILE_WRITE_DATA_30 memory_to_writeBack_REGFILE_WRITE_DATA_29 _zz_execute_SRC1_19 _zz_execute_SRC1_8 _zz_execute_SRC1_9 _zz_execute_SRC1_0 _zz_execute_SRC1_1 loader_counter_valueNext[0] loader_counter_valueNext[1] decode_to_execute_INSTRUCTION_17 decode_to_execute_INSTRUCTION_18 decode_to_execute_INSTRUCTION_0 decode_to_execute_INSTRUCTION_1 sys_clk_0 _zz_execute_SHIFT_RIGHT_1_0 memory_to_writeBack_INSTRUCTION[12] memory_to_writeBack_INSTRUCTION[13] memory_to_writeBack_INSTRUCTION[14] _zz_writeBack_DBusCachedPlugin_rspShifted_5 CsrPlugin_csrMapping_readDataInit[10] CsrPlugin_csrMapping_readDataInit[11] decode_to_execute_ALU_BITWISE_CTRL_0 dsp_join_kb_9_0 decode_to_execute_ENV_CTRL_0 decode_to_execute_SHIFT_CTRL[0] decode_to_execute_SHIFT_CTRL[1] dBusWishbone_DAT_MISO_regNext[0] dBusWishbone_DAT_MISO_regNext[1] dBusWishbone_DAT_MISO_regNext[2] dBusWishbone_DAT_MISO_regNext[3] dBusWishbone_DAT_MISO_regNext[4] dBusWishbone_DAT_MISO_regNext[5] dBusWishbone_DAT_MISO_regNext[6] dBusWishbone_DAT_MISO_regNext[7] dBusWishbone_DAT_MISO_regNext[8] dBusWishbone_DAT_MISO_regNext[9] dBusWishbone_DAT_MISO_regNext[10] dBusWishbone_DAT_MISO_regNext[11] dBusWishbone_DAT_MISO_regNext[12] dBusWishbone_DAT_MISO_regNext[13] dBusWishbone_DAT_MISO_regNext[14] dBusWishbone_DAT_MISO_regNext[15] dBusWishbone_DAT_MISO_regNext[16] dBusWishbone_DAT_MISO_regNext[17] dBusWishbone_DAT_MISO_regNext[18] dBusWishbone_DAT_MISO_regNext[19] dBusWishbone_DAT_MISO_regNext[20] dBusWishbone_DAT_MISO_regNext[21] dBusWishbone_DAT_MISO_regNext[22] dBusWishbone_DAT_MISO_regNext[23] dBusWishbone_DAT_MISO_regNext[24] dBusWishbone_DAT_MISO_regNext[25] dBusWishbone_DAT_MISO_regNext[26] dBusWishbone_DAT_MISO_regNext[27] dBusWishbone_DAT_MISO_regNext[28] dBusWishbone_DAT_MISO_regNext[29] dBusWishbone_DAT_MISO_regNext[30] dBusWishbone_DAT_MISO_regNext[31] dataCache_1_io_mem_cmd_payload_data[0] dataCache_1_io_mem_cmd_payload_data[1] dataCache_1_io_mem_cmd_payload_data[2] dataCache_1_io_mem_cmd_payload_data[3] dataCache_1_io_mem_cmd_payload_data[4] dataCache_1_io_mem_cmd_payload_data[5] dataCache_1_io_mem_cmd_payload_data[6] dataCache_1_io_mem_cmd_payload_data[7] dataCache_1_io_mem_cmd_payload_data[8] dataCache_1_io_mem_cmd_payload_data[9] dataCache_1_io_mem_cmd_payload_data[10] dataCache_1_io_mem_cmd_payload_data[11] dataCache_1_io_mem_cmd_payload_data[12] dataCache_1_io_mem_cmd_payload_data[13] dataCache_1_io_mem_cmd_payload_data[14] dataCache_1_io_mem_cmd_payload_data[15] dataCache_1_io_mem_cmd_payload_data[16] dataCache_1_io_mem_cmd_payload_data[17] dataCache_1_io_mem_cmd_payload_data[18] dataCache_1_io_mem_cmd_payload_data[19] dataCache_1_io_mem_cmd_payload_data[20] dataCache_1_io_mem_cmd_payload_data[21] dataCache_1_io_mem_cmd_payload_data[22] dataCache_1_io_mem_cmd_payload_data[23] dataCache_1_io_mem_cmd_payload_data[24] dataCache_1_io_mem_cmd_payload_data[25] dataCache_1_io_mem_cmd_payload_data[26] dataCache_1_io_mem_cmd_payload_data[27] dataCache_1_io_mem_cmd_payload_data[28] dataCache_1_io_mem_cmd_payload_data[29] dataCache_1_io_mem_cmd_payload_data[30] dataCache_1_io_mem_cmd_payload_data[31] decode_to_execute_PC_0_0_mod[0] decode_to_execute_PC_0_0_mod[1] decode_to_execute_PC_0_0_mod[2] decode_to_execute_PC_0_0_mod[3] decode_to_execute_PC_0_0_mod[4] decode_to_execute_PC_0_0_mod[5] decode_to_execute_PC_0_0_mod[6] decode_to_execute_PC_0_0_mod[7] decode_to_execute_PC_0_0_mod[8] decode_to_execute_PC_0_0_mod[9] dsp_join_kb_12[0] dsp_join_kb_12[1] dsp_join_kb_12[2] dsp_join_kb_12[3] dsp_join_kb_12[4] dsp_join_kb_12[5] dsp_join_kb_12[6] dsp_join_kb_12[7] dsp_join_kb_12[8] dsp_join_kb_12[9] decode_to_execute_BRANCH_CTRL_mod_Q_0 decode_to_execute_PREDICTION_HAD_BRANCHED2 N_7 decode_to_execute_IS_CSR CsrPlugin_mip_MEIP CsrPlugin_mie_MEIE decode_to_execute_SRC2_CTRL_1_rep1 execute_to_memory_MEMORY_ENABLE execute_CsrPlugin_csr_3008 execute_CsrPlugin_csr_835 N_728 N_722 N_727 N_719 N_718 N_717 decode_to_execute_MEMORY_MANAGMENT execute_CsrPlugin_csr_833 when_MulDivIterativePlugin_l128 _zz_decode_RS2_1_1_sqmuxa N_1131 dsp_join_kb_9_5_rep1 N_1146 decode_to_execute_SRC_USE_SUB_LESS N_4148 N_185 IBusCachedPlugin_decodeExceptionPort_valid _zz_decode_RS2_1_0_sqmuxa _zz_decode_RS2_1_2_sqmuxa when_DBusCachedPlugin_l458_537 BranchPlugin_branchExceptionPort_valid _zz_decode_RS2_sn_N_5 N_28 N_26 DBusCachedPlugin_exceptionBus_valid_5 memory_arbitration_isStuck_i un1_sys_rst execute_to_memory_MEMORY_WR when_DBusCachedPlugin_l458_i N_63 N_55 _zz_decode_RS2_sn_N_4 when_DBusCachedPlugin_l458 decode_to_execute_MEMORY_ENABLE dataCache_1_io_cpu_writeBack_isValid N_3480 execute_arbitration_isValid dataCache_1_io_mem_cmd_rValid decode_to_execute_IS_DIV decode_to_execute_IS_RS1_SIGNED execute_to_memory_IS_DIV memory_DivPlugin_div_done memory_arbitration_isValid dsp_split_kb_11 memory_to_writeBack_MEMORY_ENABLE writeBack_arbitration_isValid _zz_decode_RS2_2_sn_N_2 _zz_dBus_rsp_valid decode_to_execute_INSTRUCTION_12_rep1 decode_to_execute_INSTRUCTION_13_rep1
.outputs memory_DivPlugin_accumulator_7[0] memory_DivPlugin_accumulator_7[1] memory_DivPlugin_accumulator_7[2] memory_DivPlugin_accumulator_7[3] memory_DivPlugin_accumulator_7[4] memory_DivPlugin_accumulator_7[5] memory_DivPlugin_accumulator_7[6] memory_DivPlugin_accumulator_7[7] memory_DivPlugin_accumulator_7[8] memory_DivPlugin_accumulator_7[9] memory_DivPlugin_accumulator_7[10] memory_DivPlugin_accumulator_7[11] memory_DivPlugin_accumulator_7[12] memory_DivPlugin_accumulator_7[13] memory_DivPlugin_accumulator_7[14] memory_DivPlugin_accumulator_7[15] memory_DivPlugin_accumulator_7[16] memory_DivPlugin_accumulator_7[17] memory_DivPlugin_accumulator_7[18] memory_DivPlugin_accumulator_7[19] memory_DivPlugin_accumulator_7[20] memory_DivPlugin_accumulator_7[21] memory_DivPlugin_accumulator_7[22] memory_DivPlugin_accumulator_7[23] memory_DivPlugin_accumulator_7[24] memory_DivPlugin_accumulator_7[25] memory_DivPlugin_accumulator_7[26] memory_DivPlugin_accumulator_7[27] memory_DivPlugin_accumulator_7[28] memory_DivPlugin_accumulator_7[29] memory_DivPlugin_accumulator_7[30] memory_DivPlugin_accumulator_7[31] dataCache_1_io_cpu_writeBack_data_15 dataCache_1_io_cpu_writeBack_data_23 dataCache_1_io_cpu_writeBack_data_20 dataCache_1_io_cpu_writeBack_data_28 dataCache_1_io_cpu_writeBack_data_3 dataCache_1_io_cpu_writeBack_data_19 dataCache_1_io_cpu_writeBack_data_11 dataCache_1_io_cpu_writeBack_data_27 dataCache_1_io_cpu_writeBack_data_18 dataCache_1_io_cpu_writeBack_data_26 dataCache_1_io_cpu_writeBack_data_1 dataCache_1_io_cpu_writeBack_data_17 dataCache_1_io_cpu_writeBack_data_9 dataCache_1_io_cpu_writeBack_data_25 dataCache_1_io_cpu_writeBack_data_0 dataCache_1_io_cpu_writeBack_data_16 dataCache_1_io_cpu_writeBack_data_8 dataCache_1_io_cpu_writeBack_data_24 dataCache_1_io_cpu_writeBack_data_14 dataCache_1_io_cpu_writeBack_data_22 dataCache_1_io_cpu_writeBack_data_13 dataCache_1_io_cpu_writeBack_data_5 dataCache_1_io_cpu_writeBack_data_21 _zz_memory_DivPlugin_div_result[0] _zz_memory_DivPlugin_div_result[1] _zz_memory_DivPlugin_div_result[2] _zz_memory_DivPlugin_div_result[3] _zz_memory_DivPlugin_div_result[4] _zz_memory_DivPlugin_div_result[5] _zz_memory_DivPlugin_div_result[6] _zz_memory_DivPlugin_div_result[7] _zz_memory_DivPlugin_div_result[8] _zz_memory_DivPlugin_div_result[9] _zz_memory_DivPlugin_div_result[10] _zz_memory_DivPlugin_div_result[11] _zz_memory_DivPlugin_div_result[12] _zz_memory_DivPlugin_div_result[13] _zz_memory_DivPlugin_div_result[14] _zz_memory_DivPlugin_div_result[15] _zz_memory_DivPlugin_div_result[16] _zz_memory_DivPlugin_div_result[17] _zz_memory_DivPlugin_div_result[18] _zz_memory_DivPlugin_div_result[19] _zz_memory_DivPlugin_div_result[20] _zz_memory_DivPlugin_div_result[21] _zz_memory_DivPlugin_div_result[22] _zz_memory_DivPlugin_div_result[23] _zz_memory_DivPlugin_div_result[24] _zz_memory_DivPlugin_div_result[25] _zz_memory_DivPlugin_div_result[26] _zz_memory_DivPlugin_div_result[27] _zz_memory_DivPlugin_div_result[28] _zz_memory_DivPlugin_div_result[29] _zz_memory_DivPlugin_div_result[30] _zz_memory_DivPlugin_div_result[31] dataCache_1_io_mem_cmd_s2mPipe_payload_address_2 dataCache_1_io_mem_cmd_s2mPipe_payload_address_1 dataCache_1_io_mem_cmd_s2mPipe_payload_address_0 dataCache_1_io_mem_cmd_s2mPipe_payload_address_8 dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 _zz_execute_MEMORY_STORE_DATA_RF_16 _zz_execute_MEMORY_STORE_DATA_RF_0 _zz_execute_MEMORY_STORE_DATA_RF_1 _zz_execute_MEMORY_STORE_DATA_RF_2 _zz_execute_MEMORY_STORE_DATA_RF_5 _zz_execute_MEMORY_STORE_DATA_RF_3 _zz_execute_MEMORY_STORE_DATA_RF_8 _zz_execute_SrcPlugin_addSub_3_1 _zz_execute_SrcPlugin_addSub_3_15 _zz_execute_SrcPlugin_addSub_3_0 dataCache_1_io_mem_cmd_payload_address[2] dataCache_1_io_mem_cmd_payload_address[3] dataCache_1_io_mem_cmd_payload_address[4] dataCache_1_io_mem_cmd_payload_address[5] dataCache_1_io_mem_cmd_payload_address[6] dataCache_1_io_mem_cmd_payload_address[7] dataCache_1_io_mem_cmd_payload_address[8] dataCache_1_io_mem_cmd_payload_address[9] dataCache_1_io_mem_cmd_payload_address[10] dataCache_1_io_mem_cmd_payload_address[11] dataCache_1_io_mem_cmd_payload_address[12] dataCache_1_io_mem_cmd_payload_address[13] dataCache_1_io_mem_cmd_payload_address[14] dataCache_1_io_mem_cmd_payload_address[15] dataCache_1_io_mem_cmd_payload_address[16] dataCache_1_io_mem_cmd_payload_address[17] dataCache_1_io_mem_cmd_payload_address[18] dataCache_1_io_mem_cmd_payload_address[19] dataCache_1_io_mem_cmd_payload_address[20] dataCache_1_io_mem_cmd_payload_address[21] dataCache_1_io_mem_cmd_payload_address[22] dataCache_1_io_mem_cmd_payload_address[23] dataCache_1_io_mem_cmd_payload_address[24] dataCache_1_io_mem_cmd_payload_address[25] dataCache_1_io_mem_cmd_payload_address[26] dataCache_1_io_mem_cmd_payload_address[27] dataCache_1_io_mem_cmd_payload_address[28] dataCache_1_io_mem_cmd_payload_address[29] dataCache_1_io_mem_cmd_payload_address[30] dataCache_1_io_mem_cmd_payload_address[31] dataCache_1_io_mem_cmd_payload_size[0] dataCache_1_io_mem_cmd_payload_size[1] dataCache_1_io_mem_cmd_payload_size[2] dataCache_1_io_mem_cmd_s2mPipe_payload_size[0] dataCache_1_io_mem_cmd_s2mPipe_payload_size[1] dataCache_1_io_mem_cmd_s2mPipe_payload_size[2] _zz_decode_RS2_1[6] _zz_decode_RS2_1[7] _zz_decode_RS2_1[8] _zz_decode_RS2_1[9] _zz_decode_RS2_1[10] _zz_decode_RS2_1[11] _zz_decode_RS2_1[12] _zz_decode_RS2_1[13] _zz_decode_RS2_1[14] _zz_decode_RS2_1[15] _zz_decode_RS2_1[16] _zz_decode_RS2_1[17] _zz_decode_RS2_1[18] _zz_decode_RS2_1[19] _zz_decode_RS2_1[20] _zz_decode_RS2_1[21] _zz_decode_RS2_1[22] _zz_decode_RS2_1[23] _zz_decode_RS2_1[24] _zz_decode_RS2_1[25] execute_to_memory_SHIFT_RIGHT_m_0_0 execute_to_memory_SHIFT_RIGHT_m_0_4 execute_to_memory_SHIFT_RIGHT_m_0_6 execute_to_memory_SHIFT_RIGHT_m_0_8 execute_to_memory_SHIFT_RIGHT_m_0_7 _zz_decode_RS2_1_0_iv_0_8 _zz_decode_RS2_1_0_iv_0_4 _zz_decode_RS2_1_0_iv_0_2 _zz_decode_RS2_1_0_iv_0_0 _zz_decode_RS2_1_0_iv_0_1 _zz_decode_RS2_1_0_iv_1_0 _zz_decode_RS2[10] _zz_decode_RS2[11] _zz_execute_SRC2_5_3_RNIFAKD2_0 stageB_dataReadRsp_0_0 stageB_dataReadRsp_0_1 stageB_dataReadRsp_0_5 stageB_dataReadRsp_0_7 stageB_dataReadRsp_0_9 stageB_dataReadRsp_0_13 stageB_dataReadRsp_0_15 stageB_dataReadRsp_0_16 stageB_dataReadRsp_0_17 stageB_dataReadRsp_0_21 stageB_dataReadRsp_0_23 stageB_dataReadRsp_0_25 stageB_dataReadRsp_0_29 stageB_dataReadRsp_0_31 memory_to_writeBack_INSTRUCTION[12] memory_to_writeBack_INSTRUCTION[13] memory_to_writeBack_INSTRUCTION[14] _zz_writeBack_DBusCachedPlugin_rspShifted_0 CsrPlugin_csrMapping_readDataInit[10] CsrPlugin_csrMapping_readDataInit[11] dataCache_1_io_mem_cmd_payload_mask[0] dataCache_1_io_mem_cmd_payload_mask[1] dataCache_1_io_mem_cmd_payload_mask[2] dataCache_1_io_mem_cmd_payload_mask[3] execute_FullBarrelShifterPlugin_reversed_0 loader_counter_value[0] loader_counter_value[1] dsp_join_kb_19_0 dsp_join_kb_19_7 dsp_join_kb_19_8 dsp_join_kb_19_9 dsp_join_kb_19_10 dsp_join_kb_19_12 dsp_join_kb_19_16 dsp_join_kb_19_18 dsp_join_kb_19_23 dsp_join_kb_19_29 N_3535 N_3557 N_3546 N_3579 N_3568 N_3601 N_3590 N_3623 N_3612 N_3645 N_3634 N_3667 N_3656 N_3689 N_3678 N_3711 N_3700 N_3733 N_3722 N_3755 N_3744 N_3777 N_3766 N_3799 N_3788 N_3821 N_3810 N_3843 N_3832 N_3865 N_3854 N_3876 execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z io_cpu_redo_0_sqmuxa_1_1z un2_execute_FullBarrelShifterPlugin_reversed_1z execute_BranchPlugin_branchAdder _zz_when_CsrPlugin_l952_2_1z when_DataCache_l980_1z dataCache_1_io_cpu_writeBack_unalignedAccess N_6_mux dataCache_1_io_cpu_redo dataCache_1_io_mem_cmd_s2mPipe_valid_1z CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z N_88_0 dataCache_1_io_mem_cmd_valid execute_BranchPlugin_eq_0_I_92_1z loader_valid_regNext_1z stageB_flusher_waitDone_1z stageB_mmuRsp_isIoAccess_1z stageB_mmuRsp_isIoAccess_rep1_1z memory_to_writeBack_MEMORY_WR N_121_0 N_59 N_931 N_761 N_760 when_CsrPlugin_l1180_1z memory_DivPlugin_rs1_0_sqmuxa stageB_unaligned_1z dataCache_1_io_cpu_writeBack_accessError _zz_memory_DivPlugin_rs1_1z _zz_decode_RS2_2_sn_N_4 dataCache_1_io_cpu_execute_refilling dsp_split_kb_28
.names $false
.names $true
1
.names $undef
.subckt LUT4 A=CsrPlugin_mtval_0 B=_zz_CsrPlugin_csrMapping_readDataInit_0 C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27414.8-27420.2"
.param INIT "0xECA0"
.subckt LUT4 A=N_760 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL_0 D=execute_SrcPlugin_addSub[10] Z=_zz_decode_RS2[10]
.cname CsrPlugin_csrMapping_readDataInit_RNICPO96[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26098.8-26104.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[10] A1=_zz_execute_SRC1_8 B0=_zz_execute_SRC1_8 B1=_zz_execute_SRC2_5_9 C0=_zz_execute_SRC2_5_9 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180_1z D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_760
.cname CsrPlugin_csrMapping_readDataInit_RNIKS825[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25000.11-25011.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_mepc_0 B=CsrPlugin_csrMapping_readDataInit_0 C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[10]
.cname CsrPlugin_csrMapping_readDataInit_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27276.8-27282.2"
.param INIT "0xECEC"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5 B=N_3485 C=dataCache_1_io_cpu_writeBack_isValid D=memory_to_writeBack_REGFILE_WRITE_DATA_30 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26055.8-26061.2"
.param INIT "0xEC4C"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid B=N_3482 C=execute_to_memory_BRANCH_CALC[30] D=GND_0 Z=N_3485
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26125.8-26131.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_18 B=N_3480 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL_0 Z=N_3482
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24634.8-24640.2"
.param INIT "0xACCC"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5 B=N_3517 C=dataCache_1_io_cpu_writeBack_isValid D=memory_to_writeBack_REGFILE_WRITE_DATA_31 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26046.8-26052.2"
.param INIT "0xEC4C"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid B=N_3514 C=execute_to_memory_BRANCH_CALC[31] D=GND_0 Z=N_3517
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26116.8-26122.2"
.param INIT "0xE4E4"
.subckt LUT4 A=dsp_join_kb_9_0 B=N_3512 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL_0 Z=N_3514
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24643.8-24649.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid B=dsp_join_kb_4_0 C=dsp_join_kb_8_0 D=GND_0 Z=N_3512
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26395.8-26401.2"
.param INIT "0xE4E4"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5 B=N_3453 C=dataCache_1_io_cpu_writeBack_isValid D=memory_to_writeBack_REGFILE_WRITE_DATA_29 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26064.8-26070.2"
.param INIT "0xEC4C"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid B=N_3450 C=execute_to_memory_BRANCH_CALC[29] D=GND_0 Z=N_3453
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26134.8-26140.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_17 B=N_3448 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL_0 Z=N_3450
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24625.8-24631.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid B=dsp_join_kb_7_0 C=dsp_join_kb_18_0 D=GND_0 Z=N_3448
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26404.8-26410.2"
.param INIT "0xD8D8"
.subckt VLO Z=GND_0
.cname GND_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29155.7-29157.2"
.subckt VHI Z=VCC
.cname VCC_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29159.7-29161.2"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[10] C=execute_to_memory_REGFILE_WRITE_DATA[10] D=execute_to_memory_SHIFT_RIGHT_m[21] Z=_zz_decode_RS2_1[10]
.cname _zz_decode_RS2_1_0_iv[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26233.8-26239.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[11] C=execute_to_memory_REGFILE_WRITE_DATA[11] D=execute_to_memory_SHIFT_RIGHT_m[20] Z=_zz_decode_RS2_1[11]
.cname _zz_decode_RS2_1_0_iv[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26242.8-26248.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[12] C=execute_to_memory_REGFILE_WRITE_DATA[12] D=execute_to_memory_SHIFT_RIGHT_m[19] Z=_zz_decode_RS2_1[12]
.cname _zz_decode_RS2_1_0_iv[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26305.8-26311.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[13] C=execute_to_memory_REGFILE_WRITE_DATA[13] D=execute_to_memory_SHIFT_RIGHT_m[18] Z=_zz_decode_RS2_1[13]
.cname _zz_decode_RS2_1_0_iv[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26314.8-26320.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[14] C=execute_to_memory_REGFILE_WRITE_DATA[14] D=execute_to_memory_SHIFT_RIGHT_m[17] Z=_zz_decode_RS2_1[14]
.cname _zz_decode_RS2_1_0_iv[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26350.8-26356.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[15] C=execute_to_memory_REGFILE_WRITE_DATA[15] D=execute_to_memory_SHIFT_RIGHT_m[16] Z=_zz_decode_RS2_1[15]
.cname _zz_decode_RS2_1_0_iv[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26323.8-26329.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0_0 C=execute_to_memory_REGFILE_WRITE_DATA[16] D=execute_to_memory_SHIFT_RIGHT_m_0_8 Z=_zz_decode_RS2_1[16]
.cname _zz_decode_RS2_1_0_iv[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26332.8-26338.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0_1 C=execute_to_memory_REGFILE_WRITE_DATA[17] D=execute_to_memory_SHIFT_RIGHT_m_0_7 Z=_zz_decode_RS2_1[17]
.cname _zz_decode_RS2_1_0_iv[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26341.8-26347.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0_2 C=execute_to_memory_REGFILE_WRITE_DATA[18] D=execute_to_memory_SHIFT_RIGHT_m_0_6 Z=_zz_decode_RS2_1[18]
.cname _zz_decode_RS2_1_0_iv[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26287.8-26293.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[19] C=execute_to_memory_REGFILE_WRITE_DATA[19] D=execute_to_memory_SHIFT_RIGHT_m_0[12] Z=_zz_decode_RS2_1[19]
.cname _zz_decode_RS2_1_0_iv[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26296.8-26302.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0_4 C=execute_to_memory_REGFILE_WRITE_DATA[20] D=execute_to_memory_SHIFT_RIGHT_m_0_4 Z=_zz_decode_RS2_1[20]
.cname _zz_decode_RS2_1_0_iv[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26224.8-26230.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[21] C=execute_to_memory_REGFILE_WRITE_DATA[21] D=execute_to_memory_SHIFT_RIGHT_m_0[10] Z=_zz_decode_RS2_1[21]
.cname _zz_decode_RS2_1_0_iv[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26215.8-26221.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[22] C=execute_to_memory_REGFILE_WRITE_DATA[22] D=execute_to_memory_SHIFT_RIGHT_m_0[9] Z=_zz_decode_RS2_1[22]
.cname _zz_decode_RS2_1_0_iv[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26251.8-26257.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[23] C=execute_to_memory_REGFILE_WRITE_DATA[23] D=execute_to_memory_SHIFT_RIGHT_m_0[8] Z=_zz_decode_RS2_1[23]
.cname _zz_decode_RS2_1_0_iv[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26260.8-26266.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0_8 C=execute_to_memory_REGFILE_WRITE_DATA[24] D=execute_to_memory_SHIFT_RIGHT_m_0_0 Z=_zz_decode_RS2_1[24]
.cname _zz_decode_RS2_1_0_iv[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26179.8-26185.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[25] C=execute_to_memory_REGFILE_WRITE_DATA[25] D=execute_to_memory_SHIFT_RIGHT_m_0[6] Z=_zz_decode_RS2_1[25]
.cname _zz_decode_RS2_1_0_iv[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26188.8-26194.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[6] C=execute_to_memory_REGFILE_WRITE_DATA[6] D=execute_to_memory_SHIFT_RIGHT_m[25] Z=_zz_decode_RS2_1[6]
.cname _zz_decode_RS2_1_0_iv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26197.8-26203.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_1_0 C=execute_to_memory_REGFILE_WRITE_DATA[7] D=GND_0 Z=_zz_decode_RS2_1[7]
.cname _zz_decode_RS2_1_0_iv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26206.8-26212.2"
.param INIT "0xECEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[8] C=execute_to_memory_REGFILE_WRITE_DATA[8] D=execute_to_memory_SHIFT_RIGHT_m[23] Z=_zz_decode_RS2_1[8]
.cname _zz_decode_RS2_1_0_iv[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26278.8-26284.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa B=_zz_decode_RS2_1_0_iv_0[9] C=execute_to_memory_REGFILE_WRITE_DATA[9] D=execute_to_memory_SHIFT_RIGHT_m[22] Z=_zz_decode_RS2_1[9]
.cname _zz_decode_RS2_1_0_iv[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26269.8-26275.2"
.param INIT "0xFFEC"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[16] C=memory_DivPlugin_div_result_mod_Q[16] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0_0
.cname _zz_decode_RS2_1_0_iv_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26891.8-26897.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[17] C=memory_DivPlugin_div_result_mod_Q[17] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0_1
.cname _zz_decode_RS2_1_0_iv_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26909.8-26915.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[18] C=memory_DivPlugin_div_result_mod_Q[18] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0_2
.cname _zz_decode_RS2_1_0_iv_0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27017.8-27023.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[20] C=memory_DivPlugin_div_result_mod_Q[20] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0_4
.cname _zz_decode_RS2_1_0_iv_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26963.8-26969.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[24] C=memory_DivPlugin_div_result_mod_Q[24] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0_8
.cname _zz_decode_RS2_1_0_iv_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26954.8-26960.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[10] C=memory_DivPlugin_div_result_mod_Q[10] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[10]
.cname _zz_decode_RS2_1_0_iv_0_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26882.8-26888.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[11] C=memory_DivPlugin_div_result_mod_Q[11] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[11]
.cname _zz_decode_RS2_1_0_iv_0_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26900.8-26906.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[12] C=memory_DivPlugin_div_result_mod_Q[12] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[12]
.cname _zz_decode_RS2_1_0_iv_0_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26945.8-26951.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[13] C=memory_DivPlugin_div_result_mod_Q[13] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[13]
.cname _zz_decode_RS2_1_0_iv_0_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26990.8-26996.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[14] C=memory_DivPlugin_div_result_mod_Q[14] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[14]
.cname _zz_decode_RS2_1_0_iv_0_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26864.8-26870.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[15] C=memory_DivPlugin_div_result_mod_Q[15] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[15]
.cname _zz_decode_RS2_1_0_iv_0_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26999.8-27005.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[19] C=memory_DivPlugin_div_result_mod_Q[19] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[19]
.cname _zz_decode_RS2_1_0_iv_0_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26927.8-26933.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[21] C=memory_DivPlugin_div_result_mod_Q[21] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[21]
.cname _zz_decode_RS2_1_0_iv_0_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27035.8-27041.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[22] C=memory_DivPlugin_div_result_mod_Q[22] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[22]
.cname _zz_decode_RS2_1_0_iv_0_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26873.8-26879.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[23] C=memory_DivPlugin_div_result_mod_Q[23] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[23]
.cname _zz_decode_RS2_1_0_iv_0_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26936.8-26942.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[25] C=memory_DivPlugin_div_result_mod_Q[25] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[25]
.cname _zz_decode_RS2_1_0_iv_0_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27008.8-27014.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[6] C=memory_DivPlugin_div_result_mod_Q[6] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[6]
.cname _zz_decode_RS2_1_0_iv_0_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26918.8-26924.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[7] C=memory_DivPlugin_div_result_mod_Q[7] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[7]
.cname _zz_decode_RS2_1_0_iv_0_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27026.8-27032.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[8] C=memory_DivPlugin_div_result_mod_Q[8] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[8]
.cname _zz_decode_RS2_1_0_iv_0_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26972.8-26978.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa B=execute_to_memory_SHIFT_RIGHT[9] C=memory_DivPlugin_div_result_mod_Q[9] D=when_MulDivIterativePlugin_l128 Z=_zz_decode_RS2_1_0_iv_0[9]
.cname _zz_decode_RS2_1_0_iv_0_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26981.8-26987.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=_zz_decode_RS2_1_0_iv_0[7] C=execute_to_memory_SHIFT_RIGHT[24] D=GND_0 Z=_zz_decode_RS2_1_0_iv_1_0
.cname _zz_decode_RS2_1_0_iv_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26386.8-26392.2"
.param INIT "0xECEC"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[21] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[21]
.cname _zz_decode_RS2_1_0_iv_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27089.8-27095.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[20] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[20]
.cname _zz_decode_RS2_1_0_iv_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27098.8-27104.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[19] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[19]
.cname _zz_decode_RS2_1_0_iv_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27161.8-27167.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[18] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[18]
.cname _zz_decode_RS2_1_0_iv_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27170.8-27176.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[17] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[17]
.cname _zz_decode_RS2_1_0_iv_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27197.8-27203.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[16] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[16]
.cname _zz_decode_RS2_1_0_iv_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27206.8-27212.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[12] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[12]
.cname _zz_decode_RS2_1_0_iv_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27188.8-27194.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[10] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[10]
.cname _zz_decode_RS2_1_0_iv_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27116.8-27122.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[9] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[9]
.cname _zz_decode_RS2_1_0_iv_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27143.8-27149.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[8] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[8]
.cname _zz_decode_RS2_1_0_iv_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27152.8-27158.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[6] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[6]
.cname _zz_decode_RS2_1_0_iv_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27080.8-27086.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[25] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[25]
.cname _zz_decode_RS2_1_0_iv_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27062.8-27068.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[23] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[23]
.cname _zz_decode_RS2_1_0_iv_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27125.8-27131.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[22] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[22]
.cname _zz_decode_RS2_1_0_iv_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27134.8-27140.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_2_sn_N_2 B=writeBack_arbitration_isValid C=memory_to_writeBack_MEMORY_ENABLE D=GND_0 Z=_zz_decode_RS2_2_sn_N_4
.cname _zz_decode_RS2_2_sn_m3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24094.8-24100.2"
.param INIT "0x4040"
.subckt LUT4 A=decode_to_execute_BRANCH_CTRL_mod_Q_0 B=dsp_split_kb_11 C=GND_0 D=GND_0 Z=execute_BranchPlugin_branchAdder
.cname _zz_execute_BRANCH_COND_RESULT_111
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28215.8-28221.2"
.param INIT "0x8888"
.subckt LUT4 A=N_717 B=decode_to_execute_INSTRUCTION_1 C=dsp_join_kb_14_0 D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_8
.cname _zz_execute_MEMORY_STORE_DATA_RF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27458.8-27464.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_719 B=N_727 C=decode_to_execute_INSTRUCTION_0 D=decode_to_execute_INSTRUCTION_1 Z=_zz_execute_MEMORY_STORE_DATA_RF_2
.cname _zz_execute_MEMORY_STORE_DATA_RF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27318.8-27324.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_728 B=decode_to_execute_INSTRUCTION_0 C=decode_to_execute_INSTRUCTION_1 D=execute_RS2_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_3
.cname _zz_execute_MEMORY_STORE_DATA_RF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27334.8-27340.2"
.param INIT "0xABA8"
.subckt LUT4 A=N_722 B=decode_to_execute_INSTRUCTION_0 C=decode_to_execute_INSTRUCTION_1 D=execute_RS2_10 Z=_zz_execute_MEMORY_STORE_DATA_RF_5
.cname _zz_execute_MEMORY_STORE_DATA_RF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27326.8-27332.2"
.param INIT "0xFE02"
.subckt LUT4 A=N_717 B=decode_to_execute_INSTRUCTION_0 C=decode_to_execute_INSTRUCTION_1 D=execute_RS2_5 Z=_zz_execute_MEMORY_STORE_DATA_RF_0
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27302.8-27308.2"
.param INIT "0xFE02"
.subckt LUT4 A=N_718 B=decode_to_execute_INSTRUCTION_0 C=decode_to_execute_INSTRUCTION_1 D=execute_RS2_6 Z=_zz_execute_MEMORY_STORE_DATA_RF_1
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27310.8-27316.2"
.param INIT "0xFE02"
.subckt LUT4 A=N_717 B=decode_to_execute_INSTRUCTION_0 C=execute_RS2_5 D=GND_0 Z=N_1055
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27441.8-27447.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1055 B=decode_to_execute_INSTRUCTION_1 C=dsp_join_kb_14_8 D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_16
.cname _zz_execute_MEMORY_STORE_DATA_RF_0_RNI6OVP[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27258.8-27264.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_26 B=N_28 C=_zz_execute_SRC2_5_0 D=GND_0 Z=N_59
.cname _zz_execute_SHIFT_RIGHT_1_59
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26082.8-26088.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_55 A1=N_63 B0=N_59 B1=_zz_execute_SHIFT_RIGHT_1_0 C0=_zz_execute_SRC2_5_1 C1=_zz_execute_SRC2_5_1 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_2 Z=N_121_0
.cname _zz_execute_SHIFT_RIGHT_1_59_RNIUMIB5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25045.11-25056.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_55 B=N_59 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_88_0
.cname _zz_execute_SHIFT_RIGHT_1_88
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26037.8-26043.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_728 B=decode_to_execute_PC_0_0_mod[3] C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1132
.cname _zz_execute_SRC2_5_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27450.8-27456.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_1132 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5
.cname _zz_execute_SRC2_5_3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27250.8-27256.2"
.param INIT "0xBE82"
.subckt LUT4 A=_zz_execute_SRC1_8 B=_zz_execute_SRC1_9 C=_zz_execute_SRC2_5_9 D=_zz_execute_SRC2_5 Z=_zz_execute_SRC2_5_3_RNIFAKD2_0
.cname _zz_execute_SRC2_5_3_RNIFAKD2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26019.8-26025.2"
.param INIT "0x8421"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[11] A1=_zz_execute_SRC1_9 B0=_zz_execute_SRC1_9 B1=_zz_execute_SRC2_5 C0=_zz_execute_SRC2_5 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180_1z D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_761
.cname _zz_execute_SRC2_5_3_RNII1LQ2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25015.11-25026.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_761 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL_0 D=execute_SrcPlugin_addSub[11] Z=_zz_decode_RS2[11]
.cname _zz_execute_SRC2_5_3_RNIJHPC4[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26090.8-26096.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_1131 B=N_4148 C=decode_to_execute_INSTRUCTION_18 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3_0
.cname _zz_execute_SrcPlugin_addSub_3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26837.8-26843.2"
.param INIT "0x1DE2"
.subckt LUT4 A=N_1132 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3_1
.cname _zz_execute_SrcPlugin_addSub_3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26783.8-26789.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1146 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3_15
.cname _zz_execute_SrcPlugin_addSub_3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26828.8-26834.2"
.param INIT "0x1ED2"
.subckt LUT4 A=decode_to_execute_IS_DIV B=decode_to_execute_IS_RS1_SIGNED C=dsp_join_kb_12[9] D=GND_0 Z=_zz_memory_DivPlugin_rs1_1z
.cname _zz_memory_DivPlugin_rs1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27405.8-27411.2"
.param INIT "0x8080"
.subckt LUT4 A=CsrPlugin_mie_MEIE B=CsrPlugin_mip_MEIP C=GND_0 D=GND_0 Z=_zz_when_CsrPlugin_l952_2_1z
.cname _zz_when_CsrPlugin_l952_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28206.8-28212.2"
.param INIT "0x8888"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0 B=decode_to_execute_INSTRUCTION_1 C=execute_SrcPlugin_addSub[0] D=execute_SrcPlugin_addSub[1] Z=stage0_mask[3]
.cname dataCache_1.stage0_mask_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27044.8-27050.2"
.param INIT "0xFECC"
.subckt LUT4 A=execute_SrcPlugin_addSub[0] B=execute_SrcPlugin_addSub[1] C=GND_0 D=GND_0 Z=stage0_mask[0]
.cname dataCache_1.stage0_mask_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28233.8-28239.2"
.param INIT "0x1111"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0 B=decode_to_execute_INSTRUCTION_1 C=execute_SrcPlugin_addSub[0] D=execute_SrcPlugin_addSub[1] Z=stage0_mask[1]
.cname dataCache_1.stage0_mask_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27233.8-27239.2"
.param INIT "0x00FE"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0 B=decode_to_execute_INSTRUCTION_1 C=execute_SrcPlugin_addSub[0] D=execute_SrcPlugin_addSub[1] Z=stage0_mask[2]
.cname dataCache_1.stage0_mask_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26846.8-26852.2"
.param INIT "0x0FEC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[27] B=dataCache_1_io_mem_cmd_rData_data_0 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_0
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27476.8-27482.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_valid C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_valid_1z
.cname dataCache_1_io_mem_cmd_s2mPipe_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26107.8-26113.2"
.param INIT "0xEEEE"
.subckt LUT4 A=dataWriteCmd_valid_0_a3_0 B=io_cpu_redo_0_sqmuxa C=when_DataCache_l1051 D=when_DataCache_l1075 Z=dataWriteCmd_valid
.cname dataWriteCmd_valid_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26170.8-26176.2"
.param INIT "0xFF08"
.subckt LUT4 A=stageB_waysHitsBeforeInvalidate B=memory_to_writeBack_MEMORY_WR C=GND_0 D=GND_0 Z=dataWriteCmd_valid_0_a3_0
.cname dataWriteCmd_valid_0_a3_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28269.8-28275.2"
.param INIT "0x8888"
.subckt LUT4 A=dsp_join_kb_12[2] B=decode_to_execute_PC_0_0_mod[2] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_8
.cname execute_BranchPlugin_branch_src1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24121.8-24127.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[3] B=decode_to_execute_PC_0_0_mod[3] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_9
.cname execute_BranchPlugin_branch_src1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24130.8-24136.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[4] B=decode_to_execute_PC_0_0_mod[4] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_10
.cname execute_BranchPlugin_branch_src1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24139.8-24145.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[5] B=decode_to_execute_PC_0_0_mod[5] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_12
.cname execute_BranchPlugin_branch_src1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24148.8-24154.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[6] B=decode_to_execute_PC_0_0_mod[6] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_16
.cname execute_BranchPlugin_branch_src1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24157.8-24163.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[7] B=decode_to_execute_PC_0_0_mod[7] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_18
.cname execute_BranchPlugin_branch_src1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24166.8-24172.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[8] B=decode_to_execute_PC_0_0_mod[8] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_23
.cname execute_BranchPlugin_branch_src1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24175.8-24181.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[9] B=decode_to_execute_PC_0_0_mod[9] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_29
.cname execute_BranchPlugin_branch_src1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24184.8-24190.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[0] B=decode_to_execute_PC_0_0_mod[0] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_0
.cname execute_BranchPlugin_branch_src1_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24103.8-24109.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_12[1] B=decode_to_execute_PC_0_0_mod[1] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q_0 Z=dsp_join_kb_19_7
.cname execute_BranchPlugin_branch_src1_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24112.8-24118.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_PREDICTION_HAD_BRANCHED2 B=dsp_split_kb_11 C=decode_to_execute_BRANCH_CTRL_mod_Q_0 D=GND_0 Z=execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z
.cname execute_BranchPlugin_branch_src2_0_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28391.8-28397.2"
.param INIT "0x2A2A"
.subckt LUT4 A=_zz_execute_SRC1_0 B=_zz_execute_SRC1_1 C=_zz_execute_SRC2_5_1 D=_zz_execute_SRC2_5_2 Z=execute_BranchPlugin_eq_0_I_92_1z
.cname execute_BranchPlugin_eq_0_I_92
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26011.8-26017.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1_19 B=_zz_execute_SRC1_8 C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed_0
.cname execute_FullBarrelShifterPlugin_reversed[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24571.8-24577.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[11] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_4
.cname execute_to_memory_SHIFT_RIGHT_m_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27107.8-27113.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[13] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_6
.cname execute_to_memory_SHIFT_RIGHT_m_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27179.8-27185.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[14] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_7
.cname execute_to_memory_SHIFT_RIGHT_m_0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27224.8-27230.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[15] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_8
.cname execute_to_memory_SHIFT_RIGHT_m_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27215.8-27221.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa B=execute_to_memory_SHIFT_RIGHT[7] C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_0
.cname execute_to_memory_SHIFT_RIGHT_m_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27071.8-27077.2"
.param INIT "0x8888"
.subckt LUT4 A=io_cpu_redo_0_sqmuxa_0 B=io_cpu_redo_0_sqmuxa_1_1 C=loader_valid_regNext_1z D=dataCache_1_io_cpu_execute_refilling Z=dataCache_1_io_cpu_redo
.cname io_cpu_redo
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26756.8-26762.2"
.param INIT "0x8F88"
.subckt LUT4 A=io_cpu_redo_0_sqmuxa_0 B=writeBack_arbitration_isValid C=memory_to_writeBack_MEMORY_ENABLE D=GND_0 Z=io_cpu_redo_0_sqmuxa
.cname io_cpu_redo_0_sqmuxa_0_RNI1AIT
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24517.8-24523.2"
.param INIT "0x8080"
.subckt LUT4 A=stageB_mmuRsp_isIoAccess_fast B=stageB_waysHitsBeforeInvalidate C=memory_to_writeBack_MEMORY_WR D=GND_0 Z=io_cpu_redo_0_sqmuxa_0
.cname io_cpu_redo_0_sqmuxa_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27387.8-27393.2"
.param INIT "0x5454"
.subckt LUT4 A=io_cpu_redo_0_sqmuxa_1_1 B=stageB_mmuRsp_isIoAccess_rep1_1z C=stageB_waysHitsBeforeInvalidate D=GND_0 Z=io_cpu_redo_0_sqmuxa_1_1z
.cname io_cpu_redo_0_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28278.8-28284.2"
.param INIT "0x2020"
.subckt LUT4 A=stageB_dataColisions B=memory_to_writeBack_MEMORY_ENABLE C=memory_to_writeBack_MEMORY_WR D=writeBack_arbitration_isValid Z=io_cpu_redo_0_sqmuxa_1_1
.cname io_cpu_redo_0_sqmuxa_1_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27423.8-27429.2"
.param INIT "0x0800"
.subckt LUT4 A=stageB_mmuRsp_isIoAccess_1z B=stageB_waysHitsBeforeInvalidate C=dataCache_1_io_cpu_writeBack_isValid D=memory_to_writeBack_MEMORY_WR Z=dataCache_1_io_mem_cmd_payload_size[2]
.cname io_cpu_redo_1_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27267.8-27273.2"
.param INIT "0x0010"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_rData_size[0] C=memory_to_writeBack_INSTRUCTION[12] D=dataCache_1_io_mem_cmd_payload_size[2] Z=dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]
.cname io_cpu_redo_1_sqmuxa_RNI8N031
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24589.8-24595.2"
.param INIT "0xDDD8"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_rData_size[1] C=memory_to_writeBack_INSTRUCTION[13] D=dataCache_1_io_mem_cmd_payload_size[2] Z=dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]
.cname io_cpu_redo_1_sqmuxa_RNIAP031
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24580.8-24586.2"
.param INIT "0x88D8"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_size[2] B=dataCache_1_io_mem_cmd_rData_size[2] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]
.cname io_cpu_redo_1_sqmuxa_RNIMM8R
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26412.8-26418.2"
.param INIT "0xCACA"
.subckt LUT4 A=stageB_mmuRsp_isIoAccess_fast B=stageB_tagsReadRsp_0_error C=stageB_waysHitsBeforeInvalidate D=GND_0 Z=dataCache_1_io_cpu_writeBack_accessError
.cname io_cpu_writeBack_accessError
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27396.8-27402.2"
.param INIT "0x4040"
.subckt LUT4 A=stageB_waysHitsBeforeInvalidate B=dataCache_1_io_mem_cmd_rValid C=memory_to_writeBack_MEMORY_WR D=GND_0 Z=N_6_mux
.cname io_cpu_writeBack_haltIt_7.m1_e
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27351.8-27357.2"
.param INIT "0x3A3A"
.subckt LUT4 A=stageB_unaligned_1z B=memory_to_writeBack_MEMORY_ENABLE C=writeBack_arbitration_isValid D=GND_0 Z=dataCache_1_io_cpu_writeBack_unalignedAccess
.cname io_cpu_writeBack_unalignedAccess
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27378.8-27384.2"
.param INIT "0x8080"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[2] B=dataCache_1_io_mem_cmd_payload_size[2] C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_payload_address[2]
.cname io_mem_cmd_payload_address_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26765.8-26771.2"
.param INIT "0x2222"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[3] B=dataCache_1_io_mem_cmd_payload_size[2] C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_payload_address[3]
.cname io_mem_cmd_payload_address_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26819.8-26825.2"
.param INIT "0x2222"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[4] B=dataCache_1_io_mem_cmd_payload_size[2] C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_payload_address[4]
.cname io_mem_cmd_payload_address_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26801.8-26807.2"
.param INIT "0x2222"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_size[2] B=memory_to_writeBack_INSTRUCTION[12] C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_payload_size[0]
.cname io_mem_cmd_payload_size_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26774.8-26780.2"
.param INIT "0xEEEE"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_size[2] B=memory_to_writeBack_INSTRUCTION[13] C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_payload_size[1]
.cname io_mem_cmd_payload_size_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26792.8-26798.2"
.param INIT "0x4444"
.subckt LUT4 A=when_DBusCachedPlugin_l458_537 B=io_mem_cmd_valid_1_sqmuxa C=memCmdSent D=stageB_mmuRsp_isIoAccess_1z Z=dataCache_1_io_mem_cmd_valid
.cname io_mem_cmd_valid_iv
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26152.8-26158.2"
.param INIT "0xCECC"
.subckt LUT4 A=un1_io_mem_cmd_valid_0_sqmuxa B=dataCache_1_io_cpu_writeBack_isValid C=dataCache_1_io_cpu_writeBack_accessError D=stageB_unaligned_1z Z=io_mem_cmd_valid_1_sqmuxa
.cname io_mem_cmd_valid_iv_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24652.8-24658.2"
.param INIT "0x020A"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=loader_counter_valueNext_Z Q=loader_counter_value_Z SP=VCC
.cname loader_counter_value[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25844.11-25850.2"
.subckt LUT4 A=loader_counter_value[0] B=loader_counter_value[1] C=loader_counter_value_Z D=when_DataCache_l1075 Z=loader_counter_valueNext_Z
.cname loader_counter_value_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26810.8-26816.2"
.param INIT "0x78F0"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=loader_counter_valueNext[0] Q=loader_counter_value[0] SP=VCC
.cname loader_counter_value_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25828.11-25834.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=loader_counter_valueNext[1] Q=loader_counter_value[1] SP=VCC
.cname loader_counter_value_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25836.11-25842.2"
.subckt LUT4 A=loader_counter_value[0] B=loader_counter_value[1] C=loader_counter_value_Z D=when_DataCache_l1075 Z=loader_counter_willOverflow
.cname loader_counter_willOverflow_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27285.8-27291.2"
.param INIT "0x8000"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=loader_counter_willOverflow_i Q=dataCache_1_io_cpu_execute_refilling SP=loader_valid_1_sqmuxa_i
.cname loader_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25820.11-25826.2"
.subckt LUT4 A=loader_counter_willOverflow B=when_DataCache_l1051 C=dataCache_1_io_mem_cmd_payload_size[2] D=dataCache_1_io_mem_cmd_rValid Z=loader_valid_1_sqmuxa_i
.cname loader_valid_1_sqmuxa_i_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26143.8-26149.2"
.param INIT "0xAABA"
.subckt LUT4 A=_zz_dBus_rsp_valid B=dataCache_1_io_cpu_execute_refilling C=GND_0 D=GND_0 Z=when_DataCache_l1075
.cname loader_valid_RNI54BM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28251.8-28257.2"
.param INIT "0x8888"
.subckt LUT4 A=when_DataCache_l1075 B=loader_counter_value_Z C=loader_counter_value[1] D=loader_counter_value[0] Z=loader_counter_willOverflow_i
.cname loader_valid_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24976.8-24982.2"
.param INIT "0x7FFF"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_cpu_execute_refilling Q=loader_valid_regNext_1z SP=VCC
.cname loader_valid_regNext
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25812.11-25818.2"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_valid C=when_DBusCachedPlugin_l458 D=GND_0 Z=memCmdSent_1_sqmuxa_i
.cname memCmdSent_1_sqmuxa_i_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26028.8-26034.2"
.param INIT "0x4F4F"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=when_DBusCachedPlugin_l458 Q=memCmdSent SP=memCmdSent_1_sqmuxa_i
.cname memCmdSent_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25804.11-25810.2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] B=memory_DivPlugin_rs2_1_0_0_0 C=dsp_join_kb_15[0] D=GND_0 Z=memory_DivPlugin_accumulator_7[0]
.cname memory_DivPlugin_accumulator_7_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27342.8-27348.2"
.param INIT "0xB4B4"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[10] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[10] D=GND_0 Z=memory_DivPlugin_accumulator_7[10]
.cname memory_DivPlugin_accumulator_7_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28020.8-28026.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[11] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[11] D=GND_0 Z=memory_DivPlugin_accumulator_7[11]
.cname memory_DivPlugin_accumulator_7_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28028.8-28034.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[12] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[12] D=GND_0 Z=memory_DivPlugin_accumulator_7[12]
.cname memory_DivPlugin_accumulator_7_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28036.8-28042.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[13] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[13] D=GND_0 Z=memory_DivPlugin_accumulator_7[13]
.cname memory_DivPlugin_accumulator_7_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28044.8-28050.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[14] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[14] D=GND_0 Z=memory_DivPlugin_accumulator_7[14]
.cname memory_DivPlugin_accumulator_7_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28052.8-28058.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[15] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[15] D=GND_0 Z=memory_DivPlugin_accumulator_7[15]
.cname memory_DivPlugin_accumulator_7_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28060.8-28066.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[16] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[16] D=GND_0 Z=memory_DivPlugin_accumulator_7[16]
.cname memory_DivPlugin_accumulator_7_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28068.8-28074.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[17] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[17] D=GND_0 Z=memory_DivPlugin_accumulator_7[17]
.cname memory_DivPlugin_accumulator_7_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28076.8-28082.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[18] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[18] D=GND_0 Z=memory_DivPlugin_accumulator_7[18]
.cname memory_DivPlugin_accumulator_7_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28084.8-28090.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[19] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[19] D=GND_0 Z=memory_DivPlugin_accumulator_7[19]
.cname memory_DivPlugin_accumulator_7_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28092.8-28098.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[1] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[1] D=GND_0 Z=memory_DivPlugin_accumulator_7[1]
.cname memory_DivPlugin_accumulator_7_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27948.8-27954.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[20] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[20] D=GND_0 Z=memory_DivPlugin_accumulator_7[20]
.cname memory_DivPlugin_accumulator_7_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28100.8-28106.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[21] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[21] D=GND_0 Z=memory_DivPlugin_accumulator_7[21]
.cname memory_DivPlugin_accumulator_7_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28108.8-28114.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[22] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[22] D=GND_0 Z=memory_DivPlugin_accumulator_7[22]
.cname memory_DivPlugin_accumulator_7_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28116.8-28122.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[23] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[23] D=GND_0 Z=memory_DivPlugin_accumulator_7[23]
.cname memory_DivPlugin_accumulator_7_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28124.8-28130.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[24] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[24] D=GND_0 Z=memory_DivPlugin_accumulator_7[24]
.cname memory_DivPlugin_accumulator_7_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28132.8-28138.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[25] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[25] D=GND_0 Z=memory_DivPlugin_accumulator_7[25]
.cname memory_DivPlugin_accumulator_7_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28140.8-28146.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[26] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[26] D=GND_0 Z=memory_DivPlugin_accumulator_7[26]
.cname memory_DivPlugin_accumulator_7_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28148.8-28154.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[27] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[27] D=GND_0 Z=memory_DivPlugin_accumulator_7[27]
.cname memory_DivPlugin_accumulator_7_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28156.8-28162.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[28] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[28] D=GND_0 Z=memory_DivPlugin_accumulator_7[28]
.cname memory_DivPlugin_accumulator_7_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28164.8-28170.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[29] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[29] D=GND_0 Z=memory_DivPlugin_accumulator_7[29]
.cname memory_DivPlugin_accumulator_7_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28172.8-28178.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[2] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[2] D=GND_0 Z=memory_DivPlugin_accumulator_7[2]
.cname memory_DivPlugin_accumulator_7_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27956.8-27962.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[30] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[30] D=GND_0 Z=memory_DivPlugin_accumulator_7[30]
.cname memory_DivPlugin_accumulator_7_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28180.8-28186.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[31] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[31] D=GND_0 Z=memory_DivPlugin_accumulator_7[31]
.cname memory_DivPlugin_accumulator_7_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28188.8-28194.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[3] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[3] D=GND_0 Z=memory_DivPlugin_accumulator_7[3]
.cname memory_DivPlugin_accumulator_7_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27964.8-27970.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[4] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[4] D=GND_0 Z=memory_DivPlugin_accumulator_7[4]
.cname memory_DivPlugin_accumulator_7_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27972.8-27978.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[5] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[5] D=GND_0 Z=memory_DivPlugin_accumulator_7[5]
.cname memory_DivPlugin_accumulator_7_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27980.8-27986.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[6] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[6] D=GND_0 Z=memory_DivPlugin_accumulator_7[6]
.cname memory_DivPlugin_accumulator_7_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27988.8-27994.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[7] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[7] D=GND_0 Z=memory_DivPlugin_accumulator_7[7]
.cname memory_DivPlugin_accumulator_7_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27996.8-28002.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[8] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[8] D=GND_0 Z=memory_DivPlugin_accumulator_7[8]
.cname memory_DivPlugin_accumulator_7_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28004.8-28010.2"
.param INIT "0xE2E2"
.subckt LUT4 A=memory_DivPlugin_div_stage_0_remainderMinusDenominator[9] B=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] C=dsp_join_kb_15[9] D=GND_0 Z=memory_DivPlugin_accumulator_7[9]
.cname memory_DivPlugin_accumulator_7_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28012.8-28018.2"
.param INIT "0xE2E2"
.subckt LUT4 A=execute_to_memory_IS_DIV B=memory_DivPlugin_div_done C=memory_arbitration_isValid D=GND_0 Z=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_div_result_0_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27369.8-27375.2"
.param INIT "0x2020"
.subckt LUT4 A=execute_arbitration_isValid B=decode_to_execute_MEMORY_ENABLE C=when_DBusCachedPlugin_l458 D=memory_DivPlugin_rs1_0_sqmuxa Z=when_DataCache_l656
.cname memory_DivPlugin_div_result_0_sqmuxa_1_RNIIKO81
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24661.8-24667.2"
.param INIT "0x0008"
.subckt CCU2 A0=VCC A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_0 B0=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0 D0=VCC D1=VCC S0=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_S0 S1=N_3535
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29023.8-29036.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=N_185 B=_zz_memory_DivPlugin_rs1_1z C=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] D=memory_DivPlugin_rs1_0_sqmuxa Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_0
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26477.8-26483.2"
.param INIT "0x0F66"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_arbitration_isValid C=memory_DivPlugin_div_done D=execute_to_memory_IS_DIV Z=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24508.8-24514.2"
.param INIT "0xA2AA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_11 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_12 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_10 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_12 D0=VCC D1=VCC S0=N_3656 S1=N_3667
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28916.8-28929.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[10] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[3] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_11
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26576.8-26582.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[11] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[4] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_12
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26585.8-26591.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_13 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_14 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_12 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_14 D0=VCC D1=VCC S0=N_3678 S1=N_3689
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28898.8-28911.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[12] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[6] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_13
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26594.8-26600.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[13] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[5] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_14
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26603.8-26609.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_15 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_16 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_14 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_16 D0=VCC D1=VCC S0=N_3700 S1=N_3711
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28880.8-28893.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[14] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[7] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_15
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26612.8-26618.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[15] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[8] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_16
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26621.8-26627.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_17 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_18 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_16 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_18 D0=VCC D1=VCC S0=N_3722 S1=N_3733
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28862.8-28875.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[16] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[9] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_17
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26630.8-26636.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[17] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[6] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_18
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26639.8-26645.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_19 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_20 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_18 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_20 D0=VCC D1=VCC S0=N_3744 S1=N_3755
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28844.8-28857.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[18] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[10] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_19
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26648.8-26654.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[19] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[7] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_20
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26657.8-26663.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_1 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_2 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_2 D0=VCC D1=VCC S0=N_3546 S1=N_3557
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29006.8-29019.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=execute_RS1_0 B=_zz_memory_DivPlugin_rs1_1z C=memory_DivPlugin_rs1[0] D=memory_DivPlugin_rs1_0_sqmuxa Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_1
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26486.8-26492.2"
.param INIT "0xF066"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[1] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[0] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_2
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26495.8-26501.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_21 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_22 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_20 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_22 D0=VCC D1=VCC S0=N_3766 S1=N_3777
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28826.8-28839.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[20] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[11] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_21
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26666.8-26672.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[21] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[12] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_22
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26675.8-26681.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_23 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_24 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_22 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_24 D0=VCC D1=VCC S0=N_3788 S1=N_3799
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28808.8-28821.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[22] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[13] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_23
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26684.8-26690.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[23] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[14] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_24
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26693.8-26699.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_25 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_26 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_24 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_26 D0=VCC D1=VCC S0=N_3810 S1=N_3821
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28790.8-28803.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[24] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[8] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_25
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26702.8-26708.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[25] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[15] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_26
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26711.8-26717.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_27 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_28 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_26 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_28 D0=VCC D1=VCC S0=N_3832 S1=N_3843
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28772.8-28785.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[26] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[16] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_27
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26720.8-26726.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[27] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[17] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_28
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26729.8-26735.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_29 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_30 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_28 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_30 D0=VCC D1=VCC S0=N_3854 S1=N_3865
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28754.8-28767.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[28] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[18] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_29
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26738.8-26744.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[29] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[19] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_30
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26747.8-26753.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_3 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_4 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_2 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_4 D0=VCC D1=VCC S0=N_3568 S1=N_3579
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28988.8-29001.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[2] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[0] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_3
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26504.8-26510.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[3] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[1] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_4
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26513.8-26519.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_5 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_6 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_4 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_6 D0=VCC D1=VCC S0=N_3590 S1=N_3601
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28970.8-28983.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[4] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[2] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_5
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26522.8-26528.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[5] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[3] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_6
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26531.8-26537.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_7 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_8 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_6 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_8 D0=VCC D1=VCC S0=N_3612 S1=N_3623
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28952.8-28965.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[6] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[4] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_7
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26540.8-26546.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[7] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_11[5] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_8
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26549.8-26555.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_9 A1=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_10 B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_8 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_10 D0=VCC D1=VCC S0=N_3634 S1=N_3645
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28934.8-28947.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[8] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[1] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_9
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26558.8-26564.2"
.param INIT "0xC5CA"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1_1z B=memory_DivPlugin_rs1[9] C=memory_DivPlugin_rs1_0_sqmuxa D=dsp_join_kb_12[2] Z=memory_DivPlugin_rs1_8_30_1466_i_m2_axb_10
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26567.8-26573.2"
.param INIT "0xC5CA"
.subckt CCU2 A0=memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO A1=VCC B0=memory_DivPlugin_rs1[30] B1=VCC C0=memory_DivPlugin_rs1_0_sqmuxa C1=VCC CIN=memory_DivPlugin_rs1_8_30_1466_i_m2_cry_30 COUT=memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_COUT D0=VCC D1=VCC S0=N_3876 S1=memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_S1
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28736.8-28749.2"
.param INIT0 "CAAA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_12[9] B=decode_to_execute_IS_RS1_SIGNED C=decode_to_execute_IS_DIV D=GND_0 Z=memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO
.cname memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24526.8-24532.2"
.param INIT "0x2A2A"
.subckt LUT4 A=N_18_0 B=un4_stage0_dataColisions_0_I_9_0_S0 C=m19_0_i_1 D=m77_i_2 Z=stage0_dataColisions
.cname stage0_dataColisions_regNextWhen_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28326.8-28332.2"
.param INIT "0x0004"
.subckt LUT4 A=N_7 B=decode_to_execute_INSTRUCTION_0 C=execute_SrcPlugin_addSub[0] D=m19_0_i_a5_1_0 Z=N_18_0
.cname stage0_dataColisions_regNextWhen_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28342.8-28348.2"
.param INIT "0x0100"
.subckt LUT4 A=stageB_unaligned_1z B=when_DataCache_l1075 C=dataCache_1_io_cpu_writeBack_isValid D=m77_i_a7_3_1 Z=N_23
.cname stage0_dataColisions_regNextWhen_RNO_10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28382.8-28388.2"
.param INIT "0x2333"
.subckt LUT4 A=when_DataCache_l1075 B=dataCache_1_io_mem_cmd_payload_mask[1] C=dataCache_1_io_mem_cmd_payload_mask[2] D=dataCache_1_io_mem_cmd_payload_mask[3] Z=m77_i_a7_0_1
.cname stage0_dataColisions_regNextWhen_RNO_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28310.8-28316.2"
.param INIT "0x0001"
.subckt LUT4 A=stageB_mmuRsp_isIoAccess_1z B=stageB_tagsReadRsp_0_error C=stageB_waysHitsBeforeInvalidate D=memory_to_writeBack_MEMORY_WR Z=m77_i_a7_3_1
.cname stage0_dataColisions_regNextWhen_RNO_12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28374.8-28380.2"
.param INIT "0x1000"
.subckt LUT4 A=execute_SrcPlugin_addSub[0] B=execute_SrcPlugin_addSub[1] C=m19_0_i_a5_0_1 D=m19_0_i_a5_1 Z=m19_0_i_1
.cname stage0_dataColisions_regNextWhen_RNO_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28334.8-28340.2"
.param INIT "0x3120"
.subckt LUT4 A=execute_SrcPlugin_addSub[1] B=m49_0_a5_2_1 C=m77_i_0 D=m77_i_a7_0 Z=m77_i_2
.cname stage0_dataColisions_regNextWhen_RNO_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28294.8-28300.2"
.param INIT "0xFAF8"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[0] B=dataCache_1_io_mem_cmd_payload_mask[2] C=GND_0 D=GND_0 Z=m19_0_i_a5_1_0
.cname stage0_dataColisions_regNextWhen_RNO_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28366.8-28372.2"
.param INIT "0x1111"
.subckt LUT4 A=N_7 B=dataCache_1_io_mem_cmd_payload_mask[1] C=dataCache_1_io_mem_cmd_payload_mask[2] D=decode_to_execute_INSTRUCTION_12_rep1 Z=m19_0_i_a5_0_1
.cname stage0_dataColisions_regNextWhen_RNO_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28350.8-28356.2"
.param INIT "0x0111"
.subckt LUT4 A=N_7 B=dataCache_1_io_mem_cmd_payload_mask[0] C=dataCache_1_io_mem_cmd_payload_mask[1] D=decode_to_execute_INSTRUCTION_12_rep1 Z=m19_0_i_a5_1
.cname stage0_dataColisions_regNextWhen_RNO_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28358.8-28364.2"
.param INIT "0x0111"
.subckt LUT4 A=N_42 B=dataCache_1_io_mem_cmd_payload_mask[0] C=dataCache_1_io_mem_cmd_payload_mask[2] D=execute_SrcPlugin_addSub[0] Z=m49_0_a5_2_1
.cname stage0_dataColisions_regNextWhen_RNO_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28286.8-28292.2"
.param INIT "0x0008"
.subckt LUT4 A=N_23 B=dataCache_1_io_mem_cmd_payload_mask[0] C=execute_SrcPlugin_addSub[0] D=m77_i_a7_0_1 Z=m77_i_0
.cname stage0_dataColisions_regNextWhen_RNO_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28302.8-28308.2"
.param INIT "0xFBAA"
.subckt LUT4 A=when_DataCache_l1075 B=dataCache_1_io_mem_cmd_payload_mask[2] C=dataCache_1_io_mem_cmd_payload_mask[3] D=execute_SrcPlugin_addSub[0] Z=m77_i_a7_0
.cname stage0_dataColisions_regNextWhen_RNO_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28318.8-28324.2"
.param INIT "0x0501"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_13_rep1 B=decode_to_execute_INSTRUCTION_12_rep1 C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=N_42
.cname stage0_dataColisions_regNextWhen_RNO_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24076.8-24082.2"
.param INIT "0x0111"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stage0_dataColisions Q=stage0_dataColisions_regNextWhen SP=memory_arbitration_isStuck_i
.cname stage0_dataColisions_regNextWhen_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25796.11-25802.2"
.subckt LUT4 A=dataWriteCmd_valid B=stage0_dataColisions_regNextWhen C=un4__zz_stageA_dataColisions_0_I_9_0_S0 D=un10__zz_stageA_dataColisions Z=stageA_dataColisions
.cname stageA_dataColisions_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26073.8-26079.2"
.param INIT "0xCCEC"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stage0_mask[0] Q=stageA_mask[0] SP=memory_arbitration_isStuck_i
.cname stageA_mask_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25764.11-25770.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stage0_mask[1] Q=stageA_mask[1] SP=memory_arbitration_isStuck_i
.cname stageA_mask_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25772.11-25778.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stage0_mask[2] Q=stageA_mask[2] SP=memory_arbitration_isStuck_i
.cname stageA_mask_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25780.11-25786.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stage0_mask[3] Q=stageA_mask[3] SP=memory_arbitration_isStuck_i
.cname stageA_mask_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25788.11-25794.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0 Q=execute_to_memory_INSTRUCTION[12] SP=memory_arbitration_isStuck_i
.cname stageA_request_size[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25748.11-25754.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_1 Q=execute_to_memory_INSTRUCTION[13] SP=memory_arbitration_isStuck_i
.cname stageA_request_size[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25756.11-25762.2"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[11] C=dsp_join_kb_15[12] D=GND_0 Z=_zz_memory_DivPlugin_div_result[11]
.cname stageA_request_size_RNI0IEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27644.8-27650.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[20] C=dsp_join_kb_15[21] D=GND_0 Z=_zz_memory_DivPlugin_div_result[20]
.cname stageA_request_size_RNI0KGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27572.8-27578.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[2] C=dsp_join_kb_15[3] D=GND_0 Z=_zz_memory_DivPlugin_div_result[2]
.cname stageA_request_size_RNI0V7D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27716.8-27722.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[3] C=dsp_join_kb_15[4] D=GND_0 Z=_zz_memory_DivPlugin_div_result[3]
.cname stageA_request_size_RNI218D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27708.8-27714.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[12] C=dsp_join_kb_15[13] D=GND_0 Z=_zz_memory_DivPlugin_div_result[12]
.cname stageA_request_size_RNI2KEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27636.8-27642.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[21] C=dsp_join_kb_15[22] D=GND_0 Z=_zz_memory_DivPlugin_div_result[21]
.cname stageA_request_size_RNI2MGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27564.8-27570.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[30] C=dsp_join_kb_15[31] D=GND_0 Z=_zz_memory_DivPlugin_div_result[30]
.cname stageA_request_size_RNI2OIL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27492.8-27498.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[4] C=dsp_join_kb_15[5] D=GND_0 Z=_zz_memory_DivPlugin_div_result[4]
.cname stageA_request_size_RNI438D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27700.8-27706.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[13] C=dsp_join_kb_15[14] D=GND_0 Z=_zz_memory_DivPlugin_div_result[13]
.cname stageA_request_size_RNI4MEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27628.8-27634.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[22] C=dsp_join_kb_15[23] D=GND_0 Z=_zz_memory_DivPlugin_div_result[22]
.cname stageA_request_size_RNI4OGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27556.8-27562.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=dsp_join_kb_15[0] C=dsp_join_kb_15[32] D=GND_0 Z=_zz_memory_DivPlugin_div_result[31]
.cname stageA_request_size_RNI4QIL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27740.8-27746.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[5] C=dsp_join_kb_15[6] D=GND_0 Z=_zz_memory_DivPlugin_div_result[5]
.cname stageA_request_size_RNI658D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27692.8-27698.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[14] C=dsp_join_kb_15[15] D=GND_0 Z=_zz_memory_DivPlugin_div_result[14]
.cname stageA_request_size_RNI6OEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27620.8-27626.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[23] C=dsp_join_kb_15[24] D=GND_0 Z=_zz_memory_DivPlugin_div_result[23]
.cname stageA_request_size_RNI6QGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27548.8-27554.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[6] C=dsp_join_kb_15[7] D=GND_0 Z=_zz_memory_DivPlugin_div_result[6]
.cname stageA_request_size_RNI878D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27684.8-27690.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[15] C=dsp_join_kb_15[16] D=GND_0 Z=_zz_memory_DivPlugin_div_result[15]
.cname stageA_request_size_RNI8QEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27612.8-27618.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[24] C=dsp_join_kb_15[25] D=GND_0 Z=_zz_memory_DivPlugin_div_result[24]
.cname stageA_request_size_RNI8SGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27540.8-27546.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[7] C=dsp_join_kb_15[8] D=GND_0 Z=_zz_memory_DivPlugin_div_result[7]
.cname stageA_request_size_RNIA98D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27676.8-27682.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[16] C=dsp_join_kb_15[17] D=GND_0 Z=_zz_memory_DivPlugin_div_result[16]
.cname stageA_request_size_RNIASEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27604.8-27610.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[25] C=dsp_join_kb_15[26] D=GND_0 Z=_zz_memory_DivPlugin_div_result[25]
.cname stageA_request_size_RNIAUGL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27532.8-27538.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[26] C=dsp_join_kb_15[27] D=GND_0 Z=_zz_memory_DivPlugin_div_result[26]
.cname stageA_request_size_RNIC0HL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27524.8-27530.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[8] C=dsp_join_kb_15[9] D=GND_0 Z=_zz_memory_DivPlugin_div_result[8]
.cname stageA_request_size_RNICB8D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27668.8-27674.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[17] C=dsp_join_kb_15[18] D=GND_0 Z=_zz_memory_DivPlugin_div_result[17]
.cname stageA_request_size_RNICUEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27596.8-27602.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[18] C=dsp_join_kb_15[19] D=GND_0 Z=_zz_memory_DivPlugin_div_result[18]
.cname stageA_request_size_RNIE0FL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27588.8-27594.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[27] C=dsp_join_kb_15[28] D=GND_0 Z=_zz_memory_DivPlugin_div_result[27]
.cname stageA_request_size_RNIE2HL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27516.8-27522.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[9] C=dsp_join_kb_15[10] D=GND_0 Z=_zz_memory_DivPlugin_div_result[9]
.cname stageA_request_size_RNIED8D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27660.8-27666.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[19] C=dsp_join_kb_15[20] D=GND_0 Z=_zz_memory_DivPlugin_div_result[19]
.cname stageA_request_size_RNIG2FL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27580.8-27586.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[28] C=dsp_join_kb_15[29] D=GND_0 Z=_zz_memory_DivPlugin_div_result[28]
.cname stageA_request_size_RNIG4HL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27508.8-27514.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[29] C=dsp_join_kb_15[30] D=GND_0 Z=_zz_memory_DivPlugin_div_result[29]
.cname stageA_request_size_RNII6HL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27500.8-27506.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[0] C=dsp_join_kb_15[1] D=GND_0 Z=_zz_memory_DivPlugin_div_result[0]
.cname stageA_request_size_RNISQ7D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27732.8-27738.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[10] C=dsp_join_kb_15[11] D=GND_0 Z=_zz_memory_DivPlugin_div_result[10]
.cname stageA_request_size_RNIUFEL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27652.8-27658.2"
.param INIT "0xE4E4"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[13] B=memory_DivPlugin_rs1[1] C=dsp_join_kb_15[2] D=GND_0 Z=_zz_memory_DivPlugin_div_result[1]
.cname stageA_request_size_RNIUS7D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27724.8-27730.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_ways_0_tags_port0[0] B=un2_stageA_wayHits_0_I_9_0_S1 C=GND_0 D=GND_0 Z=stageA_wayHits
.cname stageA_wayHits_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28197.8-28203.2"
.param INIT "0x8888"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_dataColisions Q=stageB_dataColisions SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataColisions_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25740.11-25746.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[0] Q=stageB_dataReadRsp_0_0 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25484.11-25490.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[5] Q=stageB_dataReadRsp_0_13 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25588.11-25594.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[7] Q=stageB_dataReadRsp_0_15 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25604.11-25610.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[0] Q=stageB_dataReadRsp_0_16 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25612.11-25618.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[1] Q=stageB_dataReadRsp_0_17 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25620.11-25626.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[1] Q=stageB_dataReadRsp_0_1 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25492.11-25498.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[5] Q=stageB_dataReadRsp_0_21 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25652.11-25658.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[7] Q=stageB_dataReadRsp_0_23 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25668.11-25674.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[1] Q=stageB_dataReadRsp_0_25 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25684.11-25690.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[5] Q=stageB_dataReadRsp_0_29 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25716.11-25722.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[7] Q=stageB_dataReadRsp_0_31 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25732.11-25738.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[5] Q=stageB_dataReadRsp_0_5 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25524.11-25530.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[7] Q=stageB_dataReadRsp_0_7 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25540.11-25546.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[1] Q=stageB_dataReadRsp_0_9 SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25556.11-25562.2"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[11] B=stageB_dataReadRsp_0[11] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_8
.cname stageB_dataReadRsp_0_RNI05GL[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27860.8-27866.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[12] B=stageB_dataReadRsp_0[12] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_9
.cname stageB_dataReadRsp_0_RNI27GL[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27828.8-27834.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[30] B=stageB_dataReadRsp_0[30] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_27
.cname stageB_dataReadRsp_0_RNI2BKL[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27788.8-27794.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[22] B=stageB_dataReadRsp_0[22] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_19
.cname stageB_dataReadRsp_0_RNI4BIL[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27772.8-27778.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[14] B=stageB_dataReadRsp_0[14] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_11
.cname stageB_dataReadRsp_0_RNI6BGL[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27780.8-27786.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[20] B=stageB_dataReadRsp_0[20] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_17
.cname stageB_dataReadRsp_0_RNI9IFJ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27820.8-27826.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[2] B=stageB_dataReadRsp_0[2] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data[2]
.cname stageB_dataReadRsp_0_RNI9IUQ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27876.8-27882.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=dataCache_1_io_cpu_writeBack_data[10] B0=dataCache_1_io_cpu_writeBack_isValid B1=dataCache_1_io_cpu_writeBack_data_23 C0=memory_to_writeBack_INSTRUCTION[14] C1=memory_to_writeBack_REGFILE_WRITE_DATA_1 D0=memory_to_writeBack_REGFILE_WRITE_DATA_10 D1=GND_0 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_931
.cname stageB_dataReadRsp_0_RNIB4607[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25030.11-25041.2"
.param INIT0 "0x3b08"
.param INIT1 "0xcaca"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[21] B=stageB_dataReadRsp_0_21 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_18
.cname stageB_dataReadRsp_0_RNIBKFJ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27796.8-27802.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[3] B=stageB_dataReadRsp_0[3] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_0
.cname stageB_dataReadRsp_0_RNIBKUQ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27844.8-27850.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[26] B=stageB_dataReadRsp_0[26] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_23
.cname stageB_dataReadRsp_0_RNICJIL[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27900.8-27906.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[4] B=stageB_dataReadRsp_0[4] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_1
.cname stageB_dataReadRsp_0_RNIDMUQ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27812.8-27818.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[31] B=stageB_dataReadRsp_0_31 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_28
.cname stageB_dataReadRsp_0_RNIDOHJ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27756.8-27762.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[18] B=stageB_dataReadRsp_0[18] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_15
.cname stageB_dataReadRsp_0_RNIEJGL[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27884.8-27890.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[27] B=stageB_dataReadRsp_0[27] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_24
.cname stageB_dataReadRsp_0_RNIELIL[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27868.8-27874.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[23] B=stageB_dataReadRsp_0_23 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_20
.cname stageB_dataReadRsp_0_RNIFOFJ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27748.8-27754.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[28] B=stageB_dataReadRsp_0[28] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_25
.cname stageB_dataReadRsp_0_RNIGNIL[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27836.8-27842.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[24] B=stageB_dataReadRsp_0[24] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_21
.cname stageB_dataReadRsp_0_RNIHQFJ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27940.8-27946.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[6] B=stageB_dataReadRsp_0[6] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_3
.cname stageB_dataReadRsp_0_RNIHQUQ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27764.8-27770.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[16] B=stageB_dataReadRsp_0_16 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_13
.cname stageB_dataReadRsp_0_RNIJQDJ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27924.8-27930.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[25] B=stageB_dataReadRsp_0_25 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_22
.cname stageB_dataReadRsp_0_RNIJSFJ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27916.8-27922.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[17] B=stageB_dataReadRsp_0_17 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_14
.cname stageB_dataReadRsp_0_RNILSDJ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27908.8-27914.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=dataCache_1_io_cpu_writeBack_data[2] A1=dataCache_1_io_cpu_writeBack_data[10] B0=dataCache_1_io_cpu_writeBack_data_15 B1=dataCache_1_io_cpu_writeBack_data_23 C0=memory_to_writeBack_REGFILE_WRITE_DATA_1 C1=memory_to_writeBack_REGFILE_WRITE_DATA_1 D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA_0 Z=_zz_writeBack_DBusCachedPlugin_rspShifted_0
.cname stageB_dataReadRsp_0_RNILUGI3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24985.11-24996.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[8] B=stageB_dataReadRsp_0[8] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_5
.cname stageB_dataReadRsp_0_RNILUUQ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27932.8-27938.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[19] B=stageB_dataReadRsp_0[19] C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_16
.cname stageB_dataReadRsp_0_RNIP0EJ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27852.8-27858.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[29] B=stageB_dataReadRsp_0_29 C=stageB_mmuRsp_isIoAccess_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data_26
.cname stageB_dataReadRsp_0_RNIR4GJ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27804.8-27810.2"
.param INIT "0xACAC"
.subckt LUT4 A=dBusWishbone_DAT_MISO_regNext[10] B=stageB_dataReadRsp_0[10] C=stageB_mmuRsp_isIoAccess_rep1_1z D=GND_0 Z=dataCache_1_io_cpu_writeBack_data[10]
.cname stageB_dataReadRsp_0_RNIU2GL[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27892.8-27898.2"
.param INIT "0xACAC"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[2] Q=stageB_dataReadRsp_0[10] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25564.11-25570.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[3] Q=stageB_dataReadRsp_0[11] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25572.11-25578.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[4] Q=stageB_dataReadRsp_0[12] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25580.11-25586.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[6] Q=stageB_dataReadRsp_0[14] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25596.11-25602.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[2] Q=stageB_dataReadRsp_0[18] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25628.11-25634.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[3] Q=stageB_dataReadRsp_0[19] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25636.11-25642.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[4] Q=stageB_dataReadRsp_0[20] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25644.11-25650.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_2[6] Q=stageB_dataReadRsp_0[22] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25660.11-25666.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[0] Q=stageB_dataReadRsp_0[24] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25676.11-25682.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[2] Q=stageB_dataReadRsp_0[26] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25692.11-25698.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[3] Q=stageB_dataReadRsp_0[27] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25700.11-25706.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[4] Q=stageB_dataReadRsp_0[28] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25708.11-25714.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[2] Q=stageB_dataReadRsp_0[2] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25500.11-25506.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_3[6] Q=stageB_dataReadRsp_0[30] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25724.11-25730.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[3] Q=stageB_dataReadRsp_0[3] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25508.11-25514.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[4] Q=stageB_dataReadRsp_0[4] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25516.11-25522.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read[6] Q=stageB_dataReadRsp_0[6] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25532.11-25538.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_datasymbol_read_1[0] Q=stageB_dataReadRsp_0[8] SP=when_DBusCachedPlugin_l458_i
.cname stageB_dataReadRsp_0_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25548.11-25554.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[0] Q=un1_stageB_flusher_counter_0[0] SP=VCC
.cname stageB_flusher_counter_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25420.11-25426.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[1] Q=un1_stageB_flusher_counter_0[1] SP=VCC
.cname stageB_flusher_counter_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25428.11-25434.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[2] Q=un1_stageB_flusher_counter_0[2] SP=VCC
.cname stageB_flusher_counter_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25436.11-25442.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[3] Q=un1_stageB_flusher_counter_0[3] SP=VCC
.cname stageB_flusher_counter_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25444.11-25450.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[4] Q=un1_stageB_flusher_counter_0[4] SP=VCC
.cname stageB_flusher_counter_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25452.11-25458.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[5] Q=un1_stageB_flusher_counter_0[5] SP=VCC
.cname stageB_flusher_counter_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25460.11-25466.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[6] Q=un1_stageB_flusher_counter_0[6] SP=VCC
.cname stageB_flusher_counter_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25468.11-25474.2"
.subckt FD1P3IX CD=stageB_flusher_start_RNISSEH CK=sys_clk_0 D=un1_stageB_flusher_counter[7] Q=dsp_split_kb_28 SP=VCC
.cname stageB_flusher_counter_0_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25476.11-25482.2"
.subckt LUT4 A=stageB_flusher_waitDone_1z B=decode_to_execute_MEMORY_ENABLE C=GND_0 D=GND_0 Z=stageB_flusher_start_2_0
.cname stageB_flusher_start_2_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28260.8-28266.2"
.param INIT "0x1111"
.subckt LUT4 A=loader_valid_regNext_1z B=dataCache_1_io_cpu_execute_refilling C=execute_to_memory_MEMORY_ENABLE D=memory_arbitration_isValid Z=stageB_flusher_start_2_2
.cname stageB_flusher_start_2_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27432.8-27438.2"
.param INIT "0x0BBB"
.subckt LUT4 A=stageB_flusher_start B=stageB_flusher_start_2_0 C=decode_to_execute_MEMORY_MANAGMENT D=execute_arbitration_isValid Z=stageB_flusher_start_2_3
.cname stageB_flusher_start_2_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27294.8-27300.2"
.param INIT "0x4000"
.subckt LUT4 A=un1_sys_rst B=stageB_flusher_start C=GND_0 D=GND_0 Z=stageB_flusher_start_RNISSEH
.cname stageB_flusher_start_RNISSEH_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27241.8-27247.2"
.param INIT "0xEEEE"
.subckt LUT4 A=stageB_flusher_start_2_3 B=stageB_flusher_start_2_2 C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=stageB_flusher_start_2
.cname stageB_flusher_start_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24562.8-24568.2"
.param INIT "0x0888"
.subckt FD1P3JX CK=sys_clk_0 D=stageB_flusher_start_2 PD=un1_sys_rst Q=stageB_flusher_start SP=VCC
.cname stageB_flusher_start_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25412.11-25418.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=stageB_flusher_start Q=stageB_flusher_waitDone_1z SP=stageB_flusher_waitDone_en
.cname stageB_flusher_waitDone
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25404.11-25410.2"
.subckt LUT4 A=stageB_flusher_start B=stageB_flusher_waitDone_1z C=dsp_split_kb_28 D=GND_0 Z=stageB_flusher_waitDone_en
.cname stageB_flusher_waitDone_en_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27360.8-27366.2"
.param INIT "0xEAEA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_mask[0] Q=dataCache_1_io_mem_cmd_payload_mask[0] SP=when_DBusCachedPlugin_l458_i
.cname stageB_mask[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25372.11-25378.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_mask[1] Q=dataCache_1_io_mem_cmd_payload_mask[1] SP=when_DBusCachedPlugin_l458_i
.cname stageB_mask[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25380.11-25386.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_mask[2] Q=dataCache_1_io_mem_cmd_payload_mask[2] SP=when_DBusCachedPlugin_l458_i
.cname stageB_mask[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25388.11-25394.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_mask[3] Q=dataCache_1_io_mem_cmd_payload_mask[3] SP=when_DBusCachedPlugin_l458_i
.cname stageB_mask[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25396.11-25402.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_REGFILE_WRITE_DATA[31] Q=stageB_mmuRsp_isIoAccess_1z SP=when_DataCache_l816
.cname stageB_mmuRsp_isIoAccess
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25364.11-25370.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_REGFILE_WRITE_DATA[31] Q=stageB_mmuRsp_isIoAccess_fast SP=when_DataCache_l816
.cname stageB_mmuRsp_isIoAccess_fast_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25356.11-25362.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_REGFILE_WRITE_DATA[31] Q=stageB_mmuRsp_isIoAccess_rep1_1z SP=when_DataCache_l816
.cname stageB_mmuRsp_isIoAccess_rep1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25348.11-25354.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_325 Q=dataCache_1_io_mem_cmd_payload_address[10] SP=VCC
.cname stageB_mmuRsp_physicalAddress[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25172.11-25178.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_326 Q=dataCache_1_io_mem_cmd_payload_address[11] SP=VCC
.cname stageB_mmuRsp_physicalAddress[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25180.11-25186.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_327 Q=dataCache_1_io_mem_cmd_payload_address[12] SP=VCC
.cname stageB_mmuRsp_physicalAddress[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25188.11-25194.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_328 Q=dataCache_1_io_mem_cmd_payload_address[13] SP=VCC
.cname stageB_mmuRsp_physicalAddress[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25196.11-25202.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_329 Q=dataCache_1_io_mem_cmd_payload_address[14] SP=VCC
.cname stageB_mmuRsp_physicalAddress[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25204.11-25210.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_330 Q=dataCache_1_io_mem_cmd_payload_address[15] SP=VCC
.cname stageB_mmuRsp_physicalAddress[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25212.11-25218.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_331 Q=dataCache_1_io_mem_cmd_payload_address[16] SP=VCC
.cname stageB_mmuRsp_physicalAddress[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25220.11-25226.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_332 Q=dataCache_1_io_mem_cmd_payload_address[17] SP=VCC
.cname stageB_mmuRsp_physicalAddress[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25228.11-25234.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_333 Q=dataCache_1_io_mem_cmd_payload_address[18] SP=VCC
.cname stageB_mmuRsp_physicalAddress[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25236.11-25242.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_334 Q=dataCache_1_io_mem_cmd_payload_address[19] SP=VCC
.cname stageB_mmuRsp_physicalAddress[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25244.11-25250.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_335 Q=dataCache_1_io_mem_cmd_payload_address[20] SP=VCC
.cname stageB_mmuRsp_physicalAddress[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25252.11-25258.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_336 Q=dataCache_1_io_mem_cmd_payload_address[21] SP=VCC
.cname stageB_mmuRsp_physicalAddress[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25260.11-25266.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_337 Q=dataCache_1_io_mem_cmd_payload_address[22] SP=VCC
.cname stageB_mmuRsp_physicalAddress[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25268.11-25274.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_338 Q=dataCache_1_io_mem_cmd_payload_address[23] SP=VCC
.cname stageB_mmuRsp_physicalAddress[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25276.11-25282.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_339 Q=dataCache_1_io_mem_cmd_payload_address[24] SP=VCC
.cname stageB_mmuRsp_physicalAddress[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25284.11-25290.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_340 Q=dataCache_1_io_mem_cmd_payload_address[25] SP=VCC
.cname stageB_mmuRsp_physicalAddress[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25292.11-25298.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_341 Q=dataCache_1_io_mem_cmd_payload_address[26] SP=VCC
.cname stageB_mmuRsp_physicalAddress[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25300.11-25306.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_342 Q=dataCache_1_io_mem_cmd_payload_address[27] SP=VCC
.cname stageB_mmuRsp_physicalAddress[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25308.11-25314.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_343 Q=dataCache_1_io_mem_cmd_payload_address[28] SP=VCC
.cname stageB_mmuRsp_physicalAddress[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25316.11-25322.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_344 Q=dataCache_1_io_mem_cmd_payload_address[29] SP=VCC
.cname stageB_mmuRsp_physicalAddress[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25324.11-25330.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_345 Q=dataCache_1_io_mem_cmd_payload_address[30] SP=VCC
.cname stageB_mmuRsp_physicalAddress[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25332.11-25338.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_346 Q=dataCache_1_io_mem_cmd_payload_address[31] SP=VCC
.cname stageB_mmuRsp_physicalAddress[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25340.11-25346.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_320 Q=dataCache_1_io_mem_cmd_payload_address[5] SP=VCC
.cname stageB_mmuRsp_physicalAddress[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25132.11-25138.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_321 Q=dataCache_1_io_mem_cmd_payload_address[6] SP=VCC
.cname stageB_mmuRsp_physicalAddress[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25140.11-25146.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_322 Q=dataCache_1_io_mem_cmd_payload_address[7] SP=VCC
.cname stageB_mmuRsp_physicalAddress[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25148.11-25154.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_323 Q=dataCache_1_io_mem_cmd_payload_address[8] SP=VCC
.cname stageB_mmuRsp_physicalAddress[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25156.11-25162.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_324 Q=dataCache_1_io_mem_cmd_payload_address[9] SP=VCC
.cname stageB_mmuRsp_physicalAddress[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25164.11-25170.2"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[2] B=loader_counter_value[0] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_address[0]
.cname stageB_mmuRsp_physicalAddress_RNICDJ81[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24193.8-24199.2"
.param INIT "0xCAAA"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[3] B=loader_counter_value[1] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_address[1]
.cname stageB_mmuRsp_physicalAddress_RNIEFJ81[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24202.8-24208.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[10] B=dataCache_1_io_mem_cmd_rData_address_8 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address_8
.cname stageB_mmuRsp_physicalAddress_RNIEOF91[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27484.8-27490.2"
.param INIT "0xCACA"
.subckt LUT4 A=stageB_mmuRsp_physicalAddress[4] B=loader_counter_value_Z C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_address[2]
.cname stageB_mmuRsp_physicalAddress_RNIGHJ81[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24211.8-24217.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_rData_address_0 C=dataCache_1_io_mem_cmd_payload_size[2] D=stageB_mmuRsp_physicalAddress[2] Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address_0
.cname stageB_mmuRsp_physicalAddress_RNIQ3UC1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24616.8-24622.2"
.param INIT "0x8D88"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_rData_address_1 C=dataCache_1_io_mem_cmd_payload_size[2] D=stageB_mmuRsp_physicalAddress[3] Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address_1
.cname stageB_mmuRsp_physicalAddress_RNIS5UC1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24607.8-24613.2"
.param INIT "0x8D88"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rValid B=dataCache_1_io_mem_cmd_rData_address_2 C=dataCache_1_io_mem_cmd_payload_size[2] D=stageB_mmuRsp_physicalAddress[4] Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address_2
.cname stageB_mmuRsp_physicalAddress_RNIU7UC1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24598.8-24604.2"
.param INIT "0x8D88"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[10] B=dataCache_1_io_mem_cmd_payload_address[10] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_325
.cname stageB_mmuRsp_physicalAddress_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24778.8-24784.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[11] B=dataCache_1_io_mem_cmd_payload_address[11] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_326
.cname stageB_mmuRsp_physicalAddress_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24787.8-24793.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[12] B=dataCache_1_io_mem_cmd_payload_address[12] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_327
.cname stageB_mmuRsp_physicalAddress_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24967.8-24973.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[13] B=dataCache_1_io_mem_cmd_payload_address[13] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_328
.cname stageB_mmuRsp_physicalAddress_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24958.8-24964.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[14] B=dataCache_1_io_mem_cmd_payload_address[14] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_329
.cname stageB_mmuRsp_physicalAddress_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24949.8-24955.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[15] B=dataCache_1_io_mem_cmd_payload_address[15] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_330
.cname stageB_mmuRsp_physicalAddress_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24940.8-24946.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[16] B=dataCache_1_io_mem_cmd_payload_address[16] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_331
.cname stageB_mmuRsp_physicalAddress_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24931.8-24937.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[17] B=dataCache_1_io_mem_cmd_payload_address[17] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_332
.cname stageB_mmuRsp_physicalAddress_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24922.8-24928.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[18] B=dataCache_1_io_mem_cmd_payload_address[18] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_333
.cname stageB_mmuRsp_physicalAddress_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24913.8-24919.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[19] B=dataCache_1_io_mem_cmd_payload_address[19] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_334
.cname stageB_mmuRsp_physicalAddress_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24904.8-24910.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[20] B=dataCache_1_io_mem_cmd_payload_address[20] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_335
.cname stageB_mmuRsp_physicalAddress_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24895.8-24901.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[21] B=dataCache_1_io_mem_cmd_payload_address[21] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_336
.cname stageB_mmuRsp_physicalAddress_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24886.8-24892.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[22] B=dataCache_1_io_mem_cmd_payload_address[22] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_337
.cname stageB_mmuRsp_physicalAddress_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24877.8-24883.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[23] B=dataCache_1_io_mem_cmd_payload_address[23] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_338
.cname stageB_mmuRsp_physicalAddress_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24868.8-24874.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[24] B=dataCache_1_io_mem_cmd_payload_address[24] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_339
.cname stageB_mmuRsp_physicalAddress_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24859.8-24865.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[25] B=dataCache_1_io_mem_cmd_payload_address[25] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_340
.cname stageB_mmuRsp_physicalAddress_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24850.8-24856.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[26] B=dataCache_1_io_mem_cmd_payload_address[26] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_341
.cname stageB_mmuRsp_physicalAddress_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24841.8-24847.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[27] B=dataCache_1_io_mem_cmd_payload_address[27] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_342
.cname stageB_mmuRsp_physicalAddress_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24832.8-24838.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[28] B=dataCache_1_io_mem_cmd_payload_address[28] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_343
.cname stageB_mmuRsp_physicalAddress_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24823.8-24829.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[29] B=dataCache_1_io_mem_cmd_payload_address[29] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_344
.cname stageB_mmuRsp_physicalAddress_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24814.8-24820.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[2] B=stageB_mmuRsp_physicalAddress[2] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_317
.cname stageB_mmuRsp_physicalAddress_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24706.8-24712.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[30] B=dataCache_1_io_mem_cmd_payload_address[30] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_345
.cname stageB_mmuRsp_physicalAddress_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24805.8-24811.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[31] B=dataCache_1_io_mem_cmd_payload_address[31] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_346
.cname stageB_mmuRsp_physicalAddress_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24796.8-24802.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[3] B=stageB_mmuRsp_physicalAddress[3] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_318
.cname stageB_mmuRsp_physicalAddress_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24715.8-24721.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[4] B=stageB_mmuRsp_physicalAddress[4] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_319
.cname stageB_mmuRsp_physicalAddress_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24724.8-24730.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[5] B=dataCache_1_io_mem_cmd_payload_address[5] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_320
.cname stageB_mmuRsp_physicalAddress_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24733.8-24739.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[6] B=dataCache_1_io_mem_cmd_payload_address[6] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_321
.cname stageB_mmuRsp_physicalAddress_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24742.8-24748.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[7] B=dataCache_1_io_mem_cmd_payload_address[7] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_322
.cname stageB_mmuRsp_physicalAddress_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24751.8-24757.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[8] B=dataCache_1_io_mem_cmd_payload_address[8] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_323
.cname stageB_mmuRsp_physicalAddress_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24760.8-24766.2"
.param INIT "0xCCCA"
.subckt LUT4 A=execute_to_memory_REGFILE_WRITE_DATA[9] B=dataCache_1_io_mem_cmd_payload_address[9] C=when_DBusCachedPlugin_l458 D=dataCache_1_io_cpu_execute_refilling Z=N_324
.cname stageB_mmuRsp_physicalAddress_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24769.8-24775.2"
.param INIT "0xCCCA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_317 Q=stageB_mmuRsp_physicalAddress[2] SP=VCC
.cname stageB_mmuRsp_physicalAddress_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25108.11-25114.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_318 Q=stageB_mmuRsp_physicalAddress[3] SP=VCC
.cname stageB_mmuRsp_physicalAddress_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25116.11-25122.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_319 Q=stageB_mmuRsp_physicalAddress[4] SP=VCC
.cname stageB_mmuRsp_physicalAddress_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25124.11-25130.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[12] Q=memory_to_writeBack_INSTRUCTION[12] SP=when_DBusCachedPlugin_l458_i
.cname stageB_request_size[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25092.11-25098.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[13] Q=memory_to_writeBack_INSTRUCTION[13] SP=when_DBusCachedPlugin_l458_i
.cname stageB_request_size[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25100.11-25106.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_WR Q=memory_to_writeBack_MEMORY_WR SP=when_DBusCachedPlugin_l458_i
.cname stageB_request_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25084.11-25090.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_tags_port0[1] Q=stageB_tagsReadRsp_0_error SP=when_DBusCachedPlugin_l458_i
.cname stageB_tagsReadRsp_0_error_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25076.11-25082.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3939 Q=stageB_unaligned_1z SP=when_DBusCachedPlugin_l458_i
.cname stageB_unaligned
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25068.11-25074.2"
.subckt LUT4 A=dataCache_1_io_cpu_writeBack_accessError B=stageB_unaligned_1z C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=when_DataCache_l1051
.cname stageB_unaligned_RNIIIGR
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24535.8-24541.2"
.param INIT "0xEAAA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=stageA_wayHits Q=stageB_waysHitsBeforeInvalidate SP=when_DBusCachedPlugin_l458_i
.cname stageB_waysHitsBeforeInvalidate_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25060.11-25066.2"
.subckt LUT4 A=loader_counter_willOverflow B=when_DataCache_l1051 C=dsp_split_kb_28 D=GND_0 Z=tagsWriteCmd_valid
.cname tagsWriteCmd_valid_iv
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26359.8-26365.2"
.param INIT "0xABAB"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[3] B=stageA_mask[3] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=un6__zz_stageA_dataColisions[3]
.cname un10__zz_stageA_dataColisions_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24544.8-24550.2"
.param INIT "0xC888"
.subckt LUT4 A=stageA_mask[2] B=un6__zz_stageA_dataColisions[3] C=when_DataCache_l1075 D=dataCache_1_io_mem_cmd_payload_mask[2] Z=un10__zz_stageA_dataColisions_0
.cname un10__zz_stageA_dataColisions_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26855.8-26861.2"
.param INIT "0x1113"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[0] B=dataCache_1_io_cpu_execute_refilling C=_zz_dBus_rsp_valid D=GND_0 Z=dataWriteCmd_payload_mask
.cname un10__zz_stageA_dataColisions_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24085.8-24091.2"
.param INIT "0xEAEA"
.subckt LUT4 A=stageA_mask[1] B=dataCache_1_io_mem_cmd_payload_mask[1] C=when_DataCache_l1075 D=GND_0 Z=un6__zz_stageA_dataColisions[1]
.cname un10__zz_stageA_dataColisions_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24553.8-24559.2"
.param INIT "0xA8A8"
.subckt LUT4 A=dataWriteCmd_payload_mask B=stageA_mask[0] C=un6__zz_stageA_dataColisions[1] D=un10__zz_stageA_dataColisions_0 Z=un10__zz_stageA_dataColisions
.cname un10__zz_stageA_dataColisions_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26377.8-26383.2"
.param INIT "0x0700"
.subckt LUT4 A=io_cpu_redo_0_sqmuxa B=memCmdSent C=dataCache_1_io_mem_cmd_payload_size[2] D=memory_to_writeBack_MEMORY_WR Z=un1_io_mem_cmd_valid_0_sqmuxa
.cname un1_io_mem_cmd_valid_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26368.8-26374.2"
.param INIT "0xBA30"
.subckt CCU2 A0=VCC A1=un1_stageB_flusher_counter_0[0] B0=dsp_split_kb_28_i B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un1_stageB_flusher_counter_cry_0 D0=VCC D1=VCC S0=un1_stageB_flusher_counter_cry_0_0_S0 S1=un1_stageB_flusher_counter[0]
.cname un1_stageB_flusher_counter_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28718.8-28731.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt INV A=dsp_split_kb_28 Z=dsp_split_kb_28_i
.cname un1_stageB_flusher_counter_cry_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24071.7-24074.2"
.subckt CCU2 A0=un1_stageB_flusher_counter_0[1] A1=un1_stageB_flusher_counter_0[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_stageB_flusher_counter_cry_0 COUT=un1_stageB_flusher_counter_cry_2 D0=VCC D1=VCC S0=un1_stageB_flusher_counter[1] S1=un1_stageB_flusher_counter[2]
.cname un1_stageB_flusher_counter_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28701.8-28714.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_stageB_flusher_counter_0[3] A1=un1_stageB_flusher_counter_0[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_stageB_flusher_counter_cry_2 COUT=un1_stageB_flusher_counter_cry_4 D0=VCC D1=VCC S0=un1_stageB_flusher_counter[3] S1=un1_stageB_flusher_counter[4]
.cname un1_stageB_flusher_counter_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28683.8-28696.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_stageB_flusher_counter_0[5] A1=un1_stageB_flusher_counter_0[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_stageB_flusher_counter_cry_4 COUT=un1_stageB_flusher_counter_cry_6 D0=VCC D1=VCC S0=un1_stageB_flusher_counter[5] S1=un1_stageB_flusher_counter[6]
.cname un1_stageB_flusher_counter_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28665.8-28678.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_28 A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_stageB_flusher_counter_cry_6 COUT=un1_stageB_flusher_counter_s_7_0_COUT D0=VCC D1=VCC S0=un1_stageB_flusher_counter[7] S1=un1_stageB_flusher_counter_s_7_0_S1
.cname un1_stageB_flusher_counter_s_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28647.8-28660.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[12] B=execute_to_memory_INSTRUCTION[13] C=execute_to_memory_REGFILE_WRITE_DATA[0] D=execute_to_memory_REGFILE_WRITE_DATA[1] Z=N_3939
.cname un21_stageB_unaligned_i_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27053.8-27059.2"
.param INIT "0x6460"
.subckt LUT4 A=decode_to_execute_SHIFT_CTRL[0] B=decode_to_execute_SHIFT_CTRL[1] C=GND_0 D=GND_0 Z=un2_execute_FullBarrelShifterPlugin_reversed_1z
.cname un2_execute_FullBarrelShifterPlugin_reversed
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28242.8-28248.2"
.param INIT "0x2222"
.subckt CCU2 A0=un2_stageA_wayHits_0_I_15_0_RNO A1=un2_stageA_wayHits_0_I_15_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_stageA_wayHits_0_data_tmp[4] COUT=un2_stageA_wayHits_0_data_tmp[6] D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_15_0_S0 S1=un2_stageA_wayHits_0_I_15_0_S1
.cname un2_stageA_wayHits_0_I_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28436.8-28449.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[14] B=_zz_ways_0_tags_port0[15] C=execute_to_memory_REGFILE_WRITE_DATA[24] D=execute_to_memory_REGFILE_WRITE_DATA[25] Z=un2_stageA_wayHits_0_I_15_0_RNO_0
.cname un2_stageA_wayHits_0_I_15_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25963.8-25969.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port0[12] B=_zz_ways_0_tags_port0[13] C=execute_to_memory_REGFILE_WRITE_DATA[22] D=execute_to_memory_REGFILE_WRITE_DATA[23] Z=un2_stageA_wayHits_0_I_15_0_RNO
.cname un2_stageA_wayHits_0_I_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25987.8-25993.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=un2_stageA_wayHits_0_I_1_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un2_stageA_wayHits_0_data_tmp[0] D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_1_0_S0 S1=un2_stageA_wayHits_0_I_1_0_S1
.cname un2_stageA_wayHits_0_I_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28489.8-28502.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[2] B=_zz_ways_0_tags_port0[3] C=execute_to_memory_REGFILE_WRITE_DATA[12] D=execute_to_memory_REGFILE_WRITE_DATA[13] Z=un2_stageA_wayHits_0_I_1_0_RNO
.cname un2_stageA_wayHits_0_I_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26003.8-26009.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_stageA_wayHits_0_I_27_0_RNO A1=un2_stageA_wayHits_0_I_27_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_stageA_wayHits_0_data_tmp[6] COUT=un2_stageA_wayHits_0_data_tmp[8] D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_27_0_S0 S1=un2_stageA_wayHits_0_I_27_0_S1
.cname un2_stageA_wayHits_0_I_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28418.8-28431.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[18] B=_zz_ways_0_tags_port0[19] C=execute_to_memory_REGFILE_WRITE_DATA[28] D=execute_to_memory_REGFILE_WRITE_DATA[29] Z=un2_stageA_wayHits_0_I_27_0_RNO_0
.cname un2_stageA_wayHits_0_I_27_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25979.8-25985.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port0[16] B=_zz_ways_0_tags_port0[17] C=execute_to_memory_REGFILE_WRITE_DATA[26] D=execute_to_memory_REGFILE_WRITE_DATA[27] Z=un2_stageA_wayHits_0_I_27_0_RNO
.cname un2_stageA_wayHits_0_I_27_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25971.8-25977.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_stageA_wayHits_0_I_39_0_RNO A1=un2_stageA_wayHits_0_I_39_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_stageA_wayHits_0_data_tmp[0] COUT=un2_stageA_wayHits_0_data_tmp[2] D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_39_0_S0 S1=un2_stageA_wayHits_0_I_39_0_S1
.cname un2_stageA_wayHits_0_I_39_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28472.8-28485.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[6] B=_zz_ways_0_tags_port0[7] C=execute_to_memory_REGFILE_WRITE_DATA[16] D=execute_to_memory_REGFILE_WRITE_DATA[17] Z=un2_stageA_wayHits_0_I_39_0_RNO_0
.cname un2_stageA_wayHits_0_I_39_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25931.8-25937.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port0[4] B=_zz_ways_0_tags_port0[5] C=execute_to_memory_REGFILE_WRITE_DATA[14] D=execute_to_memory_REGFILE_WRITE_DATA[15] Z=un2_stageA_wayHits_0_I_39_0_RNO
.cname un2_stageA_wayHits_0_I_39_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25955.8-25961.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_stageA_wayHits_0_I_51_0_RNO A1=un2_stageA_wayHits_0_I_51_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_stageA_wayHits_0_data_tmp[2] COUT=un2_stageA_wayHits_0_data_tmp[4] D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_51_0_S0 S1=un2_stageA_wayHits_0_I_51_0_S1
.cname un2_stageA_wayHits_0_I_51_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28454.8-28467.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[10] B=_zz_ways_0_tags_port0[11] C=execute_to_memory_REGFILE_WRITE_DATA[20] D=execute_to_memory_REGFILE_WRITE_DATA[21] Z=un2_stageA_wayHits_0_I_51_0_RNO_0
.cname un2_stageA_wayHits_0_I_51_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25947.8-25953.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port0[8] B=_zz_ways_0_tags_port0[9] C=execute_to_memory_REGFILE_WRITE_DATA[18] D=execute_to_memory_REGFILE_WRITE_DATA[19] Z=un2_stageA_wayHits_0_I_51_0_RNO
.cname un2_stageA_wayHits_0_I_51_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25939.8-25945.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_stageA_wayHits_0_I_9_0_RNO A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_stageA_wayHits_0_data_tmp[8] COUT=un2_stageA_wayHits_0_I_9_0_COUT D0=VCC D1=VCC S0=un2_stageA_wayHits_0_I_9_0_S0 S1=un2_stageA_wayHits_0_I_9_0_S1
.cname un2_stageA_wayHits_0_I_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28400.8-28413.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port0[20] B=_zz_ways_0_tags_port0[21] C=execute_to_memory_REGFILE_WRITE_DATA[30] D=execute_to_memory_REGFILE_WRITE_DATA[31] Z=un2_stageA_wayHits_0_I_9_0_RNO
.cname un2_stageA_wayHits_0_I_9_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25995.8-26001.2"
.param INIT "0x8421"
.subckt CCU2 A0=un4__zz_stageA_dataColisions_0_I_15_0_RNO A1=un4__zz_stageA_dataColisions_0_I_15_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4__zz_stageA_dataColisions_0_data_tmp[2] COUT=un4__zz_stageA_dataColisions_0_I_9_cry D0=VCC D1=VCC S0=un4__zz_stageA_dataColisions_0_I_15_0_S0 S1=un4__zz_stageA_dataColisions_0_I_15_0_S1
.cname un4__zz_stageA_dataColisions_0_I_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28594.8-28607.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[10] B=dataCache_1_io_mem_cmd_payload_address[11] C=execute_to_memory_REGFILE_WRITE_DATA[10] D=execute_to_memory_REGFILE_WRITE_DATA[11] Z=un4__zz_stageA_dataColisions_0_I_15_0_RNO_0
.cname un4__zz_stageA_dataColisions_0_I_15_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25875.8-25881.2"
.param INIT "0x8421"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[8] B=dataCache_1_io_mem_cmd_payload_address[9] C=execute_to_memory_REGFILE_WRITE_DATA[8] D=execute_to_memory_REGFILE_WRITE_DATA[9] Z=un4__zz_stageA_dataColisions_0_I_15_0_RNO
.cname un4__zz_stageA_dataColisions_0_I_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25867.8-25873.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=un4__zz_stageA_dataColisions_0_I_1_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un4__zz_stageA_dataColisions_0_data_tmp[0] D0=VCC D1=VCC S0=un4__zz_stageA_dataColisions_0_I_1_0_S0 S1=un4__zz_stageA_dataColisions_0_I_1_0_S1
.cname un4__zz_stageA_dataColisions_0_I_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28629.8-28642.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataWriteCmd_payload_address[0] B=dataWriteCmd_payload_address[1] C=execute_to_memory_REGFILE_WRITE_DATA[2] D=execute_to_memory_REGFILE_WRITE_DATA[3] Z=un4__zz_stageA_dataColisions_0_I_1_0_RNO
.cname un4__zz_stageA_dataColisions_0_I_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25883.8-25889.2"
.param INIT "0x8421"
.subckt CCU2 A0=un4__zz_stageA_dataColisions_0_I_27_0_RNO A1=un4__zz_stageA_dataColisions_0_I_27_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4__zz_stageA_dataColisions_0_data_tmp[0] COUT=un4__zz_stageA_dataColisions_0_data_tmp[2] D0=VCC D1=VCC S0=un4__zz_stageA_dataColisions_0_I_27_0_S0 S1=un4__zz_stageA_dataColisions_0_I_27_0_S1
.cname un4__zz_stageA_dataColisions_0_I_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28612.8-28625.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[6] B=dataCache_1_io_mem_cmd_payload_address[7] C=execute_to_memory_REGFILE_WRITE_DATA[6] D=execute_to_memory_REGFILE_WRITE_DATA[7] Z=un4__zz_stageA_dataColisions_0_I_27_0_RNO_0
.cname un4__zz_stageA_dataColisions_0_I_27_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25859.8-25865.2"
.param INIT "0x8421"
.subckt LUT4 A=dataWriteCmd_payload_address[2] B=dataCache_1_io_mem_cmd_payload_address[5] C=execute_to_memory_REGFILE_WRITE_DATA[4] D=execute_to_memory_REGFILE_WRITE_DATA[5] Z=un4__zz_stageA_dataColisions_0_I_27_0_RNO
.cname un4__zz_stageA_dataColisions_0_I_27_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25851.8-25857.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4__zz_stageA_dataColisions_0_I_9_cry COUT=un4__zz_stageA_dataColisions_0_I_9_0_COUT D0=VCC D1=VCC S0=un4__zz_stageA_dataColisions_0_I_9_0_S0 S1=un4__zz_stageA_dataColisions_0_I_9_0_S1
.cname un4__zz_stageA_dataColisions_0_I_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28576.8-28589.2"
.param INIT0 "5033"
.param INIT1 "0000"
.param INJECT "NO"
.subckt CCU2 A0=un4_stage0_dataColisions_0_I_15_0_RNO A1=un4_stage0_dataColisions_0_I_15_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4_stage0_dataColisions_0_data_tmp[2] COUT=un4_stage0_dataColisions_0_I_9_cry D0=VCC D1=VCC S0=un4_stage0_dataColisions_0_I_15_0_S0 S1=un4_stage0_dataColisions_0_I_15_0_S1
.cname un4_stage0_dataColisions_0_I_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28524.8-28537.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[10] B=dataCache_1_io_mem_cmd_payload_address[11] C=execute_SrcPlugin_addSub[10] D=execute_SrcPlugin_addSub[11] Z=un4_stage0_dataColisions_0_I_15_0_RNO_0
.cname un4_stage0_dataColisions_0_I_15_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25915.8-25921.2"
.param INIT "0x8421"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[8] B=dataCache_1_io_mem_cmd_payload_address[9] C=execute_SrcPlugin_addSub[8] D=execute_SrcPlugin_addSub[9] Z=un4_stage0_dataColisions_0_I_15_0_RNO
.cname un4_stage0_dataColisions_0_I_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25907.8-25913.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=un4_stage0_dataColisions_0_I_1_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un4_stage0_dataColisions_0_data_tmp[0] D0=VCC D1=VCC S0=un4_stage0_dataColisions_0_I_1_0_S0 S1=un4_stage0_dataColisions_0_I_1_0_S1
.cname un4_stage0_dataColisions_0_I_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28559.8-28572.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataWriteCmd_payload_address[0] B=dataWriteCmd_payload_address[1] C=execute_SrcPlugin_addSub[2] D=execute_SrcPlugin_addSub[3] Z=un4_stage0_dataColisions_0_I_1_0_RNO
.cname un4_stage0_dataColisions_0_I_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25923.8-25929.2"
.param INIT "0x8421"
.subckt CCU2 A0=un4_stage0_dataColisions_0_I_27_0_RNO A1=un4_stage0_dataColisions_0_I_27_0_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4_stage0_dataColisions_0_data_tmp[0] COUT=un4_stage0_dataColisions_0_data_tmp[2] D0=VCC D1=VCC S0=un4_stage0_dataColisions_0_I_27_0_S0 S1=un4_stage0_dataColisions_0_I_27_0_S1
.cname un4_stage0_dataColisions_0_I_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28542.8-28555.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[6] B=dataCache_1_io_mem_cmd_payload_address[7] C=execute_SrcPlugin_addSub[6] D=execute_SrcPlugin_addSub[7] Z=un4_stage0_dataColisions_0_I_27_0_RNO_0
.cname un4_stage0_dataColisions_0_I_27_0_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25899.8-25905.2"
.param INIT "0x8421"
.subckt LUT4 A=dataWriteCmd_payload_address[2] B=dataCache_1_io_mem_cmd_payload_address[5] C=execute_SrcPlugin_addSub[4] D=execute_SrcPlugin_addSub[5] Z=un4_stage0_dataColisions_0_I_27_0_RNO
.cname un4_stage0_dataColisions_0_I_27_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:25891.8-25897.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un4_stage0_dataColisions_0_I_9_cry COUT=un4_stage0_dataColisions_0_I_9_0_COUT D0=VCC D1=VCC S0=un4_stage0_dataColisions_0_I_9_0_S0 S1=un4_stage0_dataColisions_0_I_9_0_S1
.cname un4_stage0_dataColisions_0_I_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28506.8-28519.2"
.param INIT0 "5033"
.param INIT1 "0000"
.param INJECT "NO"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=execute_SrcPlugin_addSub[2] ADR[5]=execute_SrcPlugin_addSub[3] ADR[6]=execute_SrcPlugin_addSub[4] ADR[7]=execute_SrcPlugin_addSub[5] ADR[8]=execute_SrcPlugin_addSub[6] ADR[9]=execute_SrcPlugin_addSub[7] ADR[10]=execute_SrcPlugin_addSub[8] ADR[11]=execute_SrcPlugin_addSub[9] ADR[12]=execute_SrcPlugin_addSub[10] ADR[13]=execute_SrcPlugin_addSub[11] ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=dataWriteCmd_payload_address[0] ADW[5]=dataWriteCmd_payload_address[1] ADW[6]=dataWriteCmd_payload_address[2] ADW[7]=dataCache_1_io_mem_cmd_payload_address[5] ADW[8]=dataCache_1_io_mem_cmd_payload_address[6] ADW[9]=dataCache_1_io_mem_cmd_payload_address[7] ADW[10]=dataCache_1_io_mem_cmd_payload_address[8] ADW[11]=dataCache_1_io_mem_cmd_payload_address[9] ADW[12]=dataCache_1_io_mem_cmd_payload_address[10] ADW[13]=dataCache_1_io_mem_cmd_payload_address[11] CER=when_DataCache_l656 CEW=ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7 CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dataWriteCmd_payload_data[0] DI[1]=dataWriteCmd_payload_data[1] DI[2]=dataWriteCmd_payload_data[2] DI[3]=dataWriteCmd_payload_data[3] DI[4]=dataWriteCmd_payload_data[4] DI[5]=dataWriteCmd_payload_data[5] DI[6]=dataWriteCmd_payload_data[6] DI[7]=dataWriteCmd_payload_data[7] DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_datasymbol_read[0] DO[1]=_zz_ways_0_datasymbol_read[1] DO[2]=_zz_ways_0_datasymbol_read[2] DO[3]=_zz_ways_0_datasymbol_read[3] DO[4]=_zz_ways_0_datasymbol_read[4] DO[5]=_zz_ways_0_datasymbol_read[5] DO[6]=_zz_ways_0_datasymbol_read[6] DO[7]=_zz_ways_0_datasymbol_read[7] DO[8]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[8] DO[9]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[9] DO[10]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[10] DO[11]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[11] DO[12]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[12] DO[13]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[13] DO[14]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[14] DO[15]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[15] DO[16]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[16] DO[17]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[17] DO[18]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[18] DO[19]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[19] DO[20]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[20] DO[21]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[21] DO[22]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[22] DO[23]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[23] DO[24]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[24] DO[25]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[25] DO[26]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[26] DO[27]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[27] DO[28]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[28] DO[29]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[29] DO[30]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[30] DO[31]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[31] DO[32]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[32] DO[33]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[33] DO[34]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[34] DO[35]=ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[35] ONEBITERR=ways_0_data_symbol0_ways_0_data_symbol0_0_0_ONEBITERR RST=GND_0 TWOBITERR=ways_0_data_symbol0_ways_0_data_symbol0_0_0_TWOBITERR
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29064.10-29078.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[0] B=dBusWishbone_DAT_MISO_regNext[0] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[0]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24364.8-24370.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[1] B=dBusWishbone_DAT_MISO_regNext[1] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[1]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24490.8-24496.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[2] B=dBusWishbone_DAT_MISO_regNext[2] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[2]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24481.8-24487.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[3] B=dBusWishbone_DAT_MISO_regNext[3] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[3]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24472.8-24478.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[4] B=dBusWishbone_DAT_MISO_regNext[4] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[4]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24355.8-24361.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[5] B=dBusWishbone_DAT_MISO_regNext[5] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[5]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24463.8-24469.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[6] B=dBusWishbone_DAT_MISO_regNext[6] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[6]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24346.8-24352.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[7] B=dBusWishbone_DAT_MISO_regNext[7] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[7]
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24337.8-24343.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataWriteCmd_valid B=dataCache_1_io_mem_cmd_payload_mask[0] C=when_DataCache_l1075 D=GND_0 Z=ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7
.cname ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24697.8-24703.2"
.param INIT "0xA8A8"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=execute_SrcPlugin_addSub[2] ADR[5]=execute_SrcPlugin_addSub[3] ADR[6]=execute_SrcPlugin_addSub[4] ADR[7]=execute_SrcPlugin_addSub[5] ADR[8]=execute_SrcPlugin_addSub[6] ADR[9]=execute_SrcPlugin_addSub[7] ADR[10]=execute_SrcPlugin_addSub[8] ADR[11]=execute_SrcPlugin_addSub[9] ADR[12]=execute_SrcPlugin_addSub[10] ADR[13]=execute_SrcPlugin_addSub[11] ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=dataWriteCmd_payload_address[0] ADW[5]=dataWriteCmd_payload_address[1] ADW[6]=dataWriteCmd_payload_address[2] ADW[7]=dataCache_1_io_mem_cmd_payload_address[5] ADW[8]=dataCache_1_io_mem_cmd_payload_address[6] ADW[9]=dataCache_1_io_mem_cmd_payload_address[7] ADW[10]=dataCache_1_io_mem_cmd_payload_address[8] ADW[11]=dataCache_1_io_mem_cmd_payload_address[9] ADW[12]=dataCache_1_io_mem_cmd_payload_address[10] ADW[13]=dataCache_1_io_mem_cmd_payload_address[11] CER=when_DataCache_l656 CEW=ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7 CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dataWriteCmd_payload_data[8] DI[1]=dataWriteCmd_payload_data[9] DI[2]=dataWriteCmd_payload_data[10] DI[3]=dataWriteCmd_payload_data[11] DI[4]=dataWriteCmd_payload_data[12] DI[5]=dataWriteCmd_payload_data[13] DI[6]=dataWriteCmd_payload_data[14] DI[7]=dataWriteCmd_payload_data[15] DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_datasymbol_read_1[0] DO[1]=_zz_ways_0_datasymbol_read_1[1] DO[2]=_zz_ways_0_datasymbol_read_1[2] DO[3]=_zz_ways_0_datasymbol_read_1[3] DO[4]=_zz_ways_0_datasymbol_read_1[4] DO[5]=_zz_ways_0_datasymbol_read_1[5] DO[6]=_zz_ways_0_datasymbol_read_1[6] DO[7]=_zz_ways_0_datasymbol_read_1[7] DO[8]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[8] DO[9]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[9] DO[10]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[10] DO[11]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[11] DO[12]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[12] DO[13]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[13] DO[14]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[14] DO[15]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[15] DO[16]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[16] DO[17]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[17] DO[18]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[18] DO[19]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[19] DO[20]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[20] DO[21]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[21] DO[22]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[22] DO[23]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[23] DO[24]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[24] DO[25]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[25] DO[26]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[26] DO[27]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[27] DO[28]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[28] DO[29]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[29] DO[30]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[30] DO[31]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[31] DO[32]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[32] DO[33]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[33] DO[34]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[34] DO[35]=ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[35] ONEBITERR=ways_0_data_symbol1_ways_0_data_symbol1_0_0_ONEBITERR RST=GND_0 TWOBITERR=ways_0_data_symbol1_ways_0_data_symbol1_0_0_TWOBITERR
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29087.10-29101.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[8] B=dBusWishbone_DAT_MISO_regNext[8] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[8]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24454.8-24460.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[9] B=dBusWishbone_DAT_MISO_regNext[9] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[9]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24445.8-24451.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[10] B=dBusWishbone_DAT_MISO_regNext[10] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[10]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24436.8-24442.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[11] B=dBusWishbone_DAT_MISO_regNext[11] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[11]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24328.8-24334.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[12] B=dBusWishbone_DAT_MISO_regNext[12] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[12]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24319.8-24325.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[13] B=dBusWishbone_DAT_MISO_regNext[13] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[13]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24427.8-24433.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[14] B=dBusWishbone_DAT_MISO_regNext[14] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[14]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24418.8-24424.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[15] B=dBusWishbone_DAT_MISO_regNext[15] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[15]
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24310.8-24316.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataWriteCmd_valid B=dataCache_1_io_mem_cmd_payload_mask[1] C=when_DataCache_l1075 D=GND_0 Z=ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7
.cname ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24688.8-24694.2"
.param INIT "0xA8A8"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=execute_SrcPlugin_addSub[2] ADR[5]=execute_SrcPlugin_addSub[3] ADR[6]=execute_SrcPlugin_addSub[4] ADR[7]=execute_SrcPlugin_addSub[5] ADR[8]=execute_SrcPlugin_addSub[6] ADR[9]=execute_SrcPlugin_addSub[7] ADR[10]=execute_SrcPlugin_addSub[8] ADR[11]=execute_SrcPlugin_addSub[9] ADR[12]=execute_SrcPlugin_addSub[10] ADR[13]=execute_SrcPlugin_addSub[11] ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=dataWriteCmd_payload_address[0] ADW[5]=dataWriteCmd_payload_address[1] ADW[6]=dataWriteCmd_payload_address[2] ADW[7]=dataCache_1_io_mem_cmd_payload_address[5] ADW[8]=dataCache_1_io_mem_cmd_payload_address[6] ADW[9]=dataCache_1_io_mem_cmd_payload_address[7] ADW[10]=dataCache_1_io_mem_cmd_payload_address[8] ADW[11]=dataCache_1_io_mem_cmd_payload_address[9] ADW[12]=dataCache_1_io_mem_cmd_payload_address[10] ADW[13]=dataCache_1_io_mem_cmd_payload_address[11] CER=when_DataCache_l656 CEW=ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7 CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dataWriteCmd_payload_data[16] DI[1]=dataWriteCmd_payload_data[17] DI[2]=dataWriteCmd_payload_data[18] DI[3]=dataWriteCmd_payload_data[19] DI[4]=dataWriteCmd_payload_data[20] DI[5]=dataWriteCmd_payload_data[21] DI[6]=dataWriteCmd_payload_data[22] DI[7]=dataWriteCmd_payload_data[23] DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_datasymbol_read_2[0] DO[1]=_zz_ways_0_datasymbol_read_2[1] DO[2]=_zz_ways_0_datasymbol_read_2[2] DO[3]=_zz_ways_0_datasymbol_read_2[3] DO[4]=_zz_ways_0_datasymbol_read_2[4] DO[5]=_zz_ways_0_datasymbol_read_2[5] DO[6]=_zz_ways_0_datasymbol_read_2[6] DO[7]=_zz_ways_0_datasymbol_read_2[7] DO[8]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[8] DO[9]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[9] DO[10]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[10] DO[11]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[11] DO[12]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[12] DO[13]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[13] DO[14]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[14] DO[15]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[15] DO[16]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[16] DO[17]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[17] DO[18]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[18] DO[19]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[19] DO[20]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[20] DO[21]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[21] DO[22]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[22] DO[23]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[23] DO[24]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[24] DO[25]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[25] DO[26]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[26] DO[27]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[27] DO[28]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[28] DO[29]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[29] DO[30]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[30] DO[31]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[31] DO[32]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[32] DO[33]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[33] DO[34]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[34] DO[35]=ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[35] ONEBITERR=ways_0_data_symbol2_ways_0_data_symbol2_0_0_ONEBITERR RST=GND_0 TWOBITERR=ways_0_data_symbol2_ways_0_data_symbol2_0_0_TWOBITERR
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29110.10-29124.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[16] B=dBusWishbone_DAT_MISO_regNext[16] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[16]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24409.8-24415.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[17] B=dBusWishbone_DAT_MISO_regNext[17] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[17]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24400.8-24406.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[18] B=dBusWishbone_DAT_MISO_regNext[18] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[18]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24391.8-24397.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[19] B=dBusWishbone_DAT_MISO_regNext[19] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[19]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24301.8-24307.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[20] B=dBusWishbone_DAT_MISO_regNext[20] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[20]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24382.8-24388.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[21] B=dBusWishbone_DAT_MISO_regNext[21] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[21]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24292.8-24298.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[22] B=dBusWishbone_DAT_MISO_regNext[22] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[22]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24283.8-24289.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[23] B=dBusWishbone_DAT_MISO_regNext[23] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[23]
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24373.8-24379.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[2] B=dataWriteCmd_valid C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7
.cname ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24679.8-24685.2"
.param INIT "0xC888"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=execute_SrcPlugin_addSub[2] ADR[5]=execute_SrcPlugin_addSub[3] ADR[6]=execute_SrcPlugin_addSub[4] ADR[7]=execute_SrcPlugin_addSub[5] ADR[8]=execute_SrcPlugin_addSub[6] ADR[9]=execute_SrcPlugin_addSub[7] ADR[10]=execute_SrcPlugin_addSub[8] ADR[11]=execute_SrcPlugin_addSub[9] ADR[12]=execute_SrcPlugin_addSub[10] ADR[13]=execute_SrcPlugin_addSub[11] ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=dataWriteCmd_payload_address[0] ADW[5]=dataWriteCmd_payload_address[1] ADW[6]=dataWriteCmd_payload_address[2] ADW[7]=dataCache_1_io_mem_cmd_payload_address[5] ADW[8]=dataCache_1_io_mem_cmd_payload_address[6] ADW[9]=dataCache_1_io_mem_cmd_payload_address[7] ADW[10]=dataCache_1_io_mem_cmd_payload_address[8] ADW[11]=dataCache_1_io_mem_cmd_payload_address[9] ADW[12]=dataCache_1_io_mem_cmd_payload_address[10] ADW[13]=dataCache_1_io_mem_cmd_payload_address[11] CER=when_DataCache_l656 CEW=ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7 CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dataWriteCmd_payload_data[24] DI[1]=dataWriteCmd_payload_data[25] DI[2]=dataWriteCmd_payload_data[26] DI[3]=dataWriteCmd_payload_data[27] DI[4]=dataWriteCmd_payload_data[28] DI[5]=dataWriteCmd_payload_data[29] DI[6]=dataWriteCmd_payload_data[30] DI[7]=dataWriteCmd_payload_data[31] DI[8]=GND_0 DI[9]=GND_0 DI[10]=GND_0 DI[11]=GND_0 DI[12]=GND_0 DI[13]=GND_0 DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_datasymbol_read_3[0] DO[1]=_zz_ways_0_datasymbol_read_3[1] DO[2]=_zz_ways_0_datasymbol_read_3[2] DO[3]=_zz_ways_0_datasymbol_read_3[3] DO[4]=_zz_ways_0_datasymbol_read_3[4] DO[5]=_zz_ways_0_datasymbol_read_3[5] DO[6]=_zz_ways_0_datasymbol_read_3[6] DO[7]=_zz_ways_0_datasymbol_read_3[7] DO[8]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[8] DO[9]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[9] DO[10]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[10] DO[11]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[11] DO[12]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[12] DO[13]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[13] DO[14]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[14] DO[15]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[15] DO[16]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[16] DO[17]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[17] DO[18]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[18] DO[19]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[19] DO[20]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[20] DO[21]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[21] DO[22]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[22] DO[23]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[23] DO[24]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[24] DO[25]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[25] DO[26]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[26] DO[27]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[27] DO[28]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[28] DO[29]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[29] DO[30]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[30] DO[31]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[31] DO[32]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[32] DO[33]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[33] DO[34]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[34] DO[35]=ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[35] ONEBITERR=ways_0_data_symbol3_ways_0_data_symbol3_0_0_ONEBITERR RST=GND_0 TWOBITERR=ways_0_data_symbol3_ways_0_data_symbol3_0_0_TWOBITERR
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29133.10-29147.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[24] B=dBusWishbone_DAT_MISO_regNext[24] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[24]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24274.8-24280.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[25] B=dBusWishbone_DAT_MISO_regNext[25] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[25]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24265.8-24271.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[26] B=dBusWishbone_DAT_MISO_regNext[26] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[26]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24256.8-24262.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[27] B=dBusWishbone_DAT_MISO_regNext[27] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[27]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24499.8-24505.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[28] B=dBusWishbone_DAT_MISO_regNext[28] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[28]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24247.8-24253.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[29] B=dBusWishbone_DAT_MISO_regNext[29] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[29]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24238.8-24244.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[30] B=dBusWishbone_DAT_MISO_regNext[30] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[30]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24229.8-24235.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[31] B=dBusWishbone_DAT_MISO_regNext[31] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=dataWriteCmd_payload_data[31]
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24220.8-24226.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[3] B=dataWriteCmd_valid C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7
.cname ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:24670.8-24676.2"
.param INIT "0xC888"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=VCC ADR[5]=execute_SrcPlugin_addSub[5] ADR[6]=execute_SrcPlugin_addSub[6] ADR[7]=execute_SrcPlugin_addSub[7] ADR[8]=execute_SrcPlugin_addSub[8] ADR[9]=execute_SrcPlugin_addSub[9] ADR[10]=execute_SrcPlugin_addSub[10] ADR[11]=execute_SrcPlugin_addSub[11] ADR[12]=GND_0 ADR[13]=GND_0 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=VCC ADW[5]=tagsWriteCmd_payload_address[0] ADW[6]=tagsWriteCmd_payload_address[1] ADW[7]=tagsWriteCmd_payload_address[2] ADW[8]=tagsWriteCmd_payload_address[3] ADW[9]=tagsWriteCmd_payload_address[4] ADW[10]=tagsWriteCmd_payload_address[5] ADW[11]=tagsWriteCmd_payload_address[6] ADW[12]=GND_0 ADW[13]=GND_0 CER=when_DataCache_l656 CEW=tagsWriteCmd_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=loader_counter_willOverflow DI[1]=GND_0 DI[2]=dataCache_1_io_mem_cmd_payload_address[12] DI[3]=dataCache_1_io_mem_cmd_payload_address[13] DI[4]=dataCache_1_io_mem_cmd_payload_address[14] DI[5]=dataCache_1_io_mem_cmd_payload_address[15] DI[6]=dataCache_1_io_mem_cmd_payload_address[16] DI[7]=dataCache_1_io_mem_cmd_payload_address[17] DI[8]=dataCache_1_io_mem_cmd_payload_address[18] DI[9]=dataCache_1_io_mem_cmd_payload_address[19] DI[10]=dataCache_1_io_mem_cmd_payload_address[20] DI[11]=dataCache_1_io_mem_cmd_payload_address[21] DI[12]=dataCache_1_io_mem_cmd_payload_address[22] DI[13]=dataCache_1_io_mem_cmd_payload_address[23] DI[14]=dataCache_1_io_mem_cmd_payload_address[24] DI[15]=dataCache_1_io_mem_cmd_payload_address[25] DI[16]=dataCache_1_io_mem_cmd_payload_address[26] DI[17]=dataCache_1_io_mem_cmd_payload_address[27] DI[18]=dataCache_1_io_mem_cmd_payload_address[28] DI[19]=dataCache_1_io_mem_cmd_payload_address[29] DI[20]=dataCache_1_io_mem_cmd_payload_address[30] DI[21]=dataCache_1_io_mem_cmd_payload_address[31] DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_tags_port0[0] DO[1]=_zz_ways_0_tags_port0[1] DO[2]=_zz_ways_0_tags_port0[2] DO[3]=_zz_ways_0_tags_port0[3] DO[4]=_zz_ways_0_tags_port0[4] DO[5]=_zz_ways_0_tags_port0[5] DO[6]=_zz_ways_0_tags_port0[6] DO[7]=_zz_ways_0_tags_port0[7] DO[8]=_zz_ways_0_tags_port0[8] DO[9]=_zz_ways_0_tags_port0[9] DO[10]=_zz_ways_0_tags_port0[10] DO[11]=_zz_ways_0_tags_port0[11] DO[12]=_zz_ways_0_tags_port0[12] DO[13]=_zz_ways_0_tags_port0[13] DO[14]=_zz_ways_0_tags_port0[14] DO[15]=_zz_ways_0_tags_port0[15] DO[16]=_zz_ways_0_tags_port0[16] DO[17]=_zz_ways_0_tags_port0[17] DO[18]=_zz_ways_0_tags_port0[18] DO[19]=_zz_ways_0_tags_port0[19] DO[20]=_zz_ways_0_tags_port0[20] DO[21]=_zz_ways_0_tags_port0[21] DO[22]=ways_0_tags_ways_0_tags_0_DO_0[22] DO[23]=ways_0_tags_ways_0_tags_0_DO_0[23] DO[24]=ways_0_tags_ways_0_tags_0_DO_0[24] DO[25]=ways_0_tags_ways_0_tags_0_DO_0[25] DO[26]=ways_0_tags_ways_0_tags_0_DO_0[26] DO[27]=ways_0_tags_ways_0_tags_0_DO_0[27] DO[28]=ways_0_tags_ways_0_tags_0_DO_0[28] DO[29]=ways_0_tags_ways_0_tags_0_DO_0[29] DO[30]=ways_0_tags_ways_0_tags_0_DO_0[30] DO[31]=ways_0_tags_ways_0_tags_0_DO_0[31] DO[32]=ways_0_tags_ways_0_tags_0_DO_0[32] DO[33]=ways_0_tags_ways_0_tags_0_DO_0[33] DO[34]=ways_0_tags_ways_0_tags_0_DO_0[34] DO[35]=ways_0_tags_ways_0_tags_0_DO_0[35] ONEBITERR=ways_0_tags_ways_0_tags_0_ONEBITERR_0 RST=GND_0 TWOBITERR=ways_0_tags_ways_0_tags_0_TWOBITERR_0
.cname ways_0_tags_ways_0_tags_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:29041.10-29055.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X36"
.param DATA_WIDTH_W "X36"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[0] C=dataCache_1_io_mem_cmd_payload_address[5] D=GND_0 Z=tagsWriteCmd_payload_address[0]
.cname ways_0_tags_ways_0_tags_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26468.8-26474.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[1] C=dataCache_1_io_mem_cmd_payload_address[6] D=GND_0 Z=tagsWriteCmd_payload_address[1]
.cname ways_0_tags_ways_0_tags_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26460.8-26466.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[2] C=dataCache_1_io_mem_cmd_payload_address[7] D=GND_0 Z=tagsWriteCmd_payload_address[2]
.cname ways_0_tags_ways_0_tags_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26452.8-26458.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[3] C=dataCache_1_io_mem_cmd_payload_address[8] D=GND_0 Z=tagsWriteCmd_payload_address[3]
.cname ways_0_tags_ways_0_tags_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26444.8-26450.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[4] C=dataCache_1_io_mem_cmd_payload_address[9] D=GND_0 Z=tagsWriteCmd_payload_address[4]
.cname ways_0_tags_ways_0_tags_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26436.8-26442.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[5] C=dataCache_1_io_mem_cmd_payload_address[10] D=GND_0 Z=tagsWriteCmd_payload_address[5]
.cname ways_0_tags_ways_0_tags_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26428.8-26434.2"
.param INIT "0xE4E4"
.subckt LUT4 A=loader_counter_willOverflow B=un1_stageB_flusher_counter_0[6] C=dataCache_1_io_mem_cmd_payload_address[11] D=GND_0 Z=tagsWriteCmd_payload_address[6]
.cname ways_0_tags_ways_0_tags_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26420.8-26426.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_IS_CSR B=execute_arbitration_isValid C=GND_0 D=GND_0 Z=when_CsrPlugin_l1180_1z
.cname when_CsrPlugin_l1180
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:28224.8-28230.2"
.param INIT "0x8888"
.subckt LUT4 A=dataCache_1_io_cpu_execute_refilling B=when_DBusCachedPlugin_l458 C=GND_0 D=GND_0 Z=when_DataCache_l816
.cname when_DataCache_l816_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:26161.8-26167.2"
.param INIT "0x1111"
.subckt LUT4 A=_zz_dBus_rsp_valid B=dataCache_1_io_mem_cmd_rValid C=memory_to_writeBack_MEMORY_WR D=GND_0 Z=when_DataCache_l980_1z
.cname when_DataCache_l980
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:27467.8-27473.2"
.param INIT "0x3A3A"
.end

.model InstructionCache
.inputs dBusWishbone_DAT_MISO_regNext[0] dBusWishbone_DAT_MISO_regNext[1] dBusWishbone_DAT_MISO_regNext[2] dBusWishbone_DAT_MISO_regNext[3] dBusWishbone_DAT_MISO_regNext[4] dBusWishbone_DAT_MISO_regNext[5] dBusWishbone_DAT_MISO_regNext[6] dBusWishbone_DAT_MISO_regNext[7] dBusWishbone_DAT_MISO_regNext[8] dBusWishbone_DAT_MISO_regNext[9] dBusWishbone_DAT_MISO_regNext[10] dBusWishbone_DAT_MISO_regNext[11] dBusWishbone_DAT_MISO_regNext[12] dBusWishbone_DAT_MISO_regNext[13] dBusWishbone_DAT_MISO_regNext[14] dBusWishbone_DAT_MISO_regNext[15] dBusWishbone_DAT_MISO_regNext[16] dBusWishbone_DAT_MISO_regNext[17] dBusWishbone_DAT_MISO_regNext[18] dBusWishbone_DAT_MISO_regNext[19] dBusWishbone_DAT_MISO_regNext[20] dBusWishbone_DAT_MISO_regNext[21] dBusWishbone_DAT_MISO_regNext[22] dBusWishbone_DAT_MISO_regNext[23] dBusWishbone_DAT_MISO_regNext[24] dBusWishbone_DAT_MISO_regNext[25] dBusWishbone_DAT_MISO_regNext[26] dBusWishbone_DAT_MISO_regNext[27] dBusWishbone_DAT_MISO_regNext[28] dBusWishbone_DAT_MISO_regNext[29] dBusWishbone_DAT_MISO_regNext[30] dBusWishbone_DAT_MISO_regNext[31] dsp_split_kb_72_0[0] dsp_split_kb_72_0[1] dsp_split_kb_72_0[2] dsp_split_kb_72_0[3] dsp_split_kb_72_0[4] dsp_split_kb_72_0[5] dsp_split_kb_72_0[6] dsp_split_kb_72_0[7] dsp_split_kb_72_0[8] dsp_split_kb_72_0[9] dsp_split_kb_72_0[10] dsp_split_kb_72_0[11] dsp_split_kb_72_0[12] dsp_split_kb_72_0[13] dsp_split_kb_72_0[14] dsp_split_kb_72_0[15] dsp_split_kb_72_0[16] dsp_split_kb_72_0[17] dsp_split_kb_72_0[18] builder_count_1_2_13 builder_count_1_2_12 builder_count_1_2_11 builder_count_1_2_10 builder_count_1_2_8 builder_count_1_2_3 builder_count_1_2_0 main_basesoc_scratch_storage[0] main_basesoc_scratch_storage[1] main_basesoc_scratch_storage[2] main_basesoc_scratch_storage[3] main_basesoc_scratch_storage[4] main_basesoc_scratch_storage[5] main_basesoc_scratch_storage[6] main_basesoc_scratch_storage[7] main_basesoc_scratch_storage[8] main_basesoc_scratch_storage[9] main_basesoc_scratch_storage[10] main_basesoc_scratch_storage[11] main_basesoc_scratch_storage[12] main_basesoc_scratch_storage[13] main_basesoc_scratch_storage[14] main_basesoc_scratch_storage[15] main_basesoc_scratch_storage[16] main_basesoc_scratch_storage[17] main_basesoc_scratch_storage[18] main_basesoc_scratch_storage[19] main_basesoc_scratch_storage[20] main_basesoc_scratch_storage[21] main_basesoc_scratch_storage[22] main_basesoc_scratch_storage[23] main_basesoc_scratch_storage[24] main_basesoc_scratch_storage[25] main_basesoc_scratch_storage[26] main_basesoc_scratch_storage[27] main_basesoc_scratch_storage[28] main_basesoc_scratch_storage[29] main_basesoc_scratch_storage[30] main_basesoc_scratch_storage[31] decode_to_execute_INSTRUCTION_0_mod_0_fast_0 decode_to_execute_SRC2_CTRL_fast[0] decode_to_execute_SRC2_CTRL_fast[1] decode_to_execute_INSTRUCTION_fast_1 decode_to_execute_INSTRUCTION_fast_0 decode_to_execute_INSTRUCTION_fast_8 IBusCachedPlugin_predictionJumpInterface_payload[2] IBusCachedPlugin_predictionJumpInterface_payload[3] IBusCachedPlugin_predictionJumpInterface_payload[4] IBusCachedPlugin_predictionJumpInterface_payload[5] IBusCachedPlugin_predictionJumpInterface_payload[6] IBusCachedPlugin_predictionJumpInterface_payload[7] IBusCachedPlugin_predictionJumpInterface_payload[8] IBusCachedPlugin_predictionJumpInterface_payload[9] IBusCachedPlugin_predictionJumpInterface_payload[10] IBusCachedPlugin_predictionJumpInterface_payload[11] IBusCachedPlugin_predictionJumpInterface_payload[12] IBusCachedPlugin_predictionJumpInterface_payload[13] IBusCachedPlugin_predictionJumpInterface_payload[14] IBusCachedPlugin_predictionJumpInterface_payload[15] IBusCachedPlugin_predictionJumpInterface_payload[16] IBusCachedPlugin_predictionJumpInterface_payload[17] IBusCachedPlugin_predictionJumpInterface_payload[18] IBusCachedPlugin_predictionJumpInterface_payload[19] IBusCachedPlugin_predictionJumpInterface_payload[20] IBusCachedPlugin_predictionJumpInterface_payload[21] IBusCachedPlugin_predictionJumpInterface_payload[22] IBusCachedPlugin_predictionJumpInterface_payload[23] IBusCachedPlugin_predictionJumpInterface_payload[24] IBusCachedPlugin_predictionJumpInterface_payload[25] IBusCachedPlugin_predictionJumpInterface_payload[26] IBusCachedPlugin_predictionJumpInterface_payload[27] IBusCachedPlugin_predictionJumpInterface_payload[28] IBusCachedPlugin_predictionJumpInterface_payload[29] IBusCachedPlugin_predictionJumpInterface_payload[30] IBusCachedPlugin_predictionJumpInterface_payload[31] decode_to_execute_INSTRUCTION_2 decode_to_execute_INSTRUCTION_3 decode_to_execute_INSTRUCTION_4 decode_to_execute_INSTRUCTION_6 decode_to_execute_INSTRUCTION_14 decode_to_execute_INSTRUCTION_15 decode_to_execute_INSTRUCTION_16 decode_to_execute_INSTRUCTION_17 decode_to_execute_INSTRUCTION_18 decode_to_execute_INSTRUCTION_19 decode_to_execute_INSTRUCTION_20 decode_to_execute_INSTRUCTION_25 decode_to_execute_INSTRUCTION_26 decode_to_execute_INSTRUCTION_27 decode_to_execute_INSTRUCTION_28 decode_to_execute_INSTRUCTION_12 decode_to_execute_INSTRUCTION_13 decode_to_execute_INSTRUCTION_0 decode_to_execute_INSTRUCTION_29 decode_to_execute_INSTRUCTION_30 decode_to_execute_INSTRUCTION_1 main_basesoc_timer_value_7_1[1] main_basesoc_timer_value_7_1[2] main_basesoc_timer_value_7_1[3] main_basesoc_timer_value_7_1[4] main_basesoc_timer_value_7_1[5] main_basesoc_timer_value_7_1[6] main_basesoc_timer_value_7_1[7] main_basesoc_timer_value_7_1[8] main_basesoc_timer_value_7_1[9] main_basesoc_timer_value_7_1[10] main_basesoc_timer_value_7_1[11] main_basesoc_timer_value_7_1[12] main_basesoc_timer_value_7_1[13] main_basesoc_timer_value_7_1[14] main_basesoc_timer_value_7_1[15] main_basesoc_timer_value_7_1[16] main_basesoc_timer_value_7_1[17] main_basesoc_timer_value_7_1[18] main_basesoc_timer_value_7_1[19] main_basesoc_timer_value_7_1[20] main_basesoc_timer_value_7_1[21] main_basesoc_timer_value_7_1[22] main_basesoc_timer_value_7_1[23] main_basesoc_timer_value_7_1[24] main_basesoc_timer_value_7_1[25] main_basesoc_timer_value_7_1[26] main_basesoc_timer_value_7_1[27] main_basesoc_timer_value_7_1[28] main_basesoc_timer_value_7_1[29] main_basesoc_timer_value_7_1[30] main_basesoc_timer_value_7_1[31] dsp_join_kb_25[1] dsp_join_kb_25[2] dsp_join_kb_25[3] dsp_join_kb_25[4] dsp_join_kb_25[5] dsp_join_kb_25[6] dsp_join_kb_25[7] dsp_join_kb_25[8] dsp_join_kb_25[9] dsp_join_kb_25[10] dsp_join_kb_25[11] dsp_join_kb_25[12] dsp_join_kb_25[13] dsp_join_kb_25[14] dsp_join_kb_25[15] dsp_join_kb_25[16] dsp_join_kb_25[17] dsp_join_kb_25[18] dsp_join_kb_25[19] un1_main_basesoc_uart_tx_fifo_level0_0[1] un1_main_basesoc_uart_tx_fifo_level0_0[2] un1_main_basesoc_uart_tx_fifo_level0_0[3] un1_main_basesoc_uart_tx_fifo_level0_0[4] builder_csr_bankarray_interface3_bank_bus_dat_r[0] builder_csr_bankarray_interface3_bank_bus_dat_r[1] builder_csr_bankarray_interface3_bank_bus_dat_r[2] builder_csr_bankarray_interface3_bank_bus_dat_r[3] builder_csr_bankarray_interface3_bank_bus_dat_r[4] builder_csr_bankarray_interface3_bank_bus_dat_r[5] builder_csr_bankarray_interface3_bank_bus_dat_r[6] builder_csr_bankarray_interface3_bank_bus_dat_r[7] builder_csr_bankarray_interface2_bank_bus_dat_r[0] builder_csr_bankarray_interface2_bank_bus_dat_r[1] builder_csr_bankarray_interface2_bank_bus_dat_r[2] builder_csr_bankarray_interface2_bank_bus_dat_r[3] builder_csr_bankarray_interface2_bank_bus_dat_r[4] builder_csr_bankarray_interface2_bank_bus_dat_r[5] builder_csr_bankarray_interface2_bank_bus_dat_r[6] builder_csr_bankarray_interface2_bank_bus_dat_r[7] builder_csr_bankarray_interface2_bank_bus_dat_r[8] builder_csr_bankarray_interface2_bank_bus_dat_r[9] builder_csr_bankarray_interface2_bank_bus_dat_r[10] builder_csr_bankarray_interface2_bank_bus_dat_r[11] builder_csr_bankarray_interface2_bank_bus_dat_r[12] builder_csr_bankarray_interface2_bank_bus_dat_r[13] builder_csr_bankarray_interface2_bank_bus_dat_r[14] builder_csr_bankarray_interface2_bank_bus_dat_r[15] builder_csr_bankarray_interface2_bank_bus_dat_r[16] builder_csr_bankarray_interface2_bank_bus_dat_r[17] builder_csr_bankarray_interface2_bank_bus_dat_r[18] builder_csr_bankarray_interface2_bank_bus_dat_r[19] builder_csr_bankarray_interface2_bank_bus_dat_r[20] builder_csr_bankarray_interface2_bank_bus_dat_r[21] builder_csr_bankarray_interface2_bank_bus_dat_r[22] builder_csr_bankarray_interface2_bank_bus_dat_r[23] builder_csr_bankarray_interface2_bank_bus_dat_r[24] builder_csr_bankarray_interface2_bank_bus_dat_r[25] builder_csr_bankarray_interface2_bank_bus_dat_r[26] builder_csr_bankarray_interface2_bank_bus_dat_r[27] builder_csr_bankarray_interface2_bank_bus_dat_r[28] builder_csr_bankarray_interface2_bank_bus_dat_r[29] builder_csr_bankarray_interface2_bank_bus_dat_r[30] builder_csr_bankarray_interface2_bank_bus_dat_r[31] un1_main_basesoc_uart_rx_fifo_level0_0[1] un1_main_basesoc_uart_rx_fifo_level0_0[2] un1_main_basesoc_uart_rx_fifo_level0_0[3] un1_main_basesoc_uart_rx_fifo_level0_0[4] _zz_CsrPlugin_csrMapping_readDataInit[1] _zz_CsrPlugin_csrMapping_readDataInit[2] _zz_CsrPlugin_csrMapping_readDataInit[3] _zz_CsrPlugin_csrMapping_readDataInit[4] _zz_CsrPlugin_csrMapping_readDataInit[5] _zz_CsrPlugin_csrMapping_readDataInit[6] _zz_CsrPlugin_csrMapping_readDataInit[7] _zz_CsrPlugin_csrMapping_readDataInit[8] _zz_CsrPlugin_csrMapping_readDataInit[9] _zz_CsrPlugin_csrMapping_readDataInit[10] _zz_CsrPlugin_csrMapping_readDataInit[11] _zz_CsrPlugin_csrMapping_readDataInit[12] _zz_CsrPlugin_csrMapping_readDataInit[13] _zz_CsrPlugin_csrMapping_readDataInit[14] _zz_CsrPlugin_csrMapping_readDataInit[15] _zz_CsrPlugin_csrMapping_readDataInit[16] _zz_CsrPlugin_csrMapping_readDataInit[17] _zz_CsrPlugin_csrMapping_readDataInit[18] _zz_CsrPlugin_csrMapping_readDataInit[19] _zz_CsrPlugin_csrMapping_readDataInit[20] _zz_CsrPlugin_csrMapping_readDataInit[21] _zz_CsrPlugin_csrMapping_readDataInit[22] _zz_CsrPlugin_csrMapping_readDataInit[23] _zz_CsrPlugin_csrMapping_readDataInit[24] _zz_CsrPlugin_csrMapping_readDataInit[25] _zz_CsrPlugin_csrMapping_readDataInit[26] _zz_CsrPlugin_csrMapping_readDataInit[27] _zz_CsrPlugin_csrMapping_readDataInit[28] _zz_CsrPlugin_csrMapping_readDataInit[29] _zz_CsrPlugin_csrMapping_readDataInit[30] externalInterruptArray_regNext_0 dsp_join_kb_14[0] dsp_join_kb_14[1] dsp_join_kb_14[2] dsp_join_kb_14[3] dsp_join_kb_14[4] dsp_join_kb_14[5] dsp_join_kb_14[6] dsp_join_kb_14[7] dsp_join_kb_14[8] dsp_join_kb_14[9] dsp_join_kb_14[10] dsp_join_kb_14[11] dsp_join_kb_14[12] dsp_join_kb_14[13] dsp_join_kb_14[14] dsp_join_kb_14[15] storage_dat1[0] storage_dat1[1] storage_dat1[2] storage_dat1[3] storage_dat1[4] storage_dat1[5] storage_dat1[6] storage_dat1[7] main_basesoc_uart_pending_r[0] main_basesoc_uart_pending_r[1] dataCache_1_io_mem_cmd_rData_address[6] dataCache_1_io_mem_cmd_rData_address[7] dataCache_1_io_mem_cmd_rData_address[8] dataCache_1_io_mem_cmd_rData_address[9] dataCache_1_io_mem_cmd_rData_address[10] dataCache_1_io_mem_cmd_rData_address[11] dataCache_1_io_mem_cmd_payload_address[6] dataCache_1_io_mem_cmd_payload_address[7] dataCache_1_io_mem_cmd_payload_address[8] dataCache_1_io_mem_cmd_payload_address[9] dataCache_1_io_mem_cmd_payload_address[10] dataCache_1_io_mem_cmd_payload_address[11] main_basesoc_dbus_adr[0] main_basesoc_dbus_adr[1] main_basesoc_dbus_adr[2] main_basesoc_dbus_adr[3] main_basesoc_dbus_adr[4] main_basesoc_dbus_adr[5] main_basesoc_dbus_adr[6] main_basesoc_dbus_adr[7] main_basesoc_dbus_adr[8] main_basesoc_dbus_adr[9] main_basesoc_dbus_adr[10] main_basesoc_dbus_adr[11] main_basesoc_dbus_adr[12] main_basesoc_dbus_adr[13] main_basesoc_dbus_adr[14] main_basesoc_dbus_adr[15] main_basesoc_dbus_adr[16] main_basesoc_dbus_adr[17] main_basesoc_dbus_adr[18] main_basesoc_dbus_adr[19] main_basesoc_dbus_adr[20] main_basesoc_dbus_adr[21] main_basesoc_dbus_adr[22] main_basesoc_dbus_adr[23] main_basesoc_dbus_adr[24] main_basesoc_dbus_adr[25] main_basesoc_dbus_adr[26] main_basesoc_dbus_adr[27] main_basesoc_dbus_adr[28] main_basesoc_dbus_adr[29] dataCache_1_io_mem_cmd_rData_mask[0] dataCache_1_io_mem_cmd_rData_mask[1] dataCache_1_io_mem_cmd_rData_mask[2] dataCache_1_io_mem_cmd_rData_mask[3] dataCache_1_io_mem_cmd_payload_mask[0] dataCache_1_io_mem_cmd_payload_mask[1] dataCache_1_io_mem_cmd_payload_mask[2] dataCache_1_io_mem_cmd_payload_mask[3] dataCache_1_io_mem_cmd_rData_data_0 dataCache_1_io_mem_cmd_rData_data_4 dataCache_1_io_mem_cmd_rData_data_6 dataCache_1_io_mem_cmd_rData_data_7 dataCache_1_io_mem_cmd_rData_data_11 dataCache_1_io_mem_cmd_rData_data_12 dataCache_1_io_mem_cmd_rData_data_15 dataCache_1_io_mem_cmd_rData_data_19 dataCache_1_io_mem_cmd_rData_data_21 dataCache_1_io_mem_cmd_rData_data_22 dataCache_1_io_mem_cmd_rData_data_24 dataCache_1_io_mem_cmd_rData_data_25 dataCache_1_io_mem_cmd_rData_data_26 dataCache_1_io_mem_cmd_rData_data_28 dataCache_1_io_mem_cmd_rData_data_29 dataCache_1_io_mem_cmd_rData_data_30 dataCache_1_io_mem_cmd_rData_data_31 dataCache_1_io_mem_cmd_payload_data_0 dataCache_1_io_mem_cmd_payload_data_4 dataCache_1_io_mem_cmd_payload_data_6 dataCache_1_io_mem_cmd_payload_data_7 dataCache_1_io_mem_cmd_payload_data_11 dataCache_1_io_mem_cmd_payload_data_12 dataCache_1_io_mem_cmd_payload_data_15 dataCache_1_io_mem_cmd_payload_data_19 dataCache_1_io_mem_cmd_payload_data_21 dataCache_1_io_mem_cmd_payload_data_22 dataCache_1_io_mem_cmd_payload_data_24 dataCache_1_io_mem_cmd_payload_data_25 dataCache_1_io_mem_cmd_payload_data_26 dataCache_1_io_mem_cmd_payload_data_28 dataCache_1_io_mem_cmd_payload_data_29 dataCache_1_io_mem_cmd_payload_data_30 dataCache_1_io_mem_cmd_payload_data_31 decode_to_execute_PC_0_0_mod_8 decode_to_execute_PC_0_0_mod_7 decode_to_execute_PC_0_0_mod_4 decode_to_execute_PC_0_0_mod_2 decode_to_execute_PC_0_0_mod_1 decode_to_execute_PC_0_0_mod_0 decode_to_execute_PC_mod[0] decode_to_execute_PC_mod[1] decode_to_execute_PC_mod[2] decode_to_execute_PC_mod[3] decode_to_execute_PC_mod[4] decode_to_execute_PC_mod[5] decode_to_execute_PC_mod[6] decode_to_execute_PC_mod[7] decode_to_execute_PC_mod[8] decode_to_execute_PC_mod[9] decode_to_execute_PC_mod[10] decode_to_execute_PC_mod[11] decode_to_execute_PC_mod[12] decode_to_execute_PC_mod[13] decode_to_execute_PC_mod[14] decode_to_execute_PC_mod[15] decode_to_execute_PC_mod[16] decode_to_execute_PC_mod[17] decode_to_execute_PC_mod[18] decode_to_execute_PC_mod[19] execute_RS2_0 execute_RS2_6 execute_RS2_10 execute_RS2_5 decode_to_execute_PC_0_mod_0_0 main_storage[0] main_storage[1] main_storage[2] main_storage[3] main_storage[4] main_storage[5] main_storage[6] main_storage[7] main_storage[8] main_storage[9] main_storage[10] main_storage[11] main_storage[12] main_storage[13] main_chaser[0] main_chaser[1] main_chaser[2] main_chaser[3] main_chaser[4] main_chaser[5] main_chaser[6] main_chaser[7] main_chaser[8] main_chaser[9] main_chaser[10] main_chaser[11] main_chaser[12] main_chaser[13] main_basesoc_tx_data[0] main_basesoc_tx_data[1] main_basesoc_tx_data[2] main_basesoc_tx_data[3] main_basesoc_tx_data[4] main_basesoc_tx_data[5] main_basesoc_tx_data[6] main_basesoc_tx_data[7] execute_to_memory_ENV_CTRL_0 decode_to_execute_ENV_CTRL[0] decode_to_execute_ENV_CTRL[1] memory_to_writeBack_INSTRUCTION_6 memory_to_writeBack_INSTRUCTION_5 memory_to_writeBack_INSTRUCTION_7 memory_to_writeBack_INSTRUCTION_21 memory_to_writeBack_INSTRUCTION_22 memory_to_writeBack_INSTRUCTION_3 memory_to_writeBack_INSTRUCTION_4 memory_to_writeBack_INSTRUCTION_1 memory_to_writeBack_INSTRUCTION_2 memory_to_writeBack_INSTRUCTION_0 HazardSimplePlugin_writeBackBuffer_payload_address[0] HazardSimplePlugin_writeBackBuffer_payload_address[1] HazardSimplePlugin_writeBackBuffer_payload_address[2] HazardSimplePlugin_writeBackBuffer_payload_address[3] HazardSimplePlugin_writeBackBuffer_payload_address[4] CsrPlugin_mtval[1] CsrPlugin_mtval[2] CsrPlugin_mtval[3] CsrPlugin_mtval[4] CsrPlugin_mtval[5] CsrPlugin_mtval[6] CsrPlugin_mtval[7] CsrPlugin_mtval[8] CsrPlugin_mtval[9] CsrPlugin_mtval[10] CsrPlugin_mtval[11] CsrPlugin_mtval[12] CsrPlugin_mtval[13] CsrPlugin_mtval[14] CsrPlugin_mtval[15] CsrPlugin_mtval[16] CsrPlugin_mtval[17] CsrPlugin_mtval[18] CsrPlugin_mtval[19] CsrPlugin_mtval[20] CsrPlugin_mtval[21] CsrPlugin_mtval[22] CsrPlugin_mtval[23] CsrPlugin_mtval[24] CsrPlugin_mtval[25] CsrPlugin_mtval[26] CsrPlugin_mtval[27] CsrPlugin_mtval[28] CsrPlugin_mtval[29] CsrPlugin_mtval[30] CsrPlugin_mcause_exceptionCode[1] CsrPlugin_mcause_exceptionCode[2] CsrPlugin_mcause_exceptionCode[3] CsrPlugin_mstatus_MPP[0] CsrPlugin_mstatus_MPP[1] un1_main_basesoc_bus_errors_1_0[0] un1_main_basesoc_bus_errors_1_0[1] un1_main_basesoc_bus_errors_1_0[2] un1_main_basesoc_bus_errors_1_0[3] un1_main_basesoc_bus_errors_1_0[4] un1_main_basesoc_bus_errors_1_0[5] un1_main_basesoc_bus_errors_1_0[6] un1_main_basesoc_bus_errors_1_0[7] un1_main_basesoc_bus_errors_1_0[8] un1_main_basesoc_bus_errors_1_0[9] un1_main_basesoc_bus_errors_1_0[10] un1_main_basesoc_bus_errors_1_0[11] un1_main_basesoc_bus_errors_1_0[12] un1_main_basesoc_bus_errors_1_0[13] un1_main_basesoc_bus_errors_1_0[14] un1_main_basesoc_bus_errors_1_0[15] un1_main_basesoc_bus_errors_1_0[16] un1_main_basesoc_bus_errors_1_0[17] un1_main_basesoc_bus_errors_1_0[18] un1_main_basesoc_bus_errors_1_0[19] un1_main_basesoc_bus_errors_1_0[20] un1_main_basesoc_bus_errors_1_0[21] un1_main_basesoc_bus_errors_1_0[22] un1_main_basesoc_bus_errors_1_0[23] un1_main_basesoc_bus_errors_1_0[24] un1_main_basesoc_bus_errors_1_0[25] un1_main_basesoc_bus_errors_1_0[26] un1_main_basesoc_bus_errors_1_0[27] un1_main_basesoc_bus_errors_1_0[28] un1_main_basesoc_bus_errors_1_0[29] un1_main_basesoc_bus_errors_1_0[30] un1_main_basesoc_bus_errors_1_0[31] CsrPlugin_mepc[1] CsrPlugin_mepc[2] CsrPlugin_mepc[3] CsrPlugin_mepc[4] CsrPlugin_mepc[5] CsrPlugin_mepc[6] CsrPlugin_mepc[7] CsrPlugin_mepc[8] CsrPlugin_mepc[9] CsrPlugin_mepc[10] CsrPlugin_mepc[11] CsrPlugin_mepc[12] CsrPlugin_mepc[13] CsrPlugin_mepc[14] CsrPlugin_mepc[15] CsrPlugin_mepc[16] CsrPlugin_mepc[17] CsrPlugin_mepc[18] CsrPlugin_mepc[19] CsrPlugin_mepc[20] CsrPlugin_mepc[21] CsrPlugin_mepc[22] CsrPlugin_mepc[23] CsrPlugin_mepc[24] CsrPlugin_mepc[25] CsrPlugin_mepc[26] CsrPlugin_mepc[27] CsrPlugin_mepc[28] CsrPlugin_mepc[29] CsrPlugin_mepc[30] CsrPlugin_mepc[31] builder_csr_bankarray_interface1_bank_bus_dat_r[0] builder_csr_bankarray_interface1_bank_bus_dat_r[1] builder_csr_bankarray_interface1_bank_bus_dat_r[2] builder_csr_bankarray_interface1_bank_bus_dat_r[3] builder_csr_bankarray_interface1_bank_bus_dat_r[4] builder_csr_bankarray_interface1_bank_bus_dat_r[5] builder_csr_bankarray_interface1_bank_bus_dat_r[6] builder_csr_bankarray_interface1_bank_bus_dat_r[7] builder_csr_bankarray_interface1_bank_bus_dat_r[8] builder_csr_bankarray_interface1_bank_bus_dat_r[9] builder_csr_bankarray_interface1_bank_bus_dat_r[10] builder_csr_bankarray_interface1_bank_bus_dat_r[11] builder_csr_bankarray_interface1_bank_bus_dat_r[12] builder_csr_bankarray_interface1_bank_bus_dat_r[13] builder_csr_bankarray_interface0_bank_bus_dat_r[0] builder_csr_bankarray_interface0_bank_bus_dat_r[1] builder_csr_bankarray_interface0_bank_bus_dat_r[2] builder_csr_bankarray_interface0_bank_bus_dat_r[3] builder_csr_bankarray_interface0_bank_bus_dat_r[4] builder_csr_bankarray_interface0_bank_bus_dat_r[5] builder_csr_bankarray_interface0_bank_bus_dat_r[6] builder_csr_bankarray_interface0_bank_bus_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[8] builder_csr_bankarray_interface0_bank_bus_dat_r[9] builder_csr_bankarray_interface0_bank_bus_dat_r[10] builder_csr_bankarray_interface0_bank_bus_dat_r[11] builder_csr_bankarray_interface0_bank_bus_dat_r[12] builder_csr_bankarray_interface0_bank_bus_dat_r[13] builder_csr_bankarray_interface0_bank_bus_dat_r[14] builder_csr_bankarray_interface0_bank_bus_dat_r[15] builder_csr_bankarray_interface0_bank_bus_dat_r[16] builder_csr_bankarray_interface0_bank_bus_dat_r[17] builder_csr_bankarray_interface0_bank_bus_dat_r[18] builder_csr_bankarray_interface0_bank_bus_dat_r[19] builder_csr_bankarray_interface0_bank_bus_dat_r[20] builder_csr_bankarray_interface0_bank_bus_dat_r[21] builder_csr_bankarray_interface0_bank_bus_dat_r[22] builder_csr_bankarray_interface0_bank_bus_dat_r[23] builder_csr_bankarray_interface0_bank_bus_dat_r[24] builder_csr_bankarray_interface0_bank_bus_dat_r[25] builder_csr_bankarray_interface0_bank_bus_dat_r[26] builder_csr_bankarray_interface0_bank_bus_dat_r[27] builder_csr_bankarray_interface0_bank_bus_dat_r[28] builder_csr_bankarray_interface0_bank_bus_dat_r[29] builder_csr_bankarray_interface0_bank_bus_dat_r[30] builder_csr_bankarray_interface0_bank_bus_dat_r[31] execute_to_memory_BRANCH_CALC[1] execute_to_memory_BRANCH_CALC[2] execute_to_memory_BRANCH_CALC[3] execute_to_memory_BRANCH_CALC[4] execute_to_memory_BRANCH_CALC[5] execute_to_memory_BRANCH_CALC[6] execute_to_memory_BRANCH_CALC[7] execute_to_memory_BRANCH_CALC[8] execute_to_memory_BRANCH_CALC[9] execute_to_memory_BRANCH_CALC[10] execute_to_memory_BRANCH_CALC[11] execute_to_memory_BRANCH_CALC[12] execute_to_memory_BRANCH_CALC[13] execute_to_memory_BRANCH_CALC[14] execute_to_memory_BRANCH_CALC[15] execute_to_memory_BRANCH_CALC[16] execute_to_memory_BRANCH_CALC[17] execute_to_memory_BRANCH_CALC[18] execute_to_memory_BRANCH_CALC[19] execute_to_memory_BRANCH_CALC[20] execute_to_memory_BRANCH_CALC[21] execute_to_memory_BRANCH_CALC[22] execute_to_memory_BRANCH_CALC[23] execute_to_memory_BRANCH_CALC[24] execute_to_memory_BRANCH_CALC[25] execute_to_memory_BRANCH_CALC[26] execute_to_memory_BRANCH_CALC[27] execute_to_memory_BRANCH_CALC[28] execute_to_memory_BRANCH_CALC[29] execute_to_memory_BRANCH_CALC[30] execute_to_memory_BRANCH_CALC[31] memory_to_writeBack_ENV_CTRL_0 dsp_join_kb_11[0] dsp_join_kb_11[1] dsp_join_kb_11[2] dsp_join_kb_11[3] dsp_join_kb_11[4] dsp_join_kb_11[5] dsp_join_kb_11[6] dsp_join_kb_11[7] dsp_join_kb_11[8] dsp_join_kb_11[9] dsp_join_kb_11[10] dsp_join_kb_11[11] dsp_join_kb_11[12] dsp_join_kb_11[13] dsp_join_kb_11[14] dsp_join_kb_11[15] dsp_join_kb_11[16] dsp_join_kb_11[17] dsp_join_kb_11[18] dsp_join_kb_11[19] dsp_join_kb_12_0 dsp_join_kb_12_8 dsp_join_kb_12_4 dsp_join_kb_12_7 dsp_join_kb_12_2 dsp_join_kb_12_3 dsp_join_kb_12_1 dsp_split_kb_9[0] dsp_split_kb_9[1] dsp_split_kb_9[2] dsp_split_kb_9[3] dsp_split_kb_9[4] dsp_split_kb_9[5] dsp_split_kb_9[6] dsp_split_kb_9[7] dsp_split_kb_9[8] dsp_split_kb_9[9] dsp_split_kb_9[10] dsp_split_kb_9[11] dsp_split_kb_9[12] dsp_split_kb_9[13] dsp_split_kb_9[14] dsp_split_kb_9[15] dsp_split_kb_9[16] dsp_split_kb_9[17] dsp_split_kb_9[18] dsp_split_kb_9[19] dsp_split_kb_9[20] dsp_split_kb_9[21] dsp_split_kb_9[22] dsp_split_kb_9[23] dsp_split_kb_9[24] dsp_split_kb_9[25] dsp_split_kb_9[26] dsp_split_kb_9[27] dsp_split_kb_9[28] dsp_split_kb_9[29] dsp_split_kb_9[30] dsp_split_kb_9[31] execute_MUL_HH_1[0] execute_MUL_HH_1[1] execute_MUL_HH_1[2] execute_MUL_HH_1[3] execute_MUL_HH_1[4] execute_MUL_HH_1[5] execute_MUL_HH_1[6] execute_MUL_HH_1[7] execute_MUL_HH_1[8] execute_MUL_HH_1[9] execute_MUL_HH_1[10] execute_MUL_HH_1[11] execute_MUL_HH_1[12] execute_MUL_HH_1[13] execute_MUL_HH_1[14] execute_MUL_HH_1[15] execute_MUL_HH_1[16] execute_MUL_HH_1[17] execute_MUL_HH_1[18] execute_MUL_HH_1[19] execute_MUL_HH_1[20] execute_MUL_HH_1[21] execute_MUL_HH_1[22] execute_MUL_HH_1[23] execute_MUL_HH_1[24] execute_MUL_HH_1[25] execute_MUL_HH_1[26] execute_MUL_HH_1[27] execute_MUL_HH_1[28] execute_MUL_HH_1[29] execute_MUL_HH_1[30] execute_MUL_HH_1[31] main_dataout1[0] main_dataout1[1] main_dataout1[2] main_dataout1[3] main_dataout1[4] main_dataout1[5] main_dataout1[6] main_dataout1[7] main_dataout1[8] main_dataout1[9] main_dataout1[10] main_dataout1[11] main_dataout1[12] main_dataout1[13] main_dataout1[14] main_dataout1[15] main_dataout1[16] main_dataout1[17] main_dataout1[18] main_dataout1[19] main_dataout1[20] main_dataout1[21] main_dataout1[22] main_dataout1[23] main_dataout1[24] main_dataout1[25] main_dataout1[26] main_dataout1[27] main_dataout1[28] main_dataout1[29] main_dataout1[30] main_dataout1[31] main_dataout0[0] main_dataout0[1] main_dataout0[2] main_dataout0[3] main_dataout0[4] main_dataout0[5] main_dataout0[6] main_dataout0[7] main_dataout0[8] main_dataout0[9] main_dataout0[10] main_dataout0[11] main_dataout0[12] main_dataout0[13] main_dataout0[14] main_dataout0[15] main_dataout0[16] main_dataout0[17] main_dataout0[18] main_dataout0[19] main_dataout0[20] main_dataout0[21] main_dataout0[22] main_dataout0[23] main_dataout0[24] main_dataout0[25] main_dataout0[26] main_dataout0[27] main_dataout0[28] main_dataout0[29] main_dataout0[30] main_dataout0[31] _zz_execute_SRC2_5_18 decode_to_execute_SRC2_CTRL[0] decode_to_execute_SRC2_CTRL[1] main_basesoc_tx_count[1] main_basesoc_tx_count[2] main_basesoc_tx_count[3] main_basesoc_rx_count[1] main_basesoc_rx_count[2] main_basesoc_rx_count[3] builder_array_muxed0[0] builder_array_muxed0[1] builder_array_muxed0[2] builder_array_muxed0[3] builder_array_muxed0[4] builder_array_muxed0[5] builder_array_muxed0[6] builder_array_muxed0[7] builder_array_muxed0[8] builder_array_muxed0[9] builder_array_muxed0[10] builder_array_muxed0[11] builder_array_muxed0[12] builder_array_muxed0[13] dataCache_1_io_mem_cmd_s2mPipe_rData_address[2] dataCache_1_io_mem_cmd_s2mPipe_rData_address[3] dataCache_1_io_mem_cmd_s2mPipe_rData_address[4] dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 rom_dat0[0] rom_dat0[1] rom_dat0[2] rom_dat0[3] rom_dat0[4] rom_dat0[5] rom_dat0[6] rom_dat0[7] rom_dat0[8] rom_dat0[9] rom_dat0[10] rom_dat0[11] rom_dat0[12] rom_dat0[13] rom_dat0[14] rom_dat0[15] rom_dat0[16] rom_dat0[17] rom_dat0[18] rom_dat0[19] rom_dat0[20] rom_dat0[21] rom_dat0[22] rom_dat0[23] rom_dat0[24] rom_dat0[25] rom_dat0[26] rom_dat0[27] rom_dat0[28] rom_dat0[29] rom_dat0[30] rom_dat0[31] memory_DivPlugin_div_result_mod_Q_4 memory_DivPlugin_div_result_mod_Q_3 memory_DivPlugin_div_result_mod_Q_27 memory_DivPlugin_div_result_mod_Q_5 memory_DivPlugin_div_result_mod_Q_26 memory_DivPlugin_div_result_mod_Q_30 memory_DivPlugin_div_result_mod_Q_31 memory_DivPlugin_div_result_mod_Q_29 memory_DivPlugin_div_result_mod_Q_1 memory_DivPlugin_div_result_mod_Q_28 memory_DivPlugin_div_result_mod_Q_0 memory_DivPlugin_div_result_mod_Q_2 execute_to_memory_SHIFT_RIGHT_31 execute_to_memory_SHIFT_RIGHT_4 execute_to_memory_SHIFT_RIGHT_3 execute_to_memory_SHIFT_RIGHT_27 execute_to_memory_SHIFT_RIGHT_5 execute_to_memory_SHIFT_RIGHT_26 execute_to_memory_SHIFT_RIGHT_30 execute_to_memory_SHIFT_RIGHT_29 execute_to_memory_SHIFT_RIGHT_1 execute_to_memory_SHIFT_RIGHT_28 execute_to_memory_SHIFT_RIGHT_0 execute_to_memory_SHIFT_RIGHT_2 decode_to_execute_SRC1_CTRL_fast[0] decode_to_execute_SRC1_CTRL_fast[1] execute_RS1_0 execute_to_memory_REGFILE_WRITE_DATA_2 execute_to_memory_REGFILE_WRITE_DATA_29 execute_to_memory_REGFILE_WRITE_DATA_5 execute_to_memory_REGFILE_WRITE_DATA_4 execute_to_memory_REGFILE_WRITE_DATA_26 execute_to_memory_REGFILE_WRITE_DATA_27 execute_to_memory_REGFILE_WRITE_DATA_3 execute_to_memory_REGFILE_WRITE_DATA_28 execute_to_memory_REGFILE_WRITE_DATA_31 execute_to_memory_REGFILE_WRITE_DATA_30 execute_to_memory_REGFILE_WRITE_DATA_1 execute_to_memory_REGFILE_WRITE_DATA_0 dsp_join_kb_9_fast_0 main_basesoc_rx_data[0] main_basesoc_rx_data[1] main_basesoc_rx_data[2] main_basesoc_rx_data[3] main_basesoc_rx_data[4] main_basesoc_rx_data[5] main_basesoc_rx_data[6] main_basesoc_rx_data[7] builder_slave_sel_r[0] builder_slave_sel_r[1] builder_slave_sel_r[2] execute_FullBarrelShifterPlugin_reversed_21 execute_FullBarrelShifterPlugin_reversed_0 main_basesoc_timer_reload_storage[0] main_basesoc_timer_reload_storage[1] main_basesoc_timer_reload_storage[2] main_basesoc_timer_reload_storage[3] main_basesoc_timer_reload_storage[4] main_basesoc_timer_reload_storage[5] main_basesoc_timer_reload_storage[6] main_basesoc_timer_reload_storage[7] main_basesoc_timer_reload_storage[8] main_basesoc_timer_reload_storage[9] main_basesoc_timer_reload_storage[10] main_basesoc_timer_reload_storage[11] main_basesoc_timer_reload_storage[12] main_basesoc_timer_reload_storage[13] main_basesoc_timer_reload_storage[14] main_basesoc_timer_reload_storage[15] main_basesoc_timer_reload_storage[16] main_basesoc_timer_reload_storage[17] main_basesoc_timer_reload_storage[18] main_basesoc_timer_reload_storage[19] main_basesoc_timer_reload_storage[20] main_basesoc_timer_reload_storage[21] main_basesoc_timer_reload_storage[22] main_basesoc_timer_reload_storage[23] main_basesoc_timer_reload_storage[24] main_basesoc_timer_reload_storage[25] main_basesoc_timer_reload_storage[26] main_basesoc_timer_reload_storage[27] main_basesoc_timer_reload_storage[28] main_basesoc_timer_reload_storage[29] main_basesoc_timer_reload_storage[30] main_basesoc_timer_reload_storage[31] _zz_execute_SRC1[0] _zz_execute_SRC1[1] _zz_execute_SRC1[2] _zz_execute_SRC1[3] _zz_execute_SRC1[4] _zz_execute_SRC1[5] _zz_execute_SRC1[6] _zz_execute_SRC1[7] _zz_execute_SRC1[8] _zz_execute_SRC1[9] _zz_execute_SRC1[10] _zz_execute_SRC1[11] _zz_execute_SRC1[12] _zz_execute_SRC1[13] _zz_execute_SRC1[14] _zz_execute_SRC1[15] _zz_execute_SRC1[16] _zz_execute_SRC1[17] _zz_execute_SRC1[18] _zz_execute_SRC1[19] _zz_execute_SRC1[20] _zz_execute_SRC1[21] _zz_execute_SRC1[22] _zz_execute_SRC1[23] _zz_execute_SRC1[24] _zz_execute_SRC1[25] _zz_execute_SRC1[26] _zz_execute_SRC1[27] _zz_execute_SRC1[28] _zz_execute_SRC1[29] _zz_execute_SRC1[30] _zz_execute_SRC1[31] CsrPlugin_csrMapping_readDataInit_8 CsrPlugin_csrMapping_readDataInit_0 decode_to_execute_BRANCH_CTRL_mod_Q_0 dsp_join_kb[1] dsp_join_kb[2] dsp_join_kb[3] dsp_join_kb[4] dsp_join_kb[5] dsp_join_kb[6] dsp_join_kb[7] dsp_join_kb[8] dsp_join_kb[9] dsp_join_kb[10] dsp_join_kb[11] dsp_join_kb[12] dsp_join_kb[13] dsp_join_kb[14] dsp_join_kb[15] dsp_join_kb[16] dsp_join_kb[17] dsp_join_kb[18] dsp_join_kb[19] dsp_join_kb[20] dsp_join_kb[21] dsp_join_kb[22] dsp_join_kb[23] dsp_join_kb[24] dsp_join_kb[25] dsp_join_kb[26] dsp_join_kb[27] dsp_join_kb[28] dsp_join_kb[29] dsp_join_kb[30] CsrPlugin_mtvec_base[0] CsrPlugin_mtvec_base[1] CsrPlugin_mtvec_base[2] CsrPlugin_mtvec_base[3] CsrPlugin_mtvec_base[4] CsrPlugin_mtvec_base[5] CsrPlugin_mtvec_base[6] CsrPlugin_mtvec_base[7] CsrPlugin_mtvec_base[8] CsrPlugin_mtvec_base[9] CsrPlugin_mtvec_base[10] CsrPlugin_mtvec_base[11] CsrPlugin_mtvec_base[12] CsrPlugin_mtvec_base[13] CsrPlugin_mtvec_base[14] CsrPlugin_mtvec_base[15] CsrPlugin_mtvec_base[16] CsrPlugin_mtvec_base[17] CsrPlugin_mtvec_base[18] CsrPlugin_mtvec_base[19] CsrPlugin_mtvec_base[20] CsrPlugin_mtvec_base[21] CsrPlugin_mtvec_base[22] CsrPlugin_mtvec_base[23] CsrPlugin_mtvec_base[24] CsrPlugin_mtvec_base[25] CsrPlugin_mtvec_base[26] CsrPlugin_mtvec_base[27] CsrPlugin_mtvec_base[28] CsrPlugin_mtvec_base[29] builder_csr_bankarray_dat_r[1] builder_csr_bankarray_dat_r[2] builder_csr_bankarray_dat_r[3] builder_csr_bankarray_dat_r[4] builder_csr_bankarray_dat_r[5] builder_csr_bankarray_dat_r[6] builder_csr_bankarray_dat_r[7] execute_SrcPlugin_addSub[1] execute_SrcPlugin_addSub[2] execute_SrcPlugin_addSub[3] execute_SrcPlugin_addSub[4] execute_SrcPlugin_addSub[5] execute_SrcPlugin_addSub[6] execute_SrcPlugin_addSub[7] execute_SrcPlugin_addSub[8] execute_SrcPlugin_addSub[9] execute_SrcPlugin_addSub[10] execute_SrcPlugin_addSub[11] execute_SrcPlugin_addSub[12] execute_SrcPlugin_addSub[13] execute_SrcPlugin_addSub[14] execute_SrcPlugin_addSub[15] execute_SrcPlugin_addSub[16] execute_SrcPlugin_addSub[17] execute_SrcPlugin_addSub[18] execute_SrcPlugin_addSub[19] execute_SrcPlugin_addSub[20] execute_SrcPlugin_addSub[21] execute_SrcPlugin_addSub[22] execute_SrcPlugin_addSub[23] execute_SrcPlugin_addSub[24] execute_SrcPlugin_addSub[25] execute_SrcPlugin_addSub[26] execute_SrcPlugin_addSub[27] execute_SrcPlugin_addSub[28] execute_SrcPlugin_addSub[29] execute_SrcPlugin_addSub[30] decode_to_execute_ALU_CTRL[0] decode_to_execute_ALU_CTRL[1] memory_to_writeBack_REGFILE_WRITE_DATA[0] memory_to_writeBack_REGFILE_WRITE_DATA[1] memory_to_writeBack_REGFILE_WRITE_DATA[2] memory_to_writeBack_REGFILE_WRITE_DATA[3] memory_to_writeBack_REGFILE_WRITE_DATA[4] memory_to_writeBack_REGFILE_WRITE_DATA[5] memory_to_writeBack_REGFILE_WRITE_DATA[6] memory_to_writeBack_REGFILE_WRITE_DATA[7] memory_to_writeBack_REGFILE_WRITE_DATA[8] memory_to_writeBack_REGFILE_WRITE_DATA[9] memory_to_writeBack_REGFILE_WRITE_DATA[10] memory_to_writeBack_REGFILE_WRITE_DATA[11] memory_to_writeBack_REGFILE_WRITE_DATA[12] memory_to_writeBack_REGFILE_WRITE_DATA[13] memory_to_writeBack_REGFILE_WRITE_DATA[14] memory_to_writeBack_REGFILE_WRITE_DATA[15] memory_to_writeBack_REGFILE_WRITE_DATA[16] memory_to_writeBack_REGFILE_WRITE_DATA[17] memory_to_writeBack_REGFILE_WRITE_DATA[18] memory_to_writeBack_REGFILE_WRITE_DATA[19] memory_to_writeBack_REGFILE_WRITE_DATA[20] memory_to_writeBack_REGFILE_WRITE_DATA[21] memory_to_writeBack_REGFILE_WRITE_DATA[22] memory_to_writeBack_REGFILE_WRITE_DATA[23] memory_to_writeBack_REGFILE_WRITE_DATA[24] memory_to_writeBack_REGFILE_WRITE_DATA[25] memory_to_writeBack_REGFILE_WRITE_DATA[26] memory_to_writeBack_REGFILE_WRITE_DATA[27] memory_to_writeBack_REGFILE_WRITE_DATA[28] memory_to_writeBack_REGFILE_WRITE_DATA[29] memory_to_writeBack_REGFILE_WRITE_DATA[30] memory_to_writeBack_REGFILE_WRITE_DATA[31] _zz_CsrPlugin_csrMapping_writeDataSignal[1] _zz_CsrPlugin_csrMapping_writeDataSignal[2] _zz_CsrPlugin_csrMapping_writeDataSignal[3] _zz_CsrPlugin_csrMapping_writeDataSignal[4] _zz_CsrPlugin_csrMapping_writeDataSignal[5] _zz_CsrPlugin_csrMapping_writeDataSignal[6] _zz_CsrPlugin_csrMapping_writeDataSignal[7] _zz_CsrPlugin_csrMapping_writeDataSignal[8] _zz_CsrPlugin_csrMapping_writeDataSignal[9] _zz_CsrPlugin_csrMapping_writeDataSignal[10] _zz_CsrPlugin_csrMapping_writeDataSignal[11] _zz_CsrPlugin_csrMapping_writeDataSignal[12] _zz_CsrPlugin_csrMapping_writeDataSignal[13] _zz_CsrPlugin_csrMapping_writeDataSignal[14] _zz_CsrPlugin_csrMapping_writeDataSignal[15] _zz_CsrPlugin_csrMapping_writeDataSignal[16] _zz_CsrPlugin_csrMapping_writeDataSignal[17] _zz_CsrPlugin_csrMapping_writeDataSignal[18] _zz_CsrPlugin_csrMapping_writeDataSignal[19] _zz_CsrPlugin_csrMapping_writeDataSignal[20] _zz_CsrPlugin_csrMapping_writeDataSignal[21] _zz_CsrPlugin_csrMapping_writeDataSignal[22] _zz_CsrPlugin_csrMapping_writeDataSignal[23] _zz_CsrPlugin_csrMapping_writeDataSignal[24] _zz_CsrPlugin_csrMapping_writeDataSignal[25] _zz_CsrPlugin_csrMapping_writeDataSignal[26] _zz_CsrPlugin_csrMapping_writeDataSignal[27] _zz_CsrPlugin_csrMapping_writeDataSignal[28] _zz_CsrPlugin_csrMapping_writeDataSignal[29] _zz_CsrPlugin_csrMapping_writeDataSignal[30] _zz_CsrPlugin_csrMapping_writeDataSignal[31] _zz_dBus_cmd_ready[0] _zz_dBus_cmd_ready[1] _zz_dBus_cmd_ready[2] memory_to_writeBack_PC[2] memory_to_writeBack_PC[3] memory_to_writeBack_PC[4] memory_to_writeBack_PC[5] memory_to_writeBack_PC[6] memory_to_writeBack_PC[7] memory_to_writeBack_PC[8] memory_to_writeBack_PC[9] memory_to_writeBack_PC[10] memory_to_writeBack_PC[11] memory_to_writeBack_PC[12] memory_to_writeBack_PC[13] memory_to_writeBack_PC[14] memory_to_writeBack_PC[15] memory_to_writeBack_PC[16] memory_to_writeBack_PC[17] memory_to_writeBack_PC[18] memory_to_writeBack_PC[19] memory_to_writeBack_PC[20] memory_to_writeBack_PC[21] memory_to_writeBack_PC[22] memory_to_writeBack_PC[23] memory_to_writeBack_PC[24] memory_to_writeBack_PC[25] memory_to_writeBack_PC[26] memory_to_writeBack_PC[27] memory_to_writeBack_PC[28] memory_to_writeBack_PC[29] memory_to_writeBack_PC[30] memory_to_writeBack_PC[31] main_basesoc_ibus_adr_1 main_basesoc_ibus_adr_0 main_basesoc_ibus_adr_2 _zz_execute_SHIFT_RIGHT_1[0] _zz_execute_SHIFT_RIGHT_1[1] _zz_execute_SHIFT_RIGHT_1[2] _zz_execute_SHIFT_RIGHT_1[3] _zz_execute_SHIFT_RIGHT_1[4] _zz_execute_SHIFT_RIGHT_1[5] _zz_execute_SHIFT_RIGHT_1[6] _zz_execute_SHIFT_RIGHT_1[7] _zz_execute_SHIFT_RIGHT_1[8] _zz_execute_SHIFT_RIGHT_1[9] _zz_execute_SHIFT_RIGHT_1[10] _zz_execute_SHIFT_RIGHT_1[11] _zz_execute_SHIFT_RIGHT_1[12] _zz_execute_SHIFT_RIGHT_1[13] _zz_execute_SHIFT_RIGHT_1[14] _zz_execute_SHIFT_RIGHT_1[15] _zz_execute_SHIFT_RIGHT_1[16] _zz_execute_SHIFT_RIGHT_1[17] _zz_execute_SHIFT_RIGHT_1[18] _zz_execute_SHIFT_RIGHT_1[19] _zz_execute_SHIFT_RIGHT_1[20] _zz_execute_SHIFT_RIGHT_1[21] _zz_execute_SHIFT_RIGHT_1[22] _zz_execute_SHIFT_RIGHT_1[23] _zz_execute_SHIFT_RIGHT_1[24] _zz_execute_SHIFT_RIGHT_1[25] _zz_execute_SHIFT_RIGHT_1[26] _zz_execute_SHIFT_RIGHT_1[27] _zz_execute_SHIFT_RIGHT_1[28] _zz_execute_SHIFT_RIGHT_1[29] _zz_execute_SHIFT_RIGHT_1[30] _zz_execute_SHIFT_RIGHT_1[31] _zz_execute_SHIFT_RIGHT_1[32] main_basesoc_reset_storage[0] main_basesoc_reset_storage[1] main_basesoc_uart_enable_storage[0] main_basesoc_uart_enable_storage[1] storage_1_dat1[0] storage_1_dat1[1] main_basesoc_timer_value_status[1] main_basesoc_timer_value_status[2] main_basesoc_timer_value_status[3] main_basesoc_timer_value_status[4] main_basesoc_timer_value_status[5] main_basesoc_timer_value_status[6] main_basesoc_timer_value_status[7] main_basesoc_timer_value_status[8] main_basesoc_timer_value_status[9] main_basesoc_timer_value_status[10] main_basesoc_timer_value_status[11] main_basesoc_timer_value_status[12] main_basesoc_timer_value_status[13] main_basesoc_timer_value_status[14] main_basesoc_timer_value_status[15] main_basesoc_timer_value_status[16] main_basesoc_timer_value_status[17] main_basesoc_timer_value_status[18] main_basesoc_timer_value_status[19] main_basesoc_timer_value_status[20] main_basesoc_timer_value_status[21] main_basesoc_timer_value_status[22] main_basesoc_timer_value_status[23] main_basesoc_timer_value_status[24] main_basesoc_timer_value_status[25] main_basesoc_timer_value_status[26] main_basesoc_timer_value_status[27] main_basesoc_timer_value_status[28] main_basesoc_timer_value_status[29] main_basesoc_timer_value_status[30] main_basesoc_timer_value_status[31] IBusCachedPlugin_fetchPc_pc_6_0_0 dsp_split_kb_3_43[24] dsp_split_kb_3_43[25] dsp_split_kb_3_43[26] dsp_split_kb_3_43[27] dsp_split_kb_3_43[28] dsp_split_kb_3_37_0_0 dsp_split_kb_3_41_0[19] dsp_split_kb_3_41_0[20] dsp_split_kb_3_41_0[21] dsp_split_kb_3_41_0[22] dsp_split_kb_3_35_0_0 dsp_split_kb_3_33_0_0 dsp_split_kb_3_31_0_0 dsp_split_kb_3_39_0[13] dsp_split_kb_3_39_0[14] dsp_split_kb_3_39_0[15] dsp_split_kb_3_29_0_0 dsp_split_kb_3_27_0_0 dsp_split_kb_0_0_14_0[7] dsp_split_kb_0_0_14_0[8] dsp_split_kb_0_0_14_0[9] dsp_split_kb_0_0_14_0[10] dsp_split_kb_1_0_4_0[1] dsp_split_kb_1_0_4_0[2] dsp_split_kb_1_0_4_0[3] dsp_split_kb_1_0_4_0[4] dsp_split_kb_1_0_4_0[5] dsp_split_kb_1_0_4_0[6] sys_clk_0 dataCache_1_io_cpu_writeBack_data_15 dataCache_1_io_cpu_writeBack_data_0 dataCache_1_io_cpu_writeBack_data_16 dataCache_1_io_cpu_writeBack_data_8 dataCache_1_io_cpu_writeBack_data_24 dataCache_1_io_cpu_writeBack_data_1 dataCache_1_io_cpu_writeBack_data_17 dataCache_1_io_cpu_writeBack_data_9 dataCache_1_io_cpu_writeBack_data_25 dataCache_1_io_cpu_writeBack_data_3 dataCache_1_io_cpu_writeBack_data_19 dataCache_1_io_cpu_writeBack_data_11 dataCache_1_io_cpu_writeBack_data_27 dataCache_1_io_cpu_writeBack_data_5 dataCache_1_io_cpu_writeBack_data_21 dataCache_1_io_cpu_writeBack_data_14 dataCache_1_io_cpu_writeBack_data_18 dataCache_1_io_cpu_writeBack_data_20 dataCache_1_io_cpu_writeBack_data_22 dataCache_1_io_cpu_writeBack_data_23 dataCache_1_io_cpu_writeBack_data_26 dataCache_1_io_cpu_writeBack_data_28 dataCache_1_io_cpu_writeBack_data_13 decode_to_execute_SRC1_CTRL[0] decode_to_execute_SRC1_CTRL[1] decode_to_execute_ALU_BITWISE_CTRL_0 stageB_dataReadRsp_0_0 stageB_dataReadRsp_0_16 stageB_dataReadRsp_0_9 stageB_dataReadRsp_0_25 stageB_dataReadRsp_0_1 stageB_dataReadRsp_0_17 stageB_dataReadRsp_0_13 stageB_dataReadRsp_0_29 stageB_dataReadRsp_0_5 stageB_dataReadRsp_0_21 stageB_dataReadRsp_0_15 stageB_dataReadRsp_0_31 stageB_dataReadRsp_0_7 stageB_dataReadRsp_0_23 dsp_join_kb_9_0 decode_to_execute_INSTRUCTION_mod_Q[0] decode_to_execute_INSTRUCTION_mod_Q[1] decode_to_execute_INSTRUCTION_mod_Q[2] decode_to_execute_INSTRUCTION_0_mod_0_Q_0 decode_to_execute_INSTRUCTION_0_mod_1_Q[0] decode_to_execute_INSTRUCTION_0_mod_1_Q[1] decode_to_execute_INSTRUCTION_0_mod_1_Q[2] decode_to_execute_INSTRUCTION_0_mod_Q[0] decode_to_execute_INSTRUCTION_0_mod_Q[1] _zz_writeBack_DBusCachedPlugin_rspShifted_0 decode_to_execute_SHIFT_CTRL[0] decode_to_execute_SHIFT_CTRL[1] execute_to_memory_SHIFT_CTRL[0] execute_to_memory_SHIFT_CTRL[1] loader_counter_value[0] loader_counter_value[1] main_basesoc_dbus_dat_w[0] main_basesoc_dbus_dat_w[1] main_basesoc_dbus_dat_w[2] main_basesoc_dbus_dat_w[3] main_basesoc_dbus_dat_w[4] main_basesoc_dbus_dat_w[5] main_basesoc_dbus_dat_w[6] main_basesoc_dbus_dat_w[7] main_basesoc_dbus_dat_w[8] main_basesoc_dbus_dat_w[9] main_basesoc_dbus_dat_w[10] main_basesoc_dbus_dat_w[11] main_basesoc_dbus_dat_w[12] main_basesoc_dbus_dat_w[13] main_basesoc_dbus_dat_w[14] main_basesoc_dbus_dat_w[15] main_basesoc_dbus_dat_w[16] main_basesoc_dbus_dat_w[17] main_basesoc_dbus_dat_w[18] main_basesoc_dbus_dat_w[19] main_basesoc_dbus_dat_w[20] main_basesoc_dbus_dat_w[21] main_basesoc_dbus_dat_w[22] main_basesoc_dbus_dat_w[23] main_basesoc_dbus_dat_w[24] main_basesoc_dbus_dat_w[25] main_basesoc_dbus_dat_w[26] main_basesoc_dbus_dat_w[27] main_basesoc_dbus_dat_w[28] main_basesoc_dbus_dat_w[29] main_basesoc_dbus_dat_w[30] main_basesoc_dbus_dat_w[31] stageB_unaligned N_717 IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 memory_to_writeBack_REGFILE_WRITE_VALID un5_main_basesoc_rx_phase_cry_31 un5_main_basesoc_tx_phase_cry_31 decode_to_execute_IS_RS1_SIGNED main_basesoc_timer_pending_re main_basesoc_timer_pending_r main_basesoc_timer_enable_storage main_basesoc_uart_pending_re dataCache_1_io_mem_cmd_rValid dataCache_1_io_mem_cmd_rData_wr builder_grant_fast N_723 N_724 N_729 decode_to_execute_SRC2_CTRL_1_rep1 N_732 decode_to_execute_SRC2_CTRL_1_rep2 N_722 N_728 N_727 N_718 main_mode N_721 N_719 builder_count_1 execute_CsrPlugin_csr_836 CsrPlugin_mie_MTIE dsp_split_kb_28 CsrPlugin_pipelineLiberator_pcValids_2 execute_CsrPlugin_csr_834 main_basesoc_reset_re HazardSimplePlugin_writeBackBuffer_valid decode_to_execute_MEMORY_MANAGMENT stageB_flusher_waitDone execute_CsrPlugin_csr_3264 execute_CsrPlugin_csr_835 main_basesoc_tx_tick main_basesoc_rx_tick un1_main_basesoc_uart_rx_fifo_level0 IBusCachedPlugin_injector_nextPcCalc_valids_1 CO0_0_0 CO0_0 decode_to_execute_SRC1_CTRL_1_rep2 decode_to_execute_SRC1_CTRL_0_rep2 _zz_dBus_cmd_ready_5_0 execute_CsrPlugin_csr_4032 un1_main_basesoc_uart_tx_fifo_level0 decode_to_execute_SRC2_CTRL_0_rep1 dsp_join_kb_9_5_rep1 decode_to_execute_SRC1_CTRL_1_rep1 decode_to_execute_SRC1_CTRL_0_rep1 CsrPlugin_hadException dsp_join_kb_9_5_rep2 decode_to_execute_SRC_USE_SUB_LESS builder_grant_rep2 loader_valid_regNext io_cpu_redo_0_sqmuxa_1 builder_basesoc_rs232phytx_state when_DataCache_l980 N_6_mux main_basesoc_timer_value_7_0_0 main_basesoc_ram_bus_ack execute_CsrPlugin_csr_768 builder_count_1_cry_11_0_S1 builder_count_1_cry_15_0_S0 memory_DivPlugin_rs1_0_sqmuxa execute_SrcPlugin_less execute_BranchPlugin_eq main_basesoc_timer_en_storage main_bus_ack m71 execute_CsrPlugin_csr_772 execute_CsrPlugin_csr_3008 decode_to_execute_CSR_WRITE_OPCODE dataCache_1_io_cpu_writeBack_unalignedAccess dataCache_1_io_cpu_writeBack_accessError dataCache_1_io_cpu_redo main_m1_e_0_1 builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 main_basesoc_dbus_we CsrPlugin_mstatus_MPIE main_basesoc_dbus_cyc execute_CsrPlugin_csr_833 N_32 N_59 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 IBusCachedPlugin_fetchPc_pc_s_29_0_S0 IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack dataCache_1_io_mem_cmd_valid CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute memory_to_writeBack_MEMORY_WR IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 builder_csr_bankarray_interface2_bank_bus_dat_r24 builder_csr_bankarray_interface2_bank_bus_dat_r23 N_122_0 dsp_split_kb_1 builder_csr_bankarray_interface2_bank_bus_dat_r20 builder_csr_bankarray_interface0_bank_bus_dat_r9 builder_csr_bankarray_interface2_bank_bus_dat_r21_2 builder_csr_bankarray_interface2_bank_bus_dat_r22_1 builder_basesoc_we IBusCachedPlugin_fetchPc_booted builder_csr_bankarray_interface0_bank_bus_dat_r10_1 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 N_121_0 sys_rst builder_csr_bankarray_interface0_bank_bus_dat_r8 builder_csr_bankarray_csrbank0_sel_2 builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa CsrPlugin_interrupt_valid builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa builder_csr_bankarray_csrbank3_sel builder_csr_bankarray_interface0_bank_bus_dat_r10 dsp_split_kb_38_0 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory N_88_0 N_97_0 N_91_0 N_93_0 N_85_0 N_95_0 N_64 N_89_0 N_81_0 N_62 when_CsrPlugin_l1180 stageB_mmuRsp_isIoAccess_rep1 stageB_mmuRsp_isIoAccess decode_to_execute_PREDICTION_HAD_BRANCHED2 dsp_split_kb_11 _zz_decode_RS2_2_sn_N_4 un2_execute_FullBarrelShifterPlugin_reversed CsrPlugin_mie_MSIE CsrPlugin_mip_MSIP _zz_when_CsrPlugin_l952_2 _zz_iBus_rsp_valid execute_to_memory_BRANCH_DO N_931 _zz_7 memory_to_writeBack_IS_MUL _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 memory_DivPlugin_div_done decode_to_execute_INSTRUCTION_13_rep1 decode_to_execute_MEMORY_WR memory_to_writeBack_MEMORY_ENABLE writeBack_arbitration_isValid when_HazardSimplePlugin_l48_1_NE execute_to_memory_REGFILE_WRITE_VALID execute_to_memory_BYPASSABLE_MEMORY_STAGE when_HazardSimplePlugin_l51_1_NE when_HazardSimplePlugin_l48_2_NE decode_to_execute_REGFILE_WRITE_VALID decode_to_execute_BYPASSABLE_EXECUTE_STAGE when_HazardSimplePlugin_l51_2_NE execute_to_memory_IS_DIV memory_arbitration_isValid builder_grant_rep1 CsrPlugin_mie_MEIE CsrPlugin_mip_MEIP CsrPlugin_mstatus_MIE main_basesoc_uart_rx_trigger_d main_basesoc_uart_rx_pending main_basesoc_uart_rx_fifo_readable main_basesoc_timer_zero_trigger_d main_basesoc_timer_zero_pending main_basesoc_uart_tx_trigger_d main_basesoc_uart_tx_pending builder_csr_bankarray_sel_r main_basesoc_uart_tx_fifo_readable decode_to_execute_IS_CSR execute_arbitration_isValid decode_to_execute_INSTRUCTION_12_rep1 _zz_dBus_rsp_valid dataCache_1_io_cpu_execute_refilling builder_basesoc_state IBusCachedPlugin_injector_nextPcCalc_valids_0 builder_regs1 main_basesoc_rx_rx_d builder_basesoc_rs232phyrx_state builder_grant _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid
.outputs lastStageRegFileWrite_payload_data[0] lastStageRegFileWrite_payload_data[1] lastStageRegFileWrite_payload_data[2] lastStageRegFileWrite_payload_data[3] lastStageRegFileWrite_payload_data[4] lastStageRegFileWrite_payload_data[5] lastStageRegFileWrite_payload_data[6] lastStageRegFileWrite_payload_data[7] lastStageRegFileWrite_payload_data[8] lastStageRegFileWrite_payload_data[9] lastStageRegFileWrite_payload_data[10] lastStageRegFileWrite_payload_data[11] lastStageRegFileWrite_payload_data[12] lastStageRegFileWrite_payload_data[13] lastStageRegFileWrite_payload_data[14] lastStageRegFileWrite_payload_data[15] lastStageRegFileWrite_payload_data[16] lastStageRegFileWrite_payload_data[17] lastStageRegFileWrite_payload_data[18] lastStageRegFileWrite_payload_data[19] lastStageRegFileWrite_payload_data[20] lastStageRegFileWrite_payload_data[21] lastStageRegFileWrite_payload_data[22] lastStageRegFileWrite_payload_data[23] lastStageRegFileWrite_payload_data[24] lastStageRegFileWrite_payload_data[25] lastStageRegFileWrite_payload_data[26] lastStageRegFileWrite_payload_data[27] lastStageRegFileWrite_payload_data[28] lastStageRegFileWrite_payload_data[29] lastStageRegFileWrite_payload_data[30] lastStageRegFileWrite_payload_data[31] _zz_execute_SrcPlugin_addSub_3[0] _zz_execute_SrcPlugin_addSub_3[1] _zz_execute_SrcPlugin_addSub_3[2] _zz_execute_SrcPlugin_addSub_3[3] _zz_execute_SrcPlugin_addSub_3[4] _zz_execute_SrcPlugin_addSub_3[5] _zz_execute_SrcPlugin_addSub_3[6] _zz_execute_SrcPlugin_addSub_3[7] _zz_execute_SrcPlugin_addSub_3[8] _zz_execute_SrcPlugin_addSub_3[9] _zz_execute_SrcPlugin_addSub_3[10] _zz_execute_SrcPlugin_addSub_3[11] _zz_execute_SrcPlugin_addSub_3[12] _zz_execute_SrcPlugin_addSub_3[13] _zz_execute_SrcPlugin_addSub_3[14] _zz_execute_SrcPlugin_addSub_3[15] _zz_execute_SrcPlugin_addSub_3[16] _zz_execute_SrcPlugin_addSub_3[17] _zz_execute_SrcPlugin_addSub_3[18] _zz_execute_SrcPlugin_addSub_3[19] _zz_execute_SrcPlugin_addSub_3[20] _zz_execute_SrcPlugin_addSub_3[21] _zz_execute_SrcPlugin_addSub_3[22] _zz_execute_SrcPlugin_addSub_3[23] _zz_execute_SrcPlugin_addSub_3[24] _zz_execute_SrcPlugin_addSub_3[25] _zz_execute_SrcPlugin_addSub_3[26] _zz_execute_SrcPlugin_addSub_3[27] _zz_execute_SrcPlugin_addSub_3[28] _zz_execute_SrcPlugin_addSub_3[29] _zz_execute_SrcPlugin_addSub_3[30] builder_csr_bankarray_interface0_bank_bus_dat_r_6[0] builder_csr_bankarray_interface0_bank_bus_dat_r_6[1] builder_csr_bankarray_interface0_bank_bus_dat_r_6[2] builder_csr_bankarray_interface0_bank_bus_dat_r_6[3] builder_csr_bankarray_interface0_bank_bus_dat_r_6[4] builder_csr_bankarray_interface0_bank_bus_dat_r_6[5] builder_csr_bankarray_interface0_bank_bus_dat_r_6[6] builder_csr_bankarray_interface0_bank_bus_dat_r_6[7] builder_csr_bankarray_interface0_bank_bus_dat_r_6[8] builder_csr_bankarray_interface0_bank_bus_dat_r_6[9] builder_csr_bankarray_interface0_bank_bus_dat_r_6[10] builder_csr_bankarray_interface0_bank_bus_dat_r_6[11] builder_csr_bankarray_interface0_bank_bus_dat_r_6[12] builder_csr_bankarray_interface0_bank_bus_dat_r_6[13] builder_csr_bankarray_interface0_bank_bus_dat_r_6[14] builder_csr_bankarray_interface0_bank_bus_dat_r_6[15] builder_csr_bankarray_interface0_bank_bus_dat_r_6[16] builder_csr_bankarray_interface0_bank_bus_dat_r_6[17] builder_csr_bankarray_interface0_bank_bus_dat_r_6[18] builder_csr_bankarray_interface0_bank_bus_dat_r_6[19] builder_csr_bankarray_interface0_bank_bus_dat_r_6[20] builder_csr_bankarray_interface0_bank_bus_dat_r_6[21] builder_csr_bankarray_interface0_bank_bus_dat_r_6[22] builder_csr_bankarray_interface0_bank_bus_dat_r_6[23] builder_csr_bankarray_interface0_bank_bus_dat_r_6[24] builder_csr_bankarray_interface0_bank_bus_dat_r_6[25] builder_csr_bankarray_interface0_bank_bus_dat_r_6[26] builder_csr_bankarray_interface0_bank_bus_dat_r_6[27] builder_csr_bankarray_interface0_bank_bus_dat_r_6[28] builder_csr_bankarray_interface0_bank_bus_dat_r_6[29] builder_csr_bankarray_interface0_bank_bus_dat_r_6[30] builder_csr_bankarray_interface0_bank_bus_dat_r_6[31] dsp_join_kb_20_10 dsp_join_kb_20_18 dsp_join_kb_20_17 dsp_join_kb_20_16 dsp_join_kb_20_15 dsp_join_kb_20_14 dsp_join_kb_20_13 dsp_join_kb_20_12 dsp_join_kb_20_11 dsp_join_kb_20_3 dsp_join_kb_20_2 dsp_join_kb_20_1 dsp_join_kb_20_0 lastStageRegFileWrite_payload_address[1] lastStageRegFileWrite_payload_address[2] lastStageRegFileWrite_payload_address[3] lastStageRegFileWrite_payload_address[4] main_basesoc_tx_data_rs232phytx_next_value2[0] main_basesoc_tx_data_rs232phytx_next_value2[1] main_basesoc_tx_data_rs232phytx_next_value2[2] main_basesoc_tx_data_rs232phytx_next_value2[3] main_basesoc_tx_data_rs232phytx_next_value2[4] main_basesoc_tx_data_rs232phytx_next_value2[5] main_basesoc_tx_data_rs232phytx_next_value2[6] main_basesoc_tx_data_rs232phytx_next_value2[7] builder_array_muxed1[0] builder_array_muxed1[1] builder_array_muxed1[2] builder_array_muxed1[3] builder_array_muxed1[4] builder_array_muxed1[5] builder_array_muxed1[6] builder_array_muxed1[7] builder_array_muxed1[8] builder_array_muxed1[9] builder_array_muxed1[10] builder_array_muxed1[11] builder_array_muxed1[12] builder_array_muxed1[13] builder_array_muxed1[14] builder_array_muxed1[15] builder_array_muxed1[16] builder_array_muxed1[17] builder_array_muxed1[18] builder_array_muxed1[19] builder_array_muxed1[20] builder_array_muxed1[21] builder_array_muxed1[22] builder_array_muxed1[23] builder_array_muxed1[24] builder_array_muxed1[25] builder_array_muxed1[26] builder_array_muxed1[27] builder_array_muxed1[28] builder_array_muxed1[29] builder_array_muxed1[30] builder_array_muxed1[31] main_basesoc_tx_count_rs232phytx_next_value0[1] main_basesoc_tx_count_rs232phytx_next_value0[2] main_basesoc_tx_count_rs232phytx_next_value0[3] main_basesoc_rx_count_rs232phyrx_next_value0[1] main_basesoc_rx_count_rs232phyrx_next_value0[2] main_basesoc_rx_count_rs232phyrx_next_value0[3] dataCache_1_io_mem_cmd_s2mPipe_payload_address[6] dataCache_1_io_mem_cmd_s2mPipe_payload_address[7] dataCache_1_io_mem_cmd_s2mPipe_payload_address[8] dataCache_1_io_mem_cmd_s2mPipe_payload_address[9] dataCache_1_io_mem_cmd_s2mPipe_payload_address[10] dataCache_1_io_mem_cmd_s2mPipe_payload_address[11] main_basesoc_dbus_adr[0] main_basesoc_dbus_adr[1] main_basesoc_dbus_adr[2] main_basesoc_dbus_adr[3] main_basesoc_dbus_adr[4] main_basesoc_dbus_adr[5] main_basesoc_dbus_adr[6] main_basesoc_dbus_adr[7] main_basesoc_dbus_adr[8] main_basesoc_dbus_adr[9] main_basesoc_dbus_adr[10] main_basesoc_dbus_adr[11] main_basesoc_dbus_adr[12] main_basesoc_dbus_adr[13] main_basesoc_dbus_adr[14] main_basesoc_dbus_adr[15] main_basesoc_dbus_adr[16] main_basesoc_dbus_adr[17] main_basesoc_dbus_adr[18] main_basesoc_dbus_adr[19] main_basesoc_dbus_adr[20] main_basesoc_dbus_adr[21] main_basesoc_dbus_adr[22] main_basesoc_dbus_adr[23] main_basesoc_dbus_adr[24] main_basesoc_dbus_adr[25] main_basesoc_dbus_adr[26] main_basesoc_dbus_adr[27] main_basesoc_dbus_adr[28] main_basesoc_dbus_adr[29] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3] dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 dataCache_1_io_mem_cmd_s2mPipe_payload_data_4 dataCache_1_io_mem_cmd_s2mPipe_payload_data_6 dataCache_1_io_mem_cmd_s2mPipe_payload_data_7 dataCache_1_io_mem_cmd_s2mPipe_payload_data_11 dataCache_1_io_mem_cmd_s2mPipe_payload_data_12 dataCache_1_io_mem_cmd_s2mPipe_payload_data_15 dataCache_1_io_mem_cmd_s2mPipe_payload_data_19 dataCache_1_io_mem_cmd_s2mPipe_payload_data_21 dataCache_1_io_mem_cmd_s2mPipe_payload_data_22 dataCache_1_io_mem_cmd_s2mPipe_payload_data_24 dataCache_1_io_mem_cmd_s2mPipe_payload_data_25 dataCache_1_io_mem_cmd_s2mPipe_payload_data_26 dataCache_1_io_mem_cmd_s2mPipe_payload_data_28 dataCache_1_io_mem_cmd_s2mPipe_payload_data_29 dataCache_1_io_mem_cmd_s2mPipe_payload_data_30 dataCache_1_io_mem_cmd_s2mPipe_payload_data_31 _zz_execute_MEMORY_STORE_DATA_RF_10 _zz_execute_MEMORY_STORE_DATA_RF_8 _zz_execute_MEMORY_STORE_DATA_RF_9 _zz_execute_MEMORY_STORE_DATA_RF_12 _zz_execute_MEMORY_STORE_DATA_RF_0 _zz_execute_MEMORY_STORE_DATA_RF_1 _zz_execute_MEMORY_STORE_DATA_RF_3 _zz_execute_MEMORY_STORE_DATA_RF_2 _zz_execute_MEMORY_STORE_DATA_RF_4 _zz_execute_MEMORY_STORE_DATA_RF_5 un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0 _zz_execute_SRC2_5_3 _zz_execute_SRC2_5_2 _zz_execute_SRC2_5_4 _zz_execute_SRC2_5_1 _zz_execute_SRC2_5_0 _zz_execute_SRC2_5_15 _zz_execute_SRC2_5_30 _zz_execute_SRC2_5_29 _zz_execute_SRC2_5_25 _zz_execute_SRC2_5_24 _zz_execute_SRC2_5_10 builder_array_muxed0[0] builder_array_muxed0[1] builder_array_muxed0[2] builder_array_muxed0[3] builder_array_muxed0[4] builder_array_muxed0[5] builder_array_muxed0[6] builder_array_muxed0[7] builder_array_muxed0[8] builder_array_muxed0[9] builder_array_muxed0[10] builder_array_muxed0[11] builder_array_muxed0[12] builder_array_muxed0[13] un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0 builder_shared_dat_r[0] builder_shared_dat_r[1] builder_shared_dat_r[2] builder_shared_dat_r[3] builder_shared_dat_r[4] builder_shared_dat_r[5] builder_shared_dat_r[6] builder_shared_dat_r[7] builder_shared_dat_r[8] builder_shared_dat_r[9] builder_shared_dat_r[10] builder_shared_dat_r[11] builder_shared_dat_r[12] builder_shared_dat_r[13] builder_shared_dat_r[14] builder_shared_dat_r[15] builder_shared_dat_r[16] builder_shared_dat_r[17] builder_shared_dat_r[18] builder_shared_dat_r[19] builder_shared_dat_r[20] builder_shared_dat_r[21] builder_shared_dat_r[22] builder_shared_dat_r[23] builder_shared_dat_r[24] builder_shared_dat_r[25] builder_shared_dat_r[26] builder_shared_dat_r[27] builder_shared_dat_r[28] builder_shared_dat_r[29] builder_shared_dat_r[30] builder_shared_dat_r[31] main_basesoc_rx_source_payload_data[0] main_basesoc_rx_source_payload_data[1] main_basesoc_rx_source_payload_data[2] main_basesoc_rx_source_payload_data[3] main_basesoc_rx_source_payload_data[4] main_basesoc_rx_source_payload_data[5] main_basesoc_rx_source_payload_data[6] main_basesoc_rx_source_payload_data[7] dsp_join_kb_18[0] dsp_join_kb_18[1] dsp_join_kb_18[2] dsp_join_kb_18[3] dsp_join_kb_18[4] dsp_join_kb_18[5] dsp_join_kb_18[6] dsp_join_kb_18[7] dsp_join_kb_18[8] dsp_join_kb_18[9] dsp_join_kb_18[10] dsp_join_kb_18[11] dsp_join_kb_18[12] dsp_join_kb_18[13] dsp_join_kb_18[14] dsp_join_kb_18[15] dsp_join_kb_18[16] dsp_join_kb_18[17] dsp_join_kb_18[18] un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 _zz_decode_RS2_1_2 _zz_decode_RS2_1_29 _zz_decode_RS2_1_5 _zz_decode_RS2_1_4 _zz_decode_RS2_1_26 _zz_decode_RS2_1_27 _zz_decode_RS2_1_3 _zz_decode_RS2_1_28 _zz_decode_RS2_1_0 _zz_decode_RS2_1_31 _zz_decode_RS2_1_30 _zz_decode_RS2_1_1 execute_to_memory_REGFILE_WRITE_DATA_m_0 _zz_decode_RS2_1_0_iv_0_26 _zz_decode_RS2_1_0_iv_0_27 _zz_decode_RS2_1_0_iv_0_0 execute_to_memory_SHIFT_RIGHT_m_0[4] execute_to_memory_SHIFT_RIGHT_m_0[5] N_792_0 dsp_join_kb_2_0 _zz_execute_SRC1[0] _zz_execute_SRC1[1] _zz_execute_SRC1[2] _zz_execute_SRC1[3] _zz_execute_SRC1[4] _zz_execute_SRC1[5] _zz_execute_SRC1[6] _zz_execute_SRC1[7] _zz_execute_SRC1[8] _zz_execute_SRC1[9] _zz_execute_SRC1[10] _zz_execute_SRC1[11] _zz_execute_SRC1[12] _zz_execute_SRC1[13] _zz_execute_SRC1[14] _zz_execute_SRC1[15] _zz_execute_SRC1[16] _zz_execute_SRC1[17] _zz_execute_SRC1[18] _zz_execute_SRC1[19] _zz_execute_SRC1[20] _zz_execute_SRC1[21] _zz_execute_SRC1[22] _zz_execute_SRC1[23] _zz_execute_SRC1[24] _zz_execute_SRC1[25] _zz_execute_SRC1[26] _zz_execute_SRC1[27] _zz_execute_SRC1[28] _zz_execute_SRC1[29] _zz_execute_SRC1[30] _zz_execute_SRC1[31] CsrPlugin_csrMapping_readDataInit_1 builder_basesoc_adr_8 builder_basesoc_adr_2 builder_basesoc_adr_3 builder_basesoc_adr_4 builder_basesoc_adr_5 builder_basesoc_adr_0 builder_basesoc_adr_1 builder_slave_sel_2_0 builder_count_r_3 builder_count_r_0 main_basesoc_timer_value_7[1] main_basesoc_timer_value_7[2] main_basesoc_timer_value_7[3] main_basesoc_timer_value_7[4] main_basesoc_timer_value_7[5] main_basesoc_timer_value_7[6] main_basesoc_timer_value_7[7] main_basesoc_timer_value_7[8] main_basesoc_timer_value_7[9] main_basesoc_timer_value_7[10] main_basesoc_timer_value_7[11] main_basesoc_timer_value_7[12] main_basesoc_timer_value_7[13] main_basesoc_timer_value_7[14] main_basesoc_timer_value_7[15] main_basesoc_timer_value_7[16] main_basesoc_timer_value_7[17] main_basesoc_timer_value_7[18] main_basesoc_timer_value_7[19] main_basesoc_timer_value_7[20] main_basesoc_timer_value_7[21] main_basesoc_timer_value_7[22] main_basesoc_timer_value_7[23] main_basesoc_timer_value_7[24] main_basesoc_timer_value_7[25] main_basesoc_timer_value_7[26] main_basesoc_timer_value_7[27] main_basesoc_timer_value_7[28] main_basesoc_timer_value_7[29] main_basesoc_timer_value_7[30] main_basesoc_timer_value_7[31] builder_slave_sel_r_r_0_a2_0 _zz_decode_RS2[1] _zz_decode_RS2[2] _zz_decode_RS2[3] _zz_decode_RS2[4] _zz_decode_RS2[5] _zz_decode_RS2[6] _zz_decode_RS2[7] _zz_decode_RS2[8] _zz_decode_RS2[9] _zz_decode_RS2[10] _zz_decode_RS2[11] _zz_decode_RS2[12] _zz_decode_RS2[13] _zz_decode_RS2[14] _zz_decode_RS2[15] _zz_decode_RS2[16] _zz_decode_RS2[17] _zz_decode_RS2[18] _zz_decode_RS2[19] _zz_decode_RS2[20] _zz_decode_RS2[21] _zz_decode_RS2[22] _zz_decode_RS2[23] _zz_decode_RS2[24] _zz_decode_RS2[25] _zz_decode_RS2[26] _zz_decode_RS2[27] _zz_decode_RS2[28] _zz_decode_RS2[29] _zz_decode_RS2[30] CsrPlugin_mepc_7[1] CsrPlugin_mepc_7[2] CsrPlugin_mepc_7[3] CsrPlugin_mepc_7[4] CsrPlugin_mepc_7[5] CsrPlugin_mepc_7[6] CsrPlugin_mepc_7[7] CsrPlugin_mepc_7[8] CsrPlugin_mepc_7[9] CsrPlugin_mepc_7[10] CsrPlugin_mepc_7[11] CsrPlugin_mepc_7[12] CsrPlugin_mepc_7[13] CsrPlugin_mepc_7[14] CsrPlugin_mepc_7[15] CsrPlugin_mepc_7[16] CsrPlugin_mepc_7[17] CsrPlugin_mepc_7[18] CsrPlugin_mepc_7[19] CsrPlugin_mepc_7[20] CsrPlugin_mepc_7[21] CsrPlugin_mepc_7[22] CsrPlugin_mepc_7[23] CsrPlugin_mepc_7[24] CsrPlugin_mepc_7[25] CsrPlugin_mepc_7[26] CsrPlugin_mepc_7[27] CsrPlugin_mepc_7[28] CsrPlugin_mepc_7[29] CsrPlugin_mepc_7[30] CsrPlugin_mepc_7[31] _zz_CsrPlugin_csrMapping_writeDataSignal[1] _zz_CsrPlugin_csrMapping_writeDataSignal[2] _zz_CsrPlugin_csrMapping_writeDataSignal[3] _zz_CsrPlugin_csrMapping_writeDataSignal[4] _zz_CsrPlugin_csrMapping_writeDataSignal[5] _zz_CsrPlugin_csrMapping_writeDataSignal[6] _zz_CsrPlugin_csrMapping_writeDataSignal[7] _zz_CsrPlugin_csrMapping_writeDataSignal[8] _zz_CsrPlugin_csrMapping_writeDataSignal[9] _zz_CsrPlugin_csrMapping_writeDataSignal[10] _zz_CsrPlugin_csrMapping_writeDataSignal[11] _zz_CsrPlugin_csrMapping_writeDataSignal[12] _zz_CsrPlugin_csrMapping_writeDataSignal[13] _zz_CsrPlugin_csrMapping_writeDataSignal[14] _zz_CsrPlugin_csrMapping_writeDataSignal[15] _zz_CsrPlugin_csrMapping_writeDataSignal[16] _zz_CsrPlugin_csrMapping_writeDataSignal[17] _zz_CsrPlugin_csrMapping_writeDataSignal[18] _zz_CsrPlugin_csrMapping_writeDataSignal[19] _zz_CsrPlugin_csrMapping_writeDataSignal[20] _zz_CsrPlugin_csrMapping_writeDataSignal[21] _zz_CsrPlugin_csrMapping_writeDataSignal[22] _zz_CsrPlugin_csrMapping_writeDataSignal[23] _zz_CsrPlugin_csrMapping_writeDataSignal[24] _zz_CsrPlugin_csrMapping_writeDataSignal[25] _zz_CsrPlugin_csrMapping_writeDataSignal[26] _zz_CsrPlugin_csrMapping_writeDataSignal[27] _zz_CsrPlugin_csrMapping_writeDataSignal[28] _zz_CsrPlugin_csrMapping_writeDataSignal[29] _zz_CsrPlugin_csrMapping_writeDataSignal[30] _zz_CsrPlugin_csrMapping_writeDataSignal[31] _zz_dBus_cmd_ready_5_1[0] _zz_dBus_cmd_ready_5_1[1] _zz_dBus_cmd_ready_5_1[2] CsrPlugin_mstatus_MPP_10_iv_i[0] CsrPlugin_mstatus_MPP_10_iv_i[1] CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0 decode_INSTRUCTION_ANTICIPATED[15] decode_INSTRUCTION_ANTICIPATED[16] decode_INSTRUCTION_ANTICIPATED[17] decode_INSTRUCTION_ANTICIPATED[18] decode_INSTRUCTION_ANTICIPATED[19] decode_INSTRUCTION_ANTICIPATED[20] decode_INSTRUCTION_ANTICIPATED[21] decode_INSTRUCTION_ANTICIPATED[22] decode_INSTRUCTION_ANTICIPATED[23] decode_INSTRUCTION_ANTICIPATED[24] main_basesoc_ibus_adr_10 main_basesoc_ibus_adr_13 CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0 N_443_0 _zz_execute_SHIFT_RIGHT_1[0] _zz_execute_SHIFT_RIGHT_1[1] _zz_execute_SHIFT_RIGHT_1[2] _zz_execute_SHIFT_RIGHT_1[3] _zz_execute_SHIFT_RIGHT_1[4] _zz_execute_SHIFT_RIGHT_1[5] _zz_execute_SHIFT_RIGHT_1[6] _zz_execute_SHIFT_RIGHT_1[7] _zz_execute_SHIFT_RIGHT_1[8] _zz_execute_SHIFT_RIGHT_1[9] _zz_execute_SHIFT_RIGHT_1[10] _zz_execute_SHIFT_RIGHT_1[11] _zz_execute_SHIFT_RIGHT_1[12] _zz_execute_SHIFT_RIGHT_1[13] _zz_execute_SHIFT_RIGHT_1[14] _zz_execute_SHIFT_RIGHT_1[15] _zz_execute_SHIFT_RIGHT_1[16] _zz_execute_SHIFT_RIGHT_1[17] _zz_execute_SHIFT_RIGHT_1[18] _zz_execute_SHIFT_RIGHT_1[19] _zz_execute_SHIFT_RIGHT_1[20] _zz_execute_SHIFT_RIGHT_1[21] _zz_execute_SHIFT_RIGHT_1[22] _zz_execute_SHIFT_RIGHT_1[23] _zz_execute_SHIFT_RIGHT_1[24] _zz_execute_SHIFT_RIGHT_1[25] _zz_execute_SHIFT_RIGHT_1[26] _zz_execute_SHIFT_RIGHT_1[27] _zz_execute_SHIFT_RIGHT_1[28] _zz_execute_SHIFT_RIGHT_1[29] _zz_execute_SHIFT_RIGHT_1[30] _zz_execute_SHIFT_RIGHT_1[31] _zz_execute_SHIFT_RIGHT_1[32] builder_csr_bankarray_interface2_bank_bus_dat_r_11[1] builder_csr_bankarray_interface2_bank_bus_dat_r_11[2] builder_csr_bankarray_interface2_bank_bus_dat_r_11[3] builder_csr_bankarray_interface2_bank_bus_dat_r_11[4] builder_csr_bankarray_interface2_bank_bus_dat_r_11[5] builder_csr_bankarray_interface2_bank_bus_dat_r_11[6] builder_csr_bankarray_interface2_bank_bus_dat_r_11[7] builder_csr_bankarray_interface2_bank_bus_dat_r_11[8] builder_csr_bankarray_interface2_bank_bus_dat_r_11[9] builder_csr_bankarray_interface2_bank_bus_dat_r_11[10] builder_csr_bankarray_interface2_bank_bus_dat_r_11[11] builder_csr_bankarray_interface2_bank_bus_dat_r_11[12] builder_csr_bankarray_interface2_bank_bus_dat_r_11[13] builder_csr_bankarray_interface2_bank_bus_dat_r_11[14] builder_csr_bankarray_interface2_bank_bus_dat_r_11[15] builder_csr_bankarray_interface2_bank_bus_dat_r_11[16] builder_csr_bankarray_interface2_bank_bus_dat_r_11[17] builder_csr_bankarray_interface2_bank_bus_dat_r_11[18] builder_csr_bankarray_interface2_bank_bus_dat_r_11[19] builder_csr_bankarray_interface2_bank_bus_dat_r_11[20] builder_csr_bankarray_interface2_bank_bus_dat_r_11[21] builder_csr_bankarray_interface2_bank_bus_dat_r_11[22] builder_csr_bankarray_interface2_bank_bus_dat_r_11[23] builder_csr_bankarray_interface2_bank_bus_dat_r_11[24] builder_csr_bankarray_interface2_bank_bus_dat_r_11[25] builder_csr_bankarray_interface2_bank_bus_dat_r_11[26] builder_csr_bankarray_interface2_bank_bus_dat_r_11[27] builder_csr_bankarray_interface2_bank_bus_dat_r_11[28] builder_csr_bankarray_interface2_bank_bus_dat_r_11[29] builder_csr_bankarray_interface2_bank_bus_dat_r_11[30] builder_csr_bankarray_interface2_bank_bus_dat_r_11[31] builder_csr_bankarray_interface3_bank_bus_dat_r_11[0] builder_csr_bankarray_interface3_bank_bus_dat_r_11[1] _zz_execute_SRC1_0_iv_RNIB4PQ2_0 _zz_execute_SRC1_0_iv_RNITNA53_0 _zz_execute_SRC1_0_iv_RNISU3R2_0 _zz_execute_SRC1_0_iv_RNILDOQ2_0 _zz_execute_SRC1_0_iv_RNIEAQB3_0 _zz_execute_SRC1_0_iv_RNI93S73_0 io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] dsp_join_kb_3[0] dsp_join_kb_3[1] IBusCachedPlugin_cache_io_cpu_decode_data[0] IBusCachedPlugin_cache_io_cpu_decode_data[1] IBusCachedPlugin_cache_io_cpu_decode_data[2] IBusCachedPlugin_cache_io_cpu_decode_data[3] IBusCachedPlugin_cache_io_cpu_decode_data[4] IBusCachedPlugin_cache_io_cpu_decode_data[5] IBusCachedPlugin_cache_io_cpu_decode_data[6] dsp_join_kb_5_4[0] dsp_join_kb_5_4[1] dsp_join_kb_5_4[2] _zz_decode_RS2_2[0] _zz_decode_RS2_2[1] _zz_decode_RS2_2[2] _zz_decode_RS2_2[3] _zz_decode_RS2_2[4] _zz_decode_RS2_2[5] _zz_decode_RS2_2[6] _zz_decode_RS2_2[7] _zz_decode_RS2_2[8] _zz_decode_RS2_2[9] _zz_decode_RS2_2[10] _zz_decode_RS2_2[11] _zz_decode_RS2_2[12] _zz_decode_RS2_2[13] _zz_decode_RS2_2[14] _zz_decode_RS2_2[15] _zz_decode_RS2_2[16] _zz_decode_RS2_2[17] _zz_decode_RS2_2[18] _zz_decode_RS2_2[19] _zz_decode_RS2_2[20] _zz_decode_RS2_2[21] _zz_decode_RS2_2[22] _zz_decode_RS2_2[23] _zz_decode_RS2_2[24] _zz_decode_RS2_2[25] _zz_decode_RS2_2[26] _zz_decode_RS2_2[27] _zz_decode_RS2_2[28] _zz_decode_RS2_2[29] _zz_decode_RS2_2[30] _zz_decode_RS2_2[31] builder_slave_sel_2_0_a2_0_8_0 _zz_writeBack_DBusCachedPlugin_rspShifted_5 loader_counter_valueNext[0] loader_counter_valueNext[1] io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0 io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0 dsp_join_kb_6_2[0] dsp_join_kb_6_2[1] dsp_join_kb_6_2[2] dsp_join_kb_8[0] dsp_join_kb_8[1] dsp_join_kb_8[2] dsp_join_kb_8[3] dsp_join_kb_8[4] dsp_join_kb_8[5] dsp_join_kb_8[6] dsp_join_kb_8[7] dsp_join_kb_8[8] dsp_join_kb_8[9] dsp_join_kb_7[0] dsp_join_kb_7[1] dsp_join_kb_7[2] dsp_join_kb_7[3] dsp_join_kb_7[4] dsp_join_kb_7[5] dsp_join_kb_7[6] dsp_join_kb_7[7] dsp_join_kb_7[8] dsp_join_kb_7[9] dsp_join_kb_7[10] dsp_join_kb_7[11] dsp_join_kb_7[12] dsp_join_kb_7[13] dsp_join_kb_7[14] dsp_join_kb_7[15] dsp_join_kb_7[16] dsp_join_kb_7[17] dsp_join_kb_7[18] dsp_join_kb_7[19] dsp_join_kb_0[0] dsp_join_kb_0[1] dsp_join_kb_0[2] dsp_join_kb_0[3] dsp_join_kb_0[4] dsp_join_kb_0[5] dsp_join_kb_0[6] dsp_join_kb_0[7] dsp_join_kb_0[8] dsp_join_kb_0[9] dsp_join_kb_0[10] dsp_join_kb_0[11] dsp_join_kb_0[12] dsp_join_kb_0[13] dsp_join_kb_0[14] dsp_join_kb_0[15] dsp_join_kb_0[16] dsp_join_kb_0[17] dsp_join_kb_0[18] dsp_join_kb_0[19] dsp_join_kb_0[20] dsp_join_kb_0[21] dsp_join_kb_0[22] dsp_join_kb_0[23] dsp_join_kb_0[24] dsp_join_kb_0[25] dsp_join_kb_0[26] dsp_join_kb_0[27] dsp_join_kb_0[28] dsp_join_kb_0[29] dsp_join_kb_0[30] _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0 io_cpu_fetch_data_regNextWhen_RNIRT34_0 _zz__zz_decode_IS_RS2_SIGNED_121_0 dsp_join_kb_4[0] dsp_join_kb_4[1] io_cpu_fetch_data_regNextWhen_0_0_mod_i_0 N_137_i N_1219_i N_120_i N_121_i N_1218_i N_123_i N_124_i execute_CsrPlugin_csr_4032_2 execute_CsrPlugin_csr_3008_2 un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 N_3960_rep2 N_3960_rep1 N_3960_fast N_1210_i_rep2 N_1210_i_rep1 N_1210_i_fast builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso execute_BRANCH_DO_1z N_1007 N_1010 N_1005 dsp_split_kb_38 N_1011 N_1009 N_5210 N_1006 N_1003 N_5209 DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z main_basesoc_uart_tx_fifo_syncfifo_re_1z execute_CsrPlugin_csr_834_2_1z builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z when_Pipeline_l151_2_1z main_basesoc_rx_tick_0_1z main_basesoc_tx_tick_0_1z un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z _zz_memory_DivPlugin_rs2_1z main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z main_basesoc_timer_irq_1z main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z user_led13_c user_led12_c user_led11_c user_led10_c user_led9_c user_led8_c user_led7_c user_led6_c user_led5_c user_led4_c user_led3_c user_led2_c user_led1_c user_led0_c main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z un1__zz__zz_decode_IS_RS2_SIGNED_44_1z main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z serial_tx_4 main_basesoc_uart_irq_1z _zz_when_CsrPlugin_l952_1_i_1z un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 N_1131 N_1146 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z when_MulDivIterativePlugin_l128_1z _zz_decode_RS2_1_1_sqmuxa_1z execute_CsrPlugin_csr_835_2_1z execute_CsrPlugin_csr_833_2_1z execute_CsrPlugin_csr_773_2_1z execute_CsrPlugin_csr_772_2_1z execute_CsrPlugin_csr_836_2_1z execute_CsrPlugin_csr_768_2_1z decode_RS2_0_sqmuxa_1z decode_RS1_0_sqmuxa_1z decode_RS1_0_sqmuxa_3_1z un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z decode_RS2_0_sqmuxa_3_1z un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i un10__zz__zz_decode_IS_RS2_SIGNED_10_i N_66 main_basesoc_uart_rx_fifo_syncfifo_re_1z CsrPlugin_interrupt_valid_7_1z un1_CsrPlugin_interrupt_valid21_1z N_4148 un4__zz__zz_decode_IS_RS2_SIGNED_64_i N_3480 execute_CsrPlugin_csr_3264_2 main_basesoc_uart_rx_fifo_wrport_we_1z un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z un11_decode_CSR_WRITE_OPCODE_i un4__zz__zz_decode_IS_RS2_SIGNED_17_i _zz_decode_RS2_1_0_sqmuxa_1z when_DBusCachedPlugin_l458_i_1z when_DBusCachedPlugin_l458_537_1z N_1210_i main_basesoc_bus_errors_0_sqmuxa_1z when_HazardSimplePlugin_l57_2_1z un4__zz__zz_decode_IS_RS2_SIGNED_77_i N_4059_i main_wren0 main_wren0_0_a2_1_0_1z when_DBusCachedPlugin_l458_RNIT1AA1_1z builder_done_1z main_wren1 main_basesoc_ram_bus_ack_r_1z N_56 N_52 IBusCachedPlugin_decodeExceptionPort_valid_1z execute_arbitration_isStuck_i builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z builder_basesoc_next_state_1_sqmuxa_1_1z N_103 main_bus_ack_r_0_a2_1z N_1212 builder_csr_bankarray_sel_r_r_0_a2_1z iBusWishbone_STB_RNIBI961_1z N_152_i builder_wait N_55 N_48 CsrPlugin_mie_MSIE_0_sqmuxa_1z _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z main_bus_ack_r_0_o2_RNILKOR1_1z N_175 builder_slave_sel_r_r_0_a2_0_out main_bus_ack_r_0_o2_RNIONOR1_1z N_167 N_2590 N_2622 N_2654 N_2686 N_2718 N_2750 N_2782 N_2814 N_2846 N_2878 N_2910 N_2942 N_2974 N_3006 DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z N_3422 N_3102 iBusWishbone_STB_RNI5OKN_1z main_basesoc_ibus_cyc _zz_dBus_rsp_valid_2_1z lastStageRegFileWrite_valid_2_1z CsrPlugin_mstatus_MPIE_10 CsrPlugin_mstatus_MIE_10 dataCache_1_io_mem_cmd_s2mPipe_ready_i CsrPlugin_mepc_1_sqmuxa_i_1z execute_CsrPlugin_writeEnable_1z CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z when_CsrPlugin_l1019_1z IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack writeBack_arbitration_isValid_5_1z when_Pipeline_l151_1_1z when_Pipeline_l124_2_1z CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z dataCache_1_io_mem_cmd_s2mPipe_ready_1z iBusWishbone_STB_sx_RNIHJN21_1z N_2537_i N_5212 N_1018 N_1021 N_5213 N_1022 N_1027 N_1026 N_5215 N_1030 N_5214 N_1023 N_1019 memory_arbitration_isValid_5_1z N_1025 N_1017 N_1031 N_1029 builder_csr_bankarray_csrbank2_reload0_re_1z when_Pipeline_l151_1z DBusCachedPlugin_exceptionBus_valid_1z N_1015 execute_arbitration_isValid_5_1z N_1014 N_1013 N_5211 IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i builder_csr_bankarray_csrbank3_ev_enable0_re_1z when_Fetcher_l158_1z builder_csr_bankarray_csrbank2_sel_1z builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z main_storage_0_sqmuxa_1z builder_csr_bankarray_csrbank1_out0_re_1z when_CsrPlugin_l985_i builder_csr_bankarray_csrbank0_sel_1_1z IBusCachedPlugin_fetchPc_output_fire_1_1z _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z execute_arbitration_isStuck_1z IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z execute_BranchPlugin_eq_0_I_32_1z execute_BranchPlugin_eq_0_I_56_1z execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z un1_sys_rst_1z CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 N_63 N_58 N_754 N_753 N_752 N_751 N_28 N_766 N_768 N_769 N_771 N_775 N_776 N_759 N_758 N_757 N_756 N_755 N_765 N_763 N_762 N_26 N_27 N_29 N_4084_1_i un1_CsrPlugin_interrupt_valid21_i_1z decodeStage_hit_error_RNIVE5V_1z N_862 N_929 N_863 N_864 N_865 N_932 N_866 N_933 N_867 N_868 N_935 N_869 N_872 N_939 N_873 N_940 N_875 N_942 N_876 N_943 N_877 N_944 N_879 N_946 N_880 N_947 N_882 N_949 N_883 N_950 N_884 N_951 N_885 N_952 DBusCachedPlugin_exceptionBus_valid_5_1z when_MulPlugin_l147_1z N_936 N_934 N_930 _zz_decode_RS2_2_sn_N_2 dataCache_1_io_cpu_writeBack_isValid_1z N_856 N_855 N_857 N_858 N_859 N_860 N_861 memory_DivPlugin_accumulator_2_sqmuxa_i builder_m2_0_a2_2 memory_arbitration_isStuck_i when_DBusCachedPlugin_l458_RNIASQQ_1z when_DBusCachedPlugin_l458_1z N_894 N_893 N_892 N_4151_mux N_890 N_889 N_888 decode_RS1_0_sqmuxa_1_1z decode_RS2_0_sqmuxa_1_1z decode_RS1_0_sqmuxa_2_1z decode_RS2_0_sqmuxa_2_1z N_1209_i un4__zz__zz_decode_IS_RS2_SIGNED_7_i _zz_decode_RS2_1_2_sqmuxa_1z BranchPlugin_branchExceptionPort_valid_1z main_cs06 CsrPlugin_interrupt_code_0_sqmuxa_1z N_3957 _zz_decode_RS2_sn_N_5 N_20 N_92 N_136 main_basesoc_timer_zero_trigger_1z N_100 un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z N_148 _zz_decode_RS2_sn_N_4 N_110 main_basesoc_dbus_ack_i_a2_RNIJJQI_1z N_1221 N_3958_fast N_3958_rep1 N_3958_rep2 N_3959_fast N_3959_rep1 N_3959_rep2
.names $false
.names $true
1
.names $undef
.subckt LUT4 A=execute_to_memory_BRANCH_CALC[1] B=execute_to_memory_BRANCH_DO C=memory_arbitration_isValid D=GND_0 Z=BranchPlugin_branchExceptionPort_valid_1z
.cname BranchPlugin_branchExceptionPort_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18583.8-18589.2"
.param INIT "0x8080"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3130 C=execute_to_memory_BRANCH_CALC[19] D=GND_0 Z=N_3133
.cname BranchPlugin_branchExceptionPort_valid_RNI06TK1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13460.8-13466.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2746 C=execute_to_memory_BRANCH_CALC[7] D=GND_0 Z=N_2749
.cname BranchPlugin_branchExceptionPort_valid_RNI21Q42
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13748.8-13754.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3354 C=execute_to_memory_BRANCH_CALC[26] D=GND_0 Z=N_3357
.cname BranchPlugin_branchExceptionPort_valid_RNI3MTJ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13505.8-13511.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2842 C=execute_to_memory_BRANCH_CALC[10] D=GND_0 Z=N_2845
.cname BranchPlugin_branchExceptionPort_valid_RNI4J5I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13721.8-13727.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2970 C=execute_to_memory_BRANCH_CALC[14] D=GND_0 Z=N_2973
.cname BranchPlugin_branchExceptionPort_valid_RNI5EBC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13811.8-13817.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3226 C=execute_to_memory_BRANCH_CALC[22] D=GND_0 Z=N_3229
.cname BranchPlugin_branchExceptionPort_valid_RNI7OTG1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13478.8-13484.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3386 C=execute_to_memory_BRANCH_CALC[27] D=GND_0 Z=N_3389
.cname BranchPlugin_branchExceptionPort_valid_RNI7QTJ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13694.8-13700.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2874 C=execute_to_memory_BRANCH_CALC[11] D=GND_0 Z=N_2877
.cname BranchPlugin_branchExceptionPort_valid_RNI8N5I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13712.8-13718.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2778 C=execute_to_memory_BRANCH_CALC[8] D=GND_0 Z=N_2781
.cname BranchPlugin_branchExceptionPort_valid_RNI9F4P1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13739.8-13745.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3002 C=execute_to_memory_BRANCH_CALC[15] D=GND_0 Z=N_3005
.cname BranchPlugin_branchExceptionPort_valid_RNI9IBC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13802.8-13808.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2586 C=execute_to_memory_BRANCH_CALC[2] D=GND_0 Z=N_2589
.cname BranchPlugin_branchExceptionPort_valid_RNIBS2C1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13793.8-13799.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3258 C=execute_to_memory_BRANCH_CALC[23] D=GND_0 Z=N_3261
.cname BranchPlugin_branchExceptionPort_valid_RNIBSTG1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13487.8-13493.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3418 C=execute_to_memory_BRANCH_CALC[28] D=GND_0 Z=N_3421
.cname BranchPlugin_branchExceptionPort_valid_RNIBUTJ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13442.8-13448.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3034 C=execute_to_memory_BRANCH_CALC[16] D=GND_0 Z=N_3037
.cname BranchPlugin_branchExceptionPort_valid_RNIDMBC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13451.8-13457.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2618 C=execute_to_memory_BRANCH_CALC[3] D=GND_0 Z=N_2621
.cname BranchPlugin_branchExceptionPort_valid_RNIF03C1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13784.8-13790.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3290 C=execute_to_memory_BRANCH_CALC[24] D=GND_0 Z=N_3293
.cname BranchPlugin_branchExceptionPort_valid_RNIF0UG1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13496.8-13502.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3066 C=execute_to_memory_BRANCH_CALC[17] D=GND_0 Z=N_3069
.cname BranchPlugin_branchExceptionPort_valid_RNIHQBC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13667.8-13673.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2810 C=execute_to_memory_BRANCH_CALC[9] D=GND_0 Z=N_2813
.cname BranchPlugin_branchExceptionPort_valid_RNIII3O1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13730.8-13736.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2650 C=execute_to_memory_BRANCH_CALC[4] D=GND_0 Z=N_2653
.cname BranchPlugin_branchExceptionPort_valid_RNIJ43C1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13775.8-13781.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2906 C=execute_to_memory_BRANCH_CALC[12] D=GND_0 Z=N_2909
.cname BranchPlugin_branchExceptionPort_valid_RNIJTCL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13703.8-13709.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2682 C=execute_to_memory_BRANCH_CALC[5] D=GND_0 Z=N_2685
.cname BranchPlugin_branchExceptionPort_valid_RNIN83C1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13766.8-13772.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3162 C=execute_to_memory_BRANCH_CALC[20] D=GND_0 Z=N_3165
.cname BranchPlugin_branchExceptionPort_valid_RNIP4EC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13676.8-13682.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3194 C=execute_to_memory_BRANCH_CALC[21] D=GND_0 Z=N_3197
.cname BranchPlugin_branchExceptionPort_valid_RNIPFAH1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13469.8-13475.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=execute_arbitration_isValid C=decode_to_execute_ENV_CTRL[1] D=GND_0 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1
.cname BranchPlugin_branchExceptionPort_valid_RNIPVF9
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4908.8-4914.2"
.param INIT "0x1515"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2714 C=execute_to_memory_BRANCH_CALC[6] D=GND_0 Z=N_2717
.cname BranchPlugin_branchExceptionPort_valid_RNIRC3C1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13757.8-13763.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3098 C=execute_to_memory_BRANCH_CALC[18] D=GND_0 Z=N_3101
.cname BranchPlugin_branchExceptionPort_valid_RNIS1TK1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13433.8-13439.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_3322 C=execute_to_memory_BRANCH_CALC[25] D=GND_0 Z=N_3325
.cname BranchPlugin_branchExceptionPort_valid_RNIVHTJ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13685.8-13691.2"
.param INIT "0xE4E4"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=N_2938 C=execute_to_memory_BRANCH_CALC[13] D=GND_0 Z=N_2941
.cname BranchPlugin_branchExceptionPort_valid_RNIVTPA1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13820.8-13826.2"
.param INIT "0xE4E4"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0_Z[11] B=CsrPlugin_csrMapping_readDataInit_1_Z[11] C=CsrPlugin_csrMapping_readDataInit_2[11] D=GND_0 Z=CsrPlugin_csrMapping_readDataInit_1
.cname CsrPlugin_csrMapping_readDataInit[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16452.8-16458.2"
.param INIT "0xFEFE"
.subckt LUT4 A=CsrPlugin_mie_MEIE B=CsrPlugin_mip_MEIP C=execute_CsrPlugin_csr_772 D=execute_CsrPlugin_csr_836 Z=CsrPlugin_csrMapping_readDataInit_0_Z[11]
.cname CsrPlugin_csrMapping_readDataInit_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19069.8-19075.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mstatus_MPP[1] B=execute_CsrPlugin_csr_768 C=execute_CsrPlugin_csr_3264 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit_0_Z[12]
.cname CsrPlugin_csrMapping_readDataInit_0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18943.8-18949.2"
.param INIT "0xF8F8"
.subckt LUT4 A=CsrPlugin_mtval[13] B=_zz_CsrPlugin_csrMapping_readDataInit[13] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[13]
.cname CsrPlugin_csrMapping_readDataInit_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18808.8-18814.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[15] B=_zz_CsrPlugin_csrMapping_readDataInit[15] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[15]
.cname CsrPlugin_csrMapping_readDataInit_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18745.8-18751.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[16] B=_zz_CsrPlugin_csrMapping_readDataInit[16] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[16]
.cname CsrPlugin_csrMapping_readDataInit_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18871.8-18877.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[17] B=_zz_CsrPlugin_csrMapping_readDataInit[17] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[17]
.cname CsrPlugin_csrMapping_readDataInit_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18781.8-18787.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[19] B=_zz_CsrPlugin_csrMapping_readDataInit[19] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[19]
.cname CsrPlugin_csrMapping_readDataInit_0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18718.8-18724.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mcause_exceptionCode[1] B=CsrPlugin_mtval[1] C=execute_CsrPlugin_csr_834 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_0_Z[1]
.cname CsrPlugin_csrMapping_readDataInit_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18979.8-18985.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[20] B=_zz_CsrPlugin_csrMapping_readDataInit[20] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[20]
.cname CsrPlugin_csrMapping_readDataInit_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18700.8-18706.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[21] B=_zz_CsrPlugin_csrMapping_readDataInit[21] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[21]
.cname CsrPlugin_csrMapping_readDataInit_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18844.8-18850.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[22] B=_zz_CsrPlugin_csrMapping_readDataInit[22] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[22]
.cname CsrPlugin_csrMapping_readDataInit_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18772.8-18778.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[23] B=_zz_CsrPlugin_csrMapping_readDataInit[23] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[23]
.cname CsrPlugin_csrMapping_readDataInit_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18727.8-18733.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[24] B=_zz_CsrPlugin_csrMapping_readDataInit[24] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[24]
.cname CsrPlugin_csrMapping_readDataInit_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18817.8-18823.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[26] B=_zz_CsrPlugin_csrMapping_readDataInit[26] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[26]
.cname CsrPlugin_csrMapping_readDataInit_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18736.8-18742.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[27] B=_zz_CsrPlugin_csrMapping_readDataInit[27] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[27]
.cname CsrPlugin_csrMapping_readDataInit_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18799.8-18805.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[29] B=_zz_CsrPlugin_csrMapping_readDataInit[29] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[29]
.cname CsrPlugin_csrMapping_readDataInit_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18826.8-18832.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mcause_exceptionCode[2] B=CsrPlugin_mtval[2] C=execute_CsrPlugin_csr_834 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_0_Z[2]
.cname CsrPlugin_csrMapping_readDataInit_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18754.8-18760.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[30] B=_zz_CsrPlugin_csrMapping_readDataInit[30] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[30]
.cname CsrPlugin_csrMapping_readDataInit_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18853.8-18859.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mie_MSIE B=CsrPlugin_mip_MSIP C=execute_CsrPlugin_csr_772 D=execute_CsrPlugin_csr_836 Z=CsrPlugin_csrMapping_readDataInit_0_Z[3]
.cname CsrPlugin_csrMapping_readDataInit_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19105.8-19111.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[4] B=_zz_CsrPlugin_csrMapping_readDataInit[4] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[4]
.cname CsrPlugin_csrMapping_readDataInit_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18763.8-18769.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[5] B=_zz_CsrPlugin_csrMapping_readDataInit[5] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[5]
.cname CsrPlugin_csrMapping_readDataInit_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18709.8-18715.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[6] B=_zz_CsrPlugin_csrMapping_readDataInit[6] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[6]
.cname CsrPlugin_csrMapping_readDataInit_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18862.8-18868.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mie_MTIE B=CsrPlugin_mstatus_MPIE C=execute_CsrPlugin_csr_768 D=execute_CsrPlugin_csr_772 Z=CsrPlugin_csrMapping_readDataInit_0_Z[7]
.cname CsrPlugin_csrMapping_readDataInit_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18961.8-18967.2"
.param INIT "0xEAC0"
.subckt LUT4 A=CsrPlugin_mtval[8] B=_zz_CsrPlugin_csrMapping_readDataInit[8] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[8]
.cname CsrPlugin_csrMapping_readDataInit_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18880.8-18886.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[9] B=_zz_CsrPlugin_csrMapping_readDataInit[9] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0_Z[9]
.cname CsrPlugin_csrMapping_readDataInit_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18790.8-18796.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mstatus_MPP[0] B=CsrPlugin_mtval[11] C=execute_CsrPlugin_csr_768 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_1_Z[11]
.cname CsrPlugin_csrMapping_readDataInit_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19078.8-19084.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[12] B=_zz_CsrPlugin_csrMapping_readDataInit[12] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_1_Z[12]
.cname CsrPlugin_csrMapping_readDataInit_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18952.8-18958.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mepc[1] B=_zz_CsrPlugin_csrMapping_readDataInit[1] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_1_Z[1]
.cname CsrPlugin_csrMapping_readDataInit_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18988.8-18994.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mepc[25] B=_zz_CsrPlugin_csrMapping_readDataInit[25] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_1_Z[25]
.cname CsrPlugin_csrMapping_readDataInit_1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18835.8-18841.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mcause_exceptionCode[3] B=CsrPlugin_mstatus_MIE C=execute_CsrPlugin_csr_768 D=execute_CsrPlugin_csr_834 Z=CsrPlugin_csrMapping_readDataInit_1_Z[3]
.cname CsrPlugin_csrMapping_readDataInit_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19114.8-19120.2"
.param INIT "0xEAC0"
.subckt LUT4 A=CsrPlugin_mepc[7] B=CsrPlugin_mtval[7] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_1_Z[7]
.cname CsrPlugin_csrMapping_readDataInit_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18970.8-18976.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mepc[11] B=_zz_CsrPlugin_csrMapping_readDataInit[11] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_2[11]
.cname CsrPlugin_csrMapping_readDataInit_2_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19087.8-19093.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mepc[3] B=CsrPlugin_mtval[3] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_2[3]
.cname CsrPlugin_csrMapping_readDataInit_2_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19123.8-19129.2"
.param INIT "0xECA0"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[22] A1=_zz_execute_SRC1[22] B0=_zz_execute_SRC1[22] B1=_zz_execute_SRC2_5[22] C0=_zz_execute_SRC2_5[22] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_772
.cname CsrPlugin_csrMapping_readDataInit_RNI01684[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6492.11-6503.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[2] A1=_zz_execute_SRC1[2] B0=_zz_execute_SRC1[2] B1=_zz_execute_SRC2_5_2 C0=_zz_execute_SRC2_5_2 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_752
.cname CsrPlugin_csrMapping_readDataInit_RNI0EI54[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6702.11-6713.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_776 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[26] Z=_zz_decode_RS2[26]
.cname CsrPlugin_csrMapping_readDataInit_RNI0NIR5[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12267.8-12273.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_759 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[9] Z=_zz_decode_RS2[9]
.cname CsrPlugin_csrMapping_readDataInit_RNI10L26[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12299.8-12305.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[27] A1=_zz_execute_SRC1[27] B0=_zz_execute_SRC1[27] B1=_zz_execute_SRC2_5[27] C0=_zz_execute_SRC2_5[27] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_777
.cname CsrPlugin_csrMapping_readDataInit_RNI13784[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6417.11-6428.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[13] A1=_zz_execute_SRC1[13] B0=_zz_execute_SRC1[13] B1=_zz_execute_SRC2_5[13] C0=_zz_execute_SRC2_5[13] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_763
.cname CsrPlugin_csrMapping_readDataInit_RNI258L4[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6267.11-6278.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_772 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[22] Z=_zz_decode_RS2[22]
.cname CsrPlugin_csrMapping_readDataInit_RNI2KDR5[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12235.8-12241.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_770 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[20] Z=_zz_decode_RS2[20]
.cname CsrPlugin_csrMapping_readDataInit_RNI30OF6[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12219.8-12225.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_769 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[19] Z=_zz_decode_RS2[19]
.cname CsrPlugin_csrMapping_readDataInit_RNI3NEQ5[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12211.8-12217.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_758 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[8] Z=_zz_decode_RS2[8]
.cname CsrPlugin_csrMapping_readDataInit_RNI4VKQ5[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12307.8-12313.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_763 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[13] Z=_zz_decode_RS2[13]
.cname CsrPlugin_csrMapping_readDataInit_RNI5PE76[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12347.8-12353.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_767 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[17] Z=_zz_decode_RS2[17]
.cname CsrPlugin_csrMapping_readDataInit_RNI5SJ76[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12195.8-12201.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[7] A1=_zz_execute_SRC1[7] B0=_zz_execute_SRC1[7] B1=_zz_execute_SRC2_5[7] C0=_zz_execute_SRC2_5[7] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_757
.cname CsrPlugin_csrMapping_readDataInit_RNI5T6J4[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6342.11-6353.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[1] B=_zz_execute_SRC1[1] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[1]
.cname CsrPlugin_csrMapping_readDataInit_RNI686K[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12750.8-12756.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[12] B=_zz_execute_SRC1[12] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[12]
.cname CsrPlugin_csrMapping_readDataInit_RNI6A341[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12798.8-12804.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[3] B=_zz_execute_SRC1[3] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[3]
.cname CsrPlugin_csrMapping_readDataInit_RNI6C0Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12766.8-12772.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[20] B=_zz_execute_SRC1[20] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[20]
.cname CsrPlugin_csrMapping_readDataInit_RNI6UPS[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13989.8-13995.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[23] A1=_zz_execute_SRC1[23] B0=_zz_execute_SRC1[23] B1=_zz_execute_SRC2_5[23] C0=_zz_execute_SRC2_5[23] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_773
.cname CsrPlugin_csrMapping_readDataInit_RNI78684[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6477.11-6488.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_755 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[5] Z=_zz_decode_RS2[5]
.cname CsrPlugin_csrMapping_readDataInit_RNI7VHQ5[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12331.8-12337.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[21] B=_zz_execute_SRC1[21] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[21]
.cname CsrPlugin_csrMapping_readDataInit_RNI80QS[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13997.8-14003.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[4] B=_zz_execute_SRC1[4] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[4]
.cname CsrPlugin_csrMapping_readDataInit_RNI8E0Q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12774.8-12780.2"
.param INIT "0x2ECC"
.subckt LUT4 A=N_777 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[27] Z=_zz_decode_RS2[27]
.cname CsrPlugin_csrMapping_readDataInit_RNI92LR5[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12275.8-12281.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[9] A1=_zz_execute_SRC1[9] B0=_zz_execute_SRC1[9] B1=_zz_execute_SRC2_5[9] C0=_zz_execute_SRC2_5[9] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_759
.cname CsrPlugin_csrMapping_readDataInit_RNI935R4[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6372.11-6383.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[22] B=_zz_execute_SRC1[22] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[22]
.cname CsrPlugin_csrMapping_readDataInit_RNIA2QS[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14005.8-14011.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[30] B=_zz_execute_SRC1[30] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[30]
.cname CsrPlugin_csrMapping_readDataInit_RNIAEDU[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14061.8-14067.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[30] A1=_zz_execute_SRC1[30] B0=_zz_execute_SRC1[30] B1=_zz_execute_SRC2_5_30 C0=_zz_execute_SRC2_5_30 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_780
.cname CsrPlugin_csrMapping_readDataInit_RNIBNNJ4[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6387.11-6398.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_773 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[23] Z=_zz_decode_RS2[23]
.cname CsrPlugin_csrMapping_readDataInit_RNIBVFR5[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12243.8-12249.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[23] B=_zz_execute_SRC1[23] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[23]
.cname CsrPlugin_csrMapping_readDataInit_RNIC4QS[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14013.8-14019.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[3] A1=_zz_execute_SRC1[3] B0=_zz_execute_SRC1[3] B1=_zz_execute_SRC2_5_3 C0=_zz_execute_SRC2_5_3 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_753
.cname CsrPlugin_csrMapping_readDataInit_RNID54U4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6717.11-6728.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[29] A1=_zz_execute_SRC1[29] B0=_zz_execute_SRC1[29] B1=_zz_execute_SRC2_5_29 C0=_zz_execute_SRC2_5_29 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_779
.cname CsrPlugin_csrMapping_readDataInit_RNIDGNR4[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6402.11-6413.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_754 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[4] Z=_zz_decode_RS2[4]
.cname CsrPlugin_csrMapping_readDataInit_RNIE1RV5[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11850.8-11856.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[15] B=_zz_execute_SRC1[15] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[15]
.cname CsrPlugin_csrMapping_readDataInit_RNIE4OS[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13957.8-13963.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[8] A1=_zz_execute_SRC1[8] B0=_zz_execute_SRC1[8] B1=_zz_execute_SRC2_5[8] C0=_zz_execute_SRC2_5[8] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_758
.cname CsrPlugin_csrMapping_readDataInit_RNIE67J4[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6357.11-6368.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[24] B=_zz_execute_SRC1[24] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[24]
.cname CsrPlugin_csrMapping_readDataInit_RNIE6QS[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14021.8-14027.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_1 B=_zz_execute_SRC1[11] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[11]
.cname CsrPlugin_csrMapping_readDataInit_RNIEEF01[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12790.8-12796.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[24] A1=_zz_execute_SRC1[24] B0=_zz_execute_SRC1[24] B1=_zz_execute_SRC2_5_24 C0=_zz_execute_SRC2_5_24 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_774
.cname CsrPlugin_csrMapping_readDataInit_RNIEF684[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6462.11-6473.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_751 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[1] Z=_zz_decode_RS2[1]
.cname CsrPlugin_csrMapping_readDataInit_RNIFEG76[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11874.8-11880.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[16] B=_zz_execute_SRC1[16] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[16]
.cname CsrPlugin_csrMapping_readDataInit_RNIG6OS[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13965.8-13971.2"
.param INIT "0x2ECC"
.subckt LUT4 A=N_756 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[6] Z=_zz_decode_RS2[6]
.cname CsrPlugin_csrMapping_readDataInit_RNIG8IQ5[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12323.8-12329.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[25] B=_zz_execute_SRC1[25] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[25]
.cname CsrPlugin_csrMapping_readDataInit_RNIG8QS[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14029.8-14035.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[15] A1=_zz_execute_SRC1[15] B0=_zz_execute_SRC1[15] B1=_zz_execute_SRC2_5_15 C0=_zz_execute_SRC2_5_15 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_765
.cname CsrPlugin_csrMapping_readDataInit_RNIGH8L4[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6282.11-6293.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_752 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[2] Z=_zz_decode_RS2[2]
.cname CsrPlugin_csrMapping_readDataInit_RNIGQPC5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11866.8-11872.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_774 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[24] Z=_zz_decode_RS2[24]
.cname CsrPlugin_csrMapping_readDataInit_RNII6GR5[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12251.8-12257.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[17] B=_zz_execute_SRC1[17] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[17]
.cname CsrPlugin_csrMapping_readDataInit_RNII8OS[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13973.8-13979.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[5] B=_zz_execute_SRC1[5] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[5]
.cname CsrPlugin_csrMapping_readDataInit_RNIIJNV[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13917.8-13923.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[5] A1=_zz_execute_SRC1[5] B0=_zz_execute_SRC1[5] B1=_zz_execute_SRC2_5[5] C0=_zz_execute_SRC2_5[5] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_755
.cname CsrPlugin_csrMapping_readDataInit_RNIJA6J4[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6312.11-6323.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[6] B=_zz_execute_SRC1[6] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[6]
.cname CsrPlugin_csrMapping_readDataInit_RNIKLNV[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13925.8-13931.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[26] B=_zz_execute_SRC1[26] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[26]
.cname CsrPlugin_csrMapping_readDataInit_RNIKMBU[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14037.8-14043.2"
.param INIT "0x2ECC"
.subckt LUT4 A=N_765 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[15] Z=_zz_decode_RS2[15]
.cname CsrPlugin_csrMapping_readDataInit_RNIL9H76[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12339.8-12345.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[2] B=_zz_execute_SRC1[2] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[2]
.cname CsrPlugin_csrMapping_readDataInit_RNILCBK[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12758.8-12764.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[12] A1=_zz_execute_SRC1[12] B0=_zz_execute_SRC1[12] B1=_zz_execute_SRC2_5[12] C0=_zz_execute_SRC2_5[12] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_762
.cname CsrPlugin_csrMapping_readDataInit_RNILP5T4[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6252.11-6263.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_780 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[30] Z=_zz_decode_RS2[30]
.cname CsrPlugin_csrMapping_readDataInit_RNILQ776[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12291.8-12297.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[25] A1=_zz_execute_SRC1[25] B0=_zz_execute_SRC1[25] B1=_zz_execute_SRC2_5_25 C0=_zz_execute_SRC2_5_25 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_775
.cname CsrPlugin_csrMapping_readDataInit_RNILRBT4[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6447.11-6458.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_762 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[12] Z=_zz_decode_RS2[12]
.cname CsrPlugin_csrMapping_readDataInit_RNIM9AF6[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12355.8-12361.2"
.param INIT "0x2E22"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[19] B=_zz_execute_SRC1[19] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[19]
.cname CsrPlugin_csrMapping_readDataInit_RNIMCOS[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13981.8-13987.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[7] B=_zz_execute_SRC1[7] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[7]
.cname CsrPlugin_csrMapping_readDataInit_RNIMNNV[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12782.8-12788.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[27] B=_zz_execute_SRC1[27] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[27]
.cname CsrPlugin_csrMapping_readDataInit_RNIMOBU[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14045.8-14051.2"
.param INIT "0x2ECC"
.subckt LUT4 A=N_779 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[29] Z=_zz_decode_RS2[29]
.cname CsrPlugin_csrMapping_readDataInit_RNINJ7F6[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12283.8-12289.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[16] A1=_zz_execute_SRC1[16] B0=_zz_execute_SRC1[16] B1=_zz_execute_SRC2_5[16] C0=_zz_execute_SRC2_5[16] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_766
.cname CsrPlugin_csrMapping_readDataInit_RNINO8L4[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6582.11-6593.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[8] B=_zz_execute_SRC1[8] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[8]
.cname CsrPlugin_csrMapping_readDataInit_RNIOPNV[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13933.8-13939.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[21] A1=_zz_execute_SRC1[21] B0=_zz_execute_SRC1[21] B1=_zz_execute_SRC2_5[21] C0=_zz_execute_SRC2_5[21] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_771
.cname CsrPlugin_csrMapping_readDataInit_RNIPP584[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6507.11-6518.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[19] A1=_zz_execute_SRC1[19] B0=_zz_execute_SRC1[19] B1=_zz_execute_SRC2_5[19] C0=_zz_execute_SRC2_5[19] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_769
.cname CsrPlugin_csrMapping_readDataInit_RNIQM184[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6537.11-6548.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[26] A1=_zz_execute_SRC1[26] B0=_zz_execute_SRC1[26] B1=_zz_execute_SRC2_5[26] C0=_zz_execute_SRC2_5[26] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_776
.cname CsrPlugin_csrMapping_readDataInit_RNIQR684[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6432.11-6443.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[9] B=_zz_execute_SRC1[9] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[9]
.cname CsrPlugin_csrMapping_readDataInit_RNIQRNV[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13941.8-13947.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[29] B=_zz_execute_SRC1[29] C=decode_to_execute_INSTRUCTION_12 D=decode_to_execute_INSTRUCTION_13 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[29]
.cname CsrPlugin_csrMapping_readDataInit_RNIQSBU[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14053.8-14059.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[20] A1=_zz_execute_SRC1[20] B0=_zz_execute_SRC1[20] B1=_zz_execute_SRC2_5[20] C0=_zz_execute_SRC2_5[20] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_770
.cname CsrPlugin_csrMapping_readDataInit_RNIQVAT4[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6522.11-6533.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_771 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[21] Z=_zz_decode_RS2[21]
.cname CsrPlugin_csrMapping_readDataInit_RNIRCDR5[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12227.8-12233.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_757 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[7] Z=_zz_decode_RS2[7]
.cname CsrPlugin_csrMapping_readDataInit_RNIRLKQ5[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12315.8-12321.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_775 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[25] Z=_zz_decode_RS2[25]
.cname CsrPlugin_csrMapping_readDataInit_RNIRMNG6[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12259.8-12265.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_766 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[16] Z=_zz_decode_RS2[16]
.cname CsrPlugin_csrMapping_readDataInit_RNISGH76[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12187.8-12193.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[4] A1=_zz_execute_SRC1[4] B0=_zz_execute_SRC1[4] B1=_zz_execute_SRC2_5_4 C0=_zz_execute_SRC2_5_4 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_754
.cname CsrPlugin_csrMapping_readDataInit_RNISGHO4[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6732.11-6743.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[6] A1=_zz_execute_SRC1[6] B0=_zz_execute_SRC1[6] B1=_zz_execute_SRC2_5[6] C0=_zz_execute_SRC2_5[6] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_756
.cname CsrPlugin_csrMapping_readDataInit_RNISJ6J4[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6327.11-6338.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[17] A1=_zz_execute_SRC1[17] B0=_zz_execute_SRC1[17] B1=_zz_execute_SRC2_5[17] C0=_zz_execute_SRC2_5[17] C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_767
.cname CsrPlugin_csrMapping_readDataInit_RNIUV8L4[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6567.11-6578.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[1] A1=_zz_execute_SRC1[1] B0=_zz_execute_SRC1[1] B1=_zz_execute_SRC2_5_1 C0=_zz_execute_SRC2_5_1 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_751
.cname CsrPlugin_csrMapping_readDataInit_RNIV1905[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6687.11-6698.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_753 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[3] Z=_zz_decode_RS2[3]
.cname CsrPlugin_csrMapping_readDataInit_RNIVLD56[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11858.8-11864.2"
.param INIT "0x2E22"
.subckt WIDEFN9 A0=decode_to_execute_SRC1_CTRL[0] A1=CsrPlugin_csrMapping_readDataInit[13] B0=decode_to_execute_SRC1_CTRL[1] B1=_zz_execute_SRC1[13] C0=dsp_join_kb_11[6] C1=decode_to_execute_INSTRUCTION_12 D0=GND_0 D1=GND_0 SEL=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[13]
.cname CsrPlugin_csrMapping_readDataInit_RNIVSDJ1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6297.11-6308.2"
.param INIT0 "0x1010"
.param INIT1 "0x2e2e"
.subckt LUT4 A=CsrPlugin_mepc[12] B=CsrPlugin_csrMapping_readDataInit_0_Z[12] C=CsrPlugin_csrMapping_readDataInit_1_Z[12] D=execute_CsrPlugin_csr_833 Z=CsrPlugin_csrMapping_readDataInit[12]
.cname CsrPlugin_csrMapping_readDataInit_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16389.8-16395.2"
.param INIT "0xFEFC"
.subckt LUT4 A=CsrPlugin_mepc[13] B=CsrPlugin_csrMapping_readDataInit_0_Z[13] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[13]
.cname CsrPlugin_csrMapping_readDataInit_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17669.8-17675.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[15] B=CsrPlugin_csrMapping_readDataInit_0_Z[15] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[15]
.cname CsrPlugin_csrMapping_readDataInit_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17768.8-17774.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[16] B=CsrPlugin_csrMapping_readDataInit_0_Z[16] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[16]
.cname CsrPlugin_csrMapping_readDataInit_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17759.8-17765.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[17] B=CsrPlugin_csrMapping_readDataInit_0_Z[17] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[17]
.cname CsrPlugin_csrMapping_readDataInit_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17885.8-17891.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[19] B=CsrPlugin_csrMapping_readDataInit_0_Z[19] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[19]
.cname CsrPlugin_csrMapping_readDataInit_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17876.8-17882.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0_Z[1] B=CsrPlugin_csrMapping_readDataInit_1_Z[1] C=_zz_CsrPlugin_csrMapping_readDataInit_1 D=execute_CsrPlugin_csr_4032 Z=CsrPlugin_csrMapping_readDataInit[1]
.cname CsrPlugin_csrMapping_readDataInit_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16497.8-16503.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mepc[20] B=CsrPlugin_csrMapping_readDataInit_0_Z[20] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[20]
.cname CsrPlugin_csrMapping_readDataInit_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17867.8-17873.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[21] B=CsrPlugin_csrMapping_readDataInit_0_Z[21] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[21]
.cname CsrPlugin_csrMapping_readDataInit_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17858.8-17864.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[22] B=CsrPlugin_csrMapping_readDataInit_0_Z[22] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[22]
.cname CsrPlugin_csrMapping_readDataInit_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17660.8-17666.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[23] B=CsrPlugin_csrMapping_readDataInit_0_Z[23] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[23]
.cname CsrPlugin_csrMapping_readDataInit_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17849.8-17855.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[24] B=CsrPlugin_csrMapping_readDataInit_0_Z[24] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[24]
.cname CsrPlugin_csrMapping_readDataInit_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17840.8-17846.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mtval[25] B=CsrPlugin_csrMapping_readDataInit_1_Z[25] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3264 Z=CsrPlugin_csrMapping_readDataInit[25]
.cname CsrPlugin_csrMapping_readDataInit_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17750.8-17756.2"
.param INIT "0xFFEC"
.subckt LUT4 A=CsrPlugin_mepc[26] B=CsrPlugin_csrMapping_readDataInit_0_Z[26] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[26]
.cname CsrPlugin_csrMapping_readDataInit_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17831.8-17837.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[27] B=CsrPlugin_csrMapping_readDataInit_0_Z[27] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[27]
.cname CsrPlugin_csrMapping_readDataInit_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17822.8-17828.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[29] B=CsrPlugin_csrMapping_readDataInit_0_Z[29] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[29]
.cname CsrPlugin_csrMapping_readDataInit_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17606.8-17612.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[2] B=CsrPlugin_csrMapping_readDataInit_0_Z[2] C=_zz_CsrPlugin_csrMapping_readDataInit_9[2] D=execute_CsrPlugin_csr_833 Z=CsrPlugin_csrMapping_readDataInit[2]
.cname CsrPlugin_csrMapping_readDataInit_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17678.8-17684.2"
.param INIT "0xFEFC"
.subckt LUT4 A=CsrPlugin_mepc[30] B=CsrPlugin_csrMapping_readDataInit_0_Z[30] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[30]
.cname CsrPlugin_csrMapping_readDataInit_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17615.8-17621.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0_Z[3] B=CsrPlugin_csrMapping_readDataInit_1_Z[3] C=CsrPlugin_csrMapping_readDataInit_2[3] D=_zz_CsrPlugin_csrMapping_readDataInit_9[3] Z=CsrPlugin_csrMapping_readDataInit[3]
.cname CsrPlugin_csrMapping_readDataInit_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16488.8-16494.2"
.param INIT "0xFFFE"
.subckt LUT4 A=CsrPlugin_mepc[4] B=CsrPlugin_csrMapping_readDataInit_0_Z[4] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[4]
.cname CsrPlugin_csrMapping_readDataInit_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17813.8-17819.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[5] B=CsrPlugin_csrMapping_readDataInit_0_Z[5] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[5]
.cname CsrPlugin_csrMapping_readDataInit_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17804.8-17810.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[6] B=CsrPlugin_csrMapping_readDataInit_0_Z[6] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[6]
.cname CsrPlugin_csrMapping_readDataInit_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17795.8-17801.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0_Z[7] B=CsrPlugin_csrMapping_readDataInit_1_Z[7] C=_zz_CsrPlugin_csrMapping_readDataInit[7] D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit[7]
.cname CsrPlugin_csrMapping_readDataInit_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16479.8-16485.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mepc[8] B=CsrPlugin_csrMapping_readDataInit_0_Z[8] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[8]
.cname CsrPlugin_csrMapping_readDataInit_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17786.8-17792.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_mepc[9] B=CsrPlugin_csrMapping_readDataInit_0_Z[9] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[9]
.cname CsrPlugin_csrMapping_readDataInit_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17777.8-17783.2"
.param INIT "0xECEC"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3 B=DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa C=DBusCachedPlugin_exceptionBus_valid_1z D=CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10324.8-10330.2"
.param INIT "0xEFEE"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=DBusCachedPlugin_exceptionBus_valid_1z C=CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0 D=memory_to_writeBack_MEMORY_WR Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9347.8-9353.2"
.param INIT "0xCD01"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv B=decode_arbitration_isStuckByOthers C=GND_0 D=GND_0 Z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8826.8-8832.2"
.param INIT "0x4444"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv B=CsrPlugin_exceptionPortCtrl_exceptionValids_execute C=decode_arbitration_isStuckByOthers D=execute_arbitration_isStuck_1z Z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8413.8-8419.2"
.param INIT "0xCC05"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory C=when_DBusCachedPlugin_l458_RNIASQQ_1z D=writeBack_arbitration_flushNext Z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10172.8-10178.2"
.param INIT "0x000E"
.subckt LUT4 A=CO1 B=DBusCachedPlugin_exceptionBus_valid_1z C=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_0 D=when_CsrPlugin_l1144 Z=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10109.8-10115.2"
.param INIT "0x0010"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z B=CsrPlugin_interrupt_valid C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=GND_0 Z=when_CsrPlugin_l985_i
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIO29U
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8727.8-8733.2"
.param INIT "0x8080"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z B=IBusCachedPlugin_iBusRsp_flush_0 C=decodeStage_hit_error_RNIVE5V_1z D=GND_0 Z=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIVN962
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8386.8-8392.2"
.param INIT "0xFDFD"
.subckt LUT4 A=un4__zz_when_7 B=un4__zz_when_2 C=memory_arbitration_isValid D=execute_to_memory_BRANCH_DO Z=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_0
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5889.8-5895.2"
.param INIT "0x0888"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode B=un4__zz_when_2 C=un4__zz_when_7 D=GND_0 Z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_m
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10549.8-10555.2"
.param INIT "0x4040"
.subckt LUT4 A=ANB2 B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_m C=when_CsrPlugin_l1144 D=writeBack_arbitration_flushNext Z=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9365.8-9371.2"
.param INIT "0xFFFE"
.subckt LUT4 A=ANB2 B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute C=when_CsrPlugin_l1144 D=writeBack_arbitration_flushNext Z=CsrPlugin_exceptionPortCtrl_exceptionValids_execute
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9947.8-9953.2"
.param INIT "0x0054"
.subckt WIDEFN9 A0=ANB2 A1=BranchPlugin_branchExceptionPort_valid_1z B0=CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1 B1=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory C0=execute_arbitration_isStuck_2 C1=writeBack_arbitration_flushNext D0=writeBack_arbitration_flushNext D1=GND_0 SEL=when_DBusCachedPlugin_l458_RNIASQQ_1z Z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_RNI216P5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7287.11-7298.2"
.param INIT0 "0x0004"
.param INIT1 "0x0e0e"
.subckt LUT4 A=CO1 B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute C=DBusCachedPlugin_exceptionBus_valid_1z D=when_CsrPlugin_l1144 Z=CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10163.8-10169.2"
.param INIT "0xFFFE"
.subckt LUT4 A=CO0 B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack C=DBusCachedPlugin_exceptionBus_valid_5_1z D=dataCache_1_io_cpu_writeBack_isValid_1z Z=CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack
.cname CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_f0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10828.8-10834.2"
.param INIT "0x5444"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack C=CsrPlugin_interrupt_valid D=CsrPlugin_pipelineLiberator_pcValids_2 Z=CsrPlugin_interruptJump_3
.cname CsrPlugin_interruptJump_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18916.8-18922.2"
.param INIT "0x1000"
.subckt LUT4 A=CsrPlugin_mstatus_MIE B=CsrPlugin_mip_MEIP C=CsrPlugin_mie_MEIE D=GND_0 Z=CsrPlugin_interrupt_code_0_sqmuxa_1z
.cname CsrPlugin_interrupt_code_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4584.8-4590.2"
.param INIT "0x8080"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute B=CsrPlugin_hadException C=CsrPlugin_interruptJump_3 D=un1_CsrPlugin_interrupt_valid21_1z Z=CsrPlugin_interrupt_valid_7_1z
.cname CsrPlugin_interrupt_valid_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15786.8-15792.2"
.param INIT "0x00EF"
.subckt LUT4 A=memory_to_writeBack_ENV_CTRL_0 B=memory_to_writeBack_INSTRUCTION_21 C=memory_to_writeBack_INSTRUCTION_22 D=writeBack_arbitration_isValid Z=CsrPlugin_jumpInterface_payload_0_sqmuxa
.cname CsrPlugin_jumpInterface_payload_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18538.8-18544.2"
.param INIT "0x8000"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=when_CsrPlugin_l1019_1z D=when_CsrPlugin_l1064 Z=CsrPlugin_jumpInterface_payload_1_sqmuxa
.cname CsrPlugin_jumpInterface_payload_1_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14130.8-14136.2"
.param INIT "0x1110"
.subckt LUT4 A=execute_CsrPlugin_csr_833 B=execute_CsrPlugin_writeEnable_1z C=when_CsrPlugin_l1019_1z D=GND_0 Z=CsrPlugin_mepc_1_sqmuxa_i_1z
.cname CsrPlugin_mepc_1_sqmuxa_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10801.8-10807.2"
.param INIT "0xF8F8"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[1] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=GND_0 Z=CsrPlugin_mepc_7[1]
.cname CsrPlugin_mepc_7_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11158.8-11164.2"
.param INIT "0x8080"
.subckt LUT4 A=decode_to_execute_CSR_WRITE_OPCODE B=execute_CsrPlugin_csr_772 C=execute_arbitration_isStuck_1z D=when_CsrPlugin_l1180 Z=CsrPlugin_mie_MSIE_0_sqmuxa_1z
.cname CsrPlugin_mie_MSIE_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11919.8-11925.2"
.param INIT "0x0800"
.subckt LUT4 A=decode_to_execute_CSR_WRITE_OPCODE B=execute_CsrPlugin_csr_768 C=execute_arbitration_isStuck_1z D=when_CsrPlugin_l1180 Z=CsrPlugin_mstatus_MIE_0_sqmuxa
.cname CsrPlugin_mstatus_MIE_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13118.8-13124.2"
.param INIT "0x0800"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_0_sqmuxa B=CsrPlugin_mstatus_MIE_0_sqmuxa C=CsrPlugin_mstatus_MPIE D=_zz_CsrPlugin_csrMapping_writeDataSignal[3] Z=CsrPlugin_mstatus_MIE_10
.cname CsrPlugin_mstatus_MIE_10_u
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10819.8-10825.2"
.param INIT "0xE4A0"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_0_sqmuxa B=CsrPlugin_mstatus_MIE_0_sqmuxa C=when_CsrPlugin_l1019_1z D=GND_0 Z=CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z
.cname CsrPlugin_mstatus_MIE_2_sqmuxa_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10792.8-10798.2"
.param INIT "0xFEFE"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_0_sqmuxa B=CsrPlugin_mstatus_MIE C=CsrPlugin_mstatus_MIE_0_sqmuxa D=_zz_CsrPlugin_csrMapping_writeDataSignal[7] Z=CsrPlugin_mstatus_MPIE_10
.cname CsrPlugin_mstatus_MPIE_10_u
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10837.8-10843.2"
.param INIT "0xFEAE"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_0_sqmuxa B=CsrPlugin_mstatus_MIE_0_sqmuxa C=_zz_CsrPlugin_csrMapping_writeDataSignal[11] D=GND_0 Z=CsrPlugin_mstatus_MPP_10_iv_i[0]
.cname CsrPlugin_mstatus_MPP_10_iv_i_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10486.8-10492.2"
.param INIT "0x5151"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_0_sqmuxa B=CsrPlugin_mstatus_MIE_0_sqmuxa C=_zz_CsrPlugin_csrMapping_writeDataSignal[12] D=GND_0 Z=CsrPlugin_mstatus_MPP_10_iv_i[1]
.cname CsrPlugin_mstatus_MPP_10_iv_i_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10495.8-10501.2"
.param INIT "0x5151"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z B=CsrPlugin_interrupt_valid C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=execute_arbitration_isStuck_1z Z=CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z
.cname CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8404.8-8410.2"
.param INIT "0x7FFF"
.subckt LUT4 A=dataCache_1_io_cpu_redo B=dataCache_1_io_cpu_writeBack_accessError C=dataCache_1_io_cpu_writeBack_isValid_1z D=dataCache_1_io_cpu_writeBack_unalignedAccess Z=DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa
.cname DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11806.8-11812.2"
.param INIT "0x0040"
.subckt LUT4 A=dataCache_1_io_cpu_redo B=dataCache_1_io_cpu_writeBack_accessError C=dataCache_1_io_cpu_writeBack_isValid_1z D=dataCache_1_io_cpu_writeBack_unalignedAccess Z=DBusCachedPlugin_exceptionBus_valid_1z
.cname DBusCachedPlugin_exceptionBus_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12116.8-12122.2"
.param INIT "0x5040"
.subckt LUT4 A=dataCache_1_io_cpu_redo B=dataCache_1_io_cpu_writeBack_accessError C=dataCache_1_io_cpu_writeBack_unalignedAccess D=GND_0 Z=DBusCachedPlugin_exceptionBus_valid_5_1z
.cname DBusCachedPlugin_exceptionBus_valid_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13415.8-13421.2"
.param INIT "0x5454"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3037 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[16] Z=DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11194.8-11200.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3293 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[24] Z=DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI359V1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11239.8-11245.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3421 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[28] Z=N_3422
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI37922
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11185.8-11191.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2909 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[12] Z=N_2910
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI4UM32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11365.8-11371.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3069 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[17] Z=DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11302.8-11308.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2749 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[7] Z=N_2750
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI7A4E2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11410.8-11416.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3165 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[20] Z=DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11311.8-11317.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3197 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[21] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11212.8-11218.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2589 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[2] Z=N_2590
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIB0DL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11455.8-11461.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2781 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[8] Z=N_2782
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIFPE22
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11401.8-11407.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2621 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[3] Z=N_2622
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIG5DL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11446.8-11452.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2941 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[13] Z=N_2942
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIHV3P1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11356.8-11362.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3101 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[18] Z=N_3102
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIJ8732
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11176.8-11182.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2845 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[10] Z=N_2846
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIJHF02
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11383.8-11389.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3325 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[25] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIKN822
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11320.8-11326.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2653 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[4] Z=N_2654
.cname DBusCachedPlugin_exceptionBus_valid_5_RNILADL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11437.8-11443.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3133 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[19] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIOD732
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11203.8-11209.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2973 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[14] Z=N_2974
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIOGLQ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11347.8-11353.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2877 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[11] Z=N_2878
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIOMF02
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11374.8-11380.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3229 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[22] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11221.8-11227.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3357 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[26] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIPS822
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11248.8-11254.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2813 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[9] Z=N_2814
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIPTD12
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11392.8-11398.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2685 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[5] Z=N_2686
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIQFDL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11428.8-11434.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3005 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[15] Z=N_3006
.cname DBusCachedPlugin_exceptionBus_valid_5_RNITLLQ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11338.8-11344.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3389 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[27] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIU1922
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11329.8-11335.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_3261 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[23] Z=DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11230.8-11236.2"
.param INIT "0xEC4C"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=CO1 C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=writeBack_arbitration_flushNext
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIV2GO1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5664.8-5670.2"
.param INIT "0xECCC"
.subckt LUT4 A=DBusCachedPlugin_exceptionBus_valid_5_1z B=N_2717 C=dataCache_1_io_cpu_writeBack_isValid_1z D=memory_to_writeBack_REGFILE_WRITE_DATA[6] Z=N_2718
.cname DBusCachedPlugin_exceptionBus_valid_5_RNIVKDL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11419.8-11425.2"
.param INIT "0xEC4C"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=DBusCachedPlugin_exceptionBus_valid_1z C=N_2541 D=memory_to_writeBack_REGFILE_WRITE_DATA[0] Z=N_2537_i
.cname DBusCachedPlugin_exceptionBus_valid_RNIRH6B1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10064.8-10070.2"
.param INIT "0xCD01"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=DBusCachedPlugin_exceptionBus_valid_1z C=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_29_157_1 D=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z
.cname DBusCachedPlugin_exceptionBus_valid_RNIUK6B1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21337.8-21343.2"
.param INIT "0xEF23"
.subckt LUT4 A=io_cpu_redo_0_sqmuxa_1 B=loader_valid_regNext C=dataCache_1_io_cpu_execute_refilling D=dataCache_1_io_cpu_writeBack_isValid_1z Z=CO0
.cname DBusCachedPlugin_redoBranch_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15141.8-15147.2"
.param INIT "0xBA00"
.subckt VLO Z=GND_0
.cname GND_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22971.7-22973.2"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[3] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] C=GND_0 D=GND_0 Z=HazardSimplePlugin_addr0Match_3
.cname HazardSimplePlugin_addr0Match_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20801.8-20807.2"
.param INIT "0x6666"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[0] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] C=GND_0 D=GND_0 Z=HazardSimplePlugin_addr1Match_0
.cname HazardSimplePlugin_addr1Match_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20387.8-20393.2"
.param INIT "0x6666"
.subckt LUT4 A=when_HazardSimplePlugin_l48_1_NE B=execute_to_memory_BYPASSABLE_MEMORY_STAGE C=memory_arbitration_isValid D=execute_to_memory_REGFILE_WRITE_VALID Z=HazardSimplePlugin_src0Hazard_0_sqmuxa
.cname HazardSimplePlugin_src0Hazard_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21886.8-21892.2"
.param INIT "0x1000"
.subckt LUT4 A=HazardSimplePlugin_src0Hazard_0_sqmuxa B=decode_to_execute_BYPASSABLE_EXECUTE_STAGE C=when_HazardSimplePlugin_l48_2_NE D=when_HazardSimplePlugin_l57_2_1z Z=HazardSimplePlugin_src0Hazard_f1
.cname HazardSimplePlugin_src0Hazard_f1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14508.8-14514.2"
.param INIT "0xABAA"
.subckt LUT4 A=when_HazardSimplePlugin_l51_1_NE B=execute_to_memory_BYPASSABLE_MEMORY_STAGE C=memory_arbitration_isValid D=execute_to_memory_REGFILE_WRITE_VALID Z=HazardSimplePlugin_src1Hazard_0_sqmuxa
.cname HazardSimplePlugin_src1Hazard_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21895.8-21901.2"
.param INIT "0x1000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=HazardSimplePlugin_src1Hazard_f0_0
.cname HazardSimplePlugin_src1Hazard_f0_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19285.8-19291.2"
.param INIT "0x1050"
.subckt LUT4 A=HazardSimplePlugin_src1Hazard_0_sqmuxa B=decode_to_execute_BYPASSABLE_EXECUTE_STAGE C=when_HazardSimplePlugin_l51_2_NE D=when_HazardSimplePlugin_l57_2_1z Z=HazardSimplePlugin_src1Hazard_f1
.cname HazardSimplePlugin_src1Hazard_f1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14517.8-14523.2"
.param INIT "0xABAA"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=GND_0 D=GND_0 Z=IBusCachedPlugin_cache_io_flush_1
.cname IBusCachedPlugin_cache_io_flush_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21188.8-21194.2"
.param INIT "0x1111"
.subckt LUT4 A=IBusCachedPlugin_cache_io_flush_1 B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[3] D=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z Z=IBusCachedPlugin_cache_io_flush
.cname IBusCachedPlugin_cache_io_flush_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15429.8-15435.2"
.param INIT "0x8000"
.subckt LUT4 A=decodeStage_hit_valid B=IBusCachedPlugin_cache_io_cpu_decode_error C=IBusCachedPlugin_injector_nextPcCalc_valids_1 D=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid Z=IBusCachedPlugin_decodeExceptionPort_valid_1z
.cname IBusCachedPlugin_decodeExceptionPort_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17106.8-17112.2"
.param INIT "0x8000"
.subckt LUT4 A=un10__zz__zz_decode_IS_RS2_SIGNED_10 B=dsp_join_kb_2_0 C=dsp_join_kb_4[1] D=dsp_join_kb_18[0] Z=IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z
.cname IBusCachedPlugin_decodePrediction_cmd_hadBranch
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14157.8-14163.2"
.param INIT "0x0091"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv B=CsrPlugin_exceptionPortCtrl_exceptionValids_execute C=IBusCachedPlugin_fetchPc_output_fire_1_6 D=IBusCachedPlugin_fetchPc_output_fire_1_7 Z=IBusCachedPlugin_fetchPc_output_fire_1_1z
.cname IBusCachedPlugin_fetchPc_output_fire_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8431.8-8437.2"
.param INIT "0x2000"
.subckt LUT4 A=_zz_when_InstructionCache_l342 B=lineLoader_flushPending C=lineLoader_valid D=IBusCachedPlugin_fetchPc_booted Z=IBusCachedPlugin_fetchPc_output_fire_1_4_1
.cname IBusCachedPlugin_fetchPc_output_fire_1_4_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21292.8-21298.2"
.param INIT "0x0200"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_output_fire_1_4_1 B=when_CsrPlugin_l1019_1z C=when_CsrPlugin_l1064 D=dsp_split_kb_29 Z=IBusCachedPlugin_fetchPc_output_fire_1_4
.cname IBusCachedPlugin_fetchPc_output_fire_1_4_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21301.8-21307.2"
.param INIT "0x0200"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_output_fire_1_4 B=IBusCachedPlugin_cache_io_flush C=decodeStage_hit_error_RNIVE5V_1z D=GND_0 Z=IBusCachedPlugin_fetchPc_output_fire_1_6
.cname IBusCachedPlugin_fetchPc_output_fire_1_6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10154.8-10160.2"
.param INIT "0x2020"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory C=CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack D=writeBack_arbitration_flushNext Z=IBusCachedPlugin_fetchPc_output_fire_1_7
.cname IBusCachedPlugin_fetchPc_output_fire_1_7_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10477.8-10483.2"
.param INIT "0x0F01"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_1_sqmuxa B=decodeStage_hit_error_RNIVE5V_1z C=GND_0 D=GND_0 Z=IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i
.cname IBusCachedPlugin_fetchPc_pc_1_sqmuxa_RNIO3L81
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9275.8-9281.2"
.param INIT "0xDDDD"
.subckt LUT4 A=un6_IBusCachedPlugin_jump_pcLoad_valid_1 B=IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=when_IBusCachedPlugin_l250 Z=IBusCachedPlugin_fetchPc_pc_1_sqmuxa
.cname IBusCachedPlugin_fetchPc_pc_1_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11815.8-11821.2"
.param INIT "0x002A"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[10] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[10] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1010
.cname IBusCachedPlugin_fetchPc_pc_6_iv[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21499.8-21505.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[11] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[11] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1011
.cname IBusCachedPlugin_fetchPc_pc_6_iv[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21445.8-21451.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_4[12] C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=GND_0 Z=N_5211
.cname IBusCachedPlugin_fetchPc_pc_6_iv[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9293.8-9299.2"
.param INIT "0xECEC"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_4[13] C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=GND_0 Z=N_1013
.cname IBusCachedPlugin_fetchPc_pc_6_iv[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9302.8-9308.2"
.param INIT "0xECEC"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_4[14] C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=GND_0 Z=N_1014
.cname IBusCachedPlugin_fetchPc_pc_6_iv[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9311.8-9317.2"
.param INIT "0xECEC"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_4[15] C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=GND_0 Z=N_1015
.cname IBusCachedPlugin_fetchPc_pc_6_iv[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9329.8-9335.2"
.param INIT "0xECEC"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[16] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[16] C=IBusCachedPlugin_predictionJumpInterface_payload[16] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_5212
.cname IBusCachedPlugin_fetchPc_pc_6_iv[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10055.8-10061.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[17] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[17] C=IBusCachedPlugin_predictionJumpInterface_payload[17] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1017
.cname IBusCachedPlugin_fetchPc_pc_6_iv[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9920.8-9926.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[18] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[18] C=IBusCachedPlugin_predictionJumpInterface_payload[18] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1018
.cname IBusCachedPlugin_fetchPc_pc_6_iv[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10046.8-10052.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[19] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[19] C=IBusCachedPlugin_predictionJumpInterface_payload[19] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1019
.cname IBusCachedPlugin_fetchPc_pc_6_iv[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9956.8-9962.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[20] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[20] C=IBusCachedPlugin_predictionJumpInterface_payload[20] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_5213
.cname IBusCachedPlugin_fetchPc_pc_6_iv[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10028.8-10034.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[21] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[21] C=IBusCachedPlugin_predictionJumpInterface_payload[21] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1021
.cname IBusCachedPlugin_fetchPc_pc_6_iv[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10037.8-10043.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[22] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[22] C=IBusCachedPlugin_predictionJumpInterface_payload[22] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1022
.cname IBusCachedPlugin_fetchPc_pc_6_iv[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10019.8-10025.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[23] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[23] C=IBusCachedPlugin_predictionJumpInterface_payload[23] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1023
.cname IBusCachedPlugin_fetchPc_pc_6_iv[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9965.8-9971.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[24] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[24] C=IBusCachedPlugin_predictionJumpInterface_payload[24] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_5214
.cname IBusCachedPlugin_fetchPc_pc_6_iv[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9974.8-9980.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[25] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[25] C=IBusCachedPlugin_predictionJumpInterface_payload[25] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1025
.cname IBusCachedPlugin_fetchPc_pc_6_iv[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9929.8-9935.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[26] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[26] C=IBusCachedPlugin_predictionJumpInterface_payload[26] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=N_1026
.cname IBusCachedPlugin_fetchPc_pc_6_iv[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10001.8-10007.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[27] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[27] C=IBusCachedPlugin_fetchPc_pc_0_sqmuxa D=dsp_join_kb_7[16] Z=N_1027
.cname IBusCachedPlugin_fetchPc_pc_6_iv[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10010.8-10016.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[28] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[28] C=IBusCachedPlugin_fetchPc_pc_0_sqmuxa D=dsp_join_kb_7[17] Z=N_5215
.cname IBusCachedPlugin_fetchPc_pc_6_iv[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9992.8-9998.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[29] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[29] C=IBusCachedPlugin_fetchPc_pc_0_sqmuxa D=dsp_join_kb_7[18] Z=N_1029
.cname IBusCachedPlugin_fetchPc_pc_6_iv[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9902.8-9908.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[2] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[2] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=dsp_split_kb_38
.cname IBusCachedPlugin_fetchPc_pc_6_iv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21463.8-21469.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[30] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[30] C=IBusCachedPlugin_fetchPc_pc_0_sqmuxa D=dsp_join_kb_7[19] Z=N_1030
.cname IBusCachedPlugin_fetchPc_pc_6_iv[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9983.8-9989.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[31] B=IBusCachedPlugin_fetchPc_pc_6_iv_4[31] C=IBusCachedPlugin_fetchPc_pc_0_sqmuxa D=dsp_join_kb_8[9] Z=N_1031
.cname IBusCachedPlugin_fetchPc_pc_6_iv[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9911.8-9917.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[3] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[3] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1003
.cname IBusCachedPlugin_fetchPc_pc_6_iv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21373.8-21379.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[4] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[4] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_5209
.cname IBusCachedPlugin_fetchPc_pc_6_iv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21355.8-21361.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[5] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[5] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1005
.cname IBusCachedPlugin_fetchPc_pc_6_iv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21481.8-21487.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[6] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[6] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1006
.cname IBusCachedPlugin_fetchPc_pc_6_iv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21391.8-21397.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[7] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[7] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1007
.cname IBusCachedPlugin_fetchPc_pc_6_iv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21517.8-21523.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[8] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[8] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_5210
.cname IBusCachedPlugin_fetchPc_pc_6_iv[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21409.8-21415.2"
.param INIT "0xFBF3"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 B=IBusCachedPlugin_fetchPc_pc_6_iv_1[9] C=IBusCachedPlugin_fetchPc_pc_6_iv_2[9] D=IBusCachedPlugin_fetchPc_pc_1_sqmuxa Z=N_1009
.cname IBusCachedPlugin_fetchPc_pc_6_iv[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21427.8-21433.2"
.param INIT "0xFBF3"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[10] D=memory_to_writeBack_PC[10] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[10]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13406.8-13412.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[11] D=memory_to_writeBack_PC[11] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[11]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13361.8-13367.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[12] D=memory_to_writeBack_PC[12] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[12]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13208.8-13214.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[13] D=memory_to_writeBack_PC[13] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[13]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13172.8-13178.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[14] D=memory_to_writeBack_PC[14] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[14]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13145.8-13151.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[15] D=memory_to_writeBack_PC[15] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[15]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13235.8-13241.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[16] D=memory_to_writeBack_PC[16] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[16]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13181.8-13187.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[17] D=memory_to_writeBack_PC[17] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[17]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13217.8-13223.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[18] D=memory_to_writeBack_PC[18] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[18]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13244.8-13250.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[19] D=memory_to_writeBack_PC[19] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[19]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13163.8-13169.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[20] D=memory_to_writeBack_PC[20] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[20]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13154.8-13160.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[21] D=memory_to_writeBack_PC[21] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[21]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13190.8-13196.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[22] D=memory_to_writeBack_PC[22] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[22]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13136.8-13142.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[23] D=memory_to_writeBack_PC[23] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[23]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13199.8-13205.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[24] D=memory_to_writeBack_PC[24] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[24]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13226.8-13232.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[25] D=memory_to_writeBack_PC[25] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[25]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13280.8-13286.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[26] D=memory_to_writeBack_PC[26] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[26]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13298.8-13304.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[27] D=memory_to_writeBack_PC[27] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[27]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13307.8-13313.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[28] D=memory_to_writeBack_PC[28] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[28]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13253.8-13259.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[29] D=memory_to_writeBack_PC[29] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[29]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13262.8-13268.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[2] D=memory_to_writeBack_PC[2] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[2]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13334.8-13340.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[30] D=memory_to_writeBack_PC[30] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[30]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13271.8-13277.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[31] D=memory_to_writeBack_PC[31] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[31]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13289.8-13295.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[3] D=memory_to_writeBack_PC[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[3]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13343.8-13349.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[4] D=memory_to_writeBack_PC[4] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[4]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13325.8-13331.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[5] D=memory_to_writeBack_PC[5] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[5]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13352.8-13358.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[6] D=memory_to_writeBack_PC[6] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[6]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13379.8-13385.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[7] D=memory_to_writeBack_PC[7] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[7]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13370.8-13376.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[8] D=memory_to_writeBack_PC[8] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[8]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13397.8-13403.2"
.param INIT "0xEA40"
.subckt LUT4 A=CO0 B=CsrPlugin_jumpInterface_payload_0_sqmuxa C=CsrPlugin_mepc[9] D=memory_to_writeBack_PC[9] Z=IBusCachedPlugin_fetchPc_pc_6_iv_0[9]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13388.8-13394.2"
.param INIT "0xEA40"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[10] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_8[2] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[10]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21490.8-21496.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[11] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_8[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[11]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21436.8-21442.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[2] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_8[0] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[2]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21454.8-21460.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[3] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[0] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[3]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21364.8-21370.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[4] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[1] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[4]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21346.8-21352.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[5] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[2] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[5]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21472.8-21478.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[6] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[6]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21382.8-21388.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[7] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[4] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[7]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21508.8-21514.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[8] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_7[5] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[8]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21400.8-21406.2"
.param INIT "0x153F"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_0_sqmuxa B=IBusCachedPlugin_predictionJumpInterface_payload[9] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] D=dsp_join_kb_8[1] Z=IBusCachedPlugin_fetchPc_pc_6_iv_1[9]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21418.8-21424.2"
.param INIT "0x153F"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[8] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[8]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12526.8-12532.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[9] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[9]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12652.8-12658.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[10] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[10]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12436.8-12442.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[11] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[11]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12499.8-12505.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[12] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[12]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12517.8-12523.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[13] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[13]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12661.8-12667.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[14] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[14]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12670.8-12676.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[15] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[15]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12553.8-12559.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[16] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[16]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12679.8-12685.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[17] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[17]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12598.8-12604.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[18] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[18]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12688.8-12694.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[19] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[19]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12697.8-12703.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[20] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[20]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12706.8-12712.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[21] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[21]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12589.8-12595.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[22] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[22]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12580.8-12586.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[23] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[23]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12562.8-12568.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[24] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[24]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12715.8-12721.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[25] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[25]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12724.8-12730.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[26] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[26]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12733.8-12739.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[27] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[27]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12427.8-12433.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[0] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[0]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12571.8-12577.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[28] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[28]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12742.8-12748.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[29] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[29]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12544.8-12550.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[1] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[1]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12607.8-12613.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[2] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[2]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12616.8-12622.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[3] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[3]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12535.8-12541.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[4] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[4]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12625.8-12631.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[5] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[5]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12445.8-12451.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[6] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[6]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12634.8-12640.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_jumpInterface_payload_1_sqmuxa B=CsrPlugin_mtvec_base[7] C=GND_0 D=GND_0 Z=CsrPlugin_mtvec_base_m[7]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12643.8-12649.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[8] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[10] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[10] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[10]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11770.8-11776.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[9] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[11] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[11] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[11]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11725.8-11731.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[10] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[12] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[12] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[12]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11572.8-11578.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[11] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[13] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[13] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[13]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11536.8-11542.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[12] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[14] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[14] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[14]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11509.8-11515.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[13] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[15] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[15] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[15]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11599.8-11605.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[14] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[16] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[16] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[16]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11545.8-11551.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[15] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[17] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[17] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[17]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11581.8-11587.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[16] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[18] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[18] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[18]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11608.8-11614.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[17] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[19] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[19] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[19]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11527.8-11533.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[18] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[20] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[20] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[20]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11518.8-11524.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[19] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[21] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[21] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[21]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11554.8-11560.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[20] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[22] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[22] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[22]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11500.8-11506.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[21] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[23] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[23] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[23]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11563.8-11569.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[22] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[24] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[24] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[24]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11590.8-11596.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[23] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[25] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[25] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[25]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11644.8-11650.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[24] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[26] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[26] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[26]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11671.8-11677.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[25] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[27] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[27] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[27]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11680.8-11686.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[26] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[28] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[28] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[28]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11617.8-11623.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[27] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[29] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[29] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[29]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11626.8-11632.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[0] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[2] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[2] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[2]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11698.8-11704.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[28] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[30] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[30] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[30]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11635.8-11641.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[29] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[31] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[31] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[31]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11653.8-11659.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[1] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[3] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[3]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11707.8-11713.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[2] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[4] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[4] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[4]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11689.8-11695.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[3] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[5] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[5] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[5]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11716.8-11722.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[4] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[6] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[6] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[6]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11743.8-11749.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[5] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[7] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[7] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[7]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11734.8-11740.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[6] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[8] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[8] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[8]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11761.8-11767.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_mtvec_base_m[7] B=IBusCachedPlugin_fetchPc_pc_6_iv_0[9] C=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2] D=execute_to_memory_BRANCH_CALC[9] Z=IBusCachedPlugin_fetchPc_pc_6_iv_2[9]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11752.8-11758.2"
.param INIT "0xFEEE"
.subckt LUT4 A=IBusCachedPlugin_predictionJumpInterface_payload[12] B=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] C=GND_0 D=GND_0 Z=IBusCachedPlugin_predictionJumpInterface_payload_m[12]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11779.8-11785.2"
.param INIT "0x8888"
.subckt LUT4 A=IBusCachedPlugin_predictionJumpInterface_payload[13] B=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] C=GND_0 D=GND_0 Z=IBusCachedPlugin_predictionJumpInterface_payload_m[13]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11788.8-11794.2"
.param INIT "0x8888"
.subckt LUT4 A=IBusCachedPlugin_predictionJumpInterface_payload[14] B=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] C=GND_0 D=GND_0 Z=IBusCachedPlugin_predictionJumpInterface_payload_m[14]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11797.8-11803.2"
.param INIT "0x8888"
.subckt LUT4 A=IBusCachedPlugin_predictionJumpInterface_payload[15] B=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] C=GND_0 D=GND_0 Z=IBusCachedPlugin_predictionJumpInterface_payload_m[15]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11824.8-11830.2"
.param INIT "0x8888"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[12] B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload_m[12] D=dsp_join_kb_8[4] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[12]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10136.8-10142.2"
.param INIT "0xFEFA"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[13] B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload_m[13] D=dsp_join_kb_7[6] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[13]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10127.8-10133.2"
.param INIT "0xFEFA"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[14] B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload_m[14] D=dsp_join_kb_8[5] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[14]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10118.8-10124.2"
.param INIT "0xFEFA"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_iv_2[15] B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload_m[15] D=dsp_join_kb_7[7] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[15]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10145.8-10151.2"
.param INIT "0xFEFA"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[8] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[16]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10360.8-10366.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[9] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[17]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10387.8-10393.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_8[6] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[18]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10405.8-10411.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[10] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[19]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10351.8-10357.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_8[7] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[20]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10342.8-10348.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[11] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[21]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10369.8-10375.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[12] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[22]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10333.8-10339.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[13] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[23]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10378.8-10384.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[14] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[24]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10396.8-10402.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_8[8] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[25]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10441.8-10447.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 B=IBusCachedPlugin_fetchPc_pc_0_sqmuxa C=IBusCachedPlugin_fetchPc_pc_1_sqmuxa D=dsp_join_kb_7[15] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[26]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10459.8-10465.2"
.param INIT "0xECA0"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload[27] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[27]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10468.8-10474.2"
.param INIT "0xF888"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload[28] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[28]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10414.8-10420.2"
.param INIT "0xF888"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload[29] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[29]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10423.8-10429.2"
.param INIT "0xF888"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload[30] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[30]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10432.8-10438.2"
.param INIT "0xF888"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_s_29_0_S0 B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=IBusCachedPlugin_predictionJumpInterface_payload[31] D=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3] Z=IBusCachedPlugin_fetchPc_pc_6_iv_4[31]
.cname IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10450.8-10456.2"
.param INIT "0xF888"
.subckt LUT4 A=decodeStage_hit_valid B=IBusCachedPlugin_cache_io_cpu_decode_error C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=GND_0 Z=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z
.cname IBusCachedPlugin_iBusRsp_stages_2_output_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16299.8-16305.2"
.param INIT "0x2020"
.subckt LUT4 A=IBusCachedPlugin_injector_nextPcCalc_valids_1_6_0 B=un6_IBusCachedPlugin_jump_pcLoad_valid_1 C=IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z D=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z Z=IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z
.cname IBusCachedPlugin_injector_nextPcCalc_valids_1_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11892.8-11898.2"
.param INIT "0x0888"
.subckt LUT4 A=IBusCachedPlugin_injector_nextPcCalc_valids_0 B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=decodeStage_hit_valid D=GND_0 Z=IBusCachedPlugin_injector_nextPcCalc_valids_1_6_0
.cname IBusCachedPlugin_injector_nextPcCalc_valids_1_6_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3945.8-3951.2"
.param INIT "0xA2A2"
.subckt LUT4 A=loader_counter_value[0] B=dataCache_1_io_cpu_execute_refilling C=_zz_dBus_rsp_valid D=GND_0 Z=loader_counter_valueNext[0]
.cname SUM0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4053.8-4059.2"
.param INIT "0x6A6A"
.subckt LUT4 A=CO0_0 B=main_basesoc_rx_count[1] C=GND_0 D=GND_0 Z=main_basesoc_rx_count_rs232phyrx_next_value0[1]
.cname SUM1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20441.8-20447.2"
.param INIT "0x6666"
.subckt LUT4 A=CO0_0_0 B=main_basesoc_tx_count[1] C=GND_0 D=GND_0 Z=main_basesoc_tx_count_rs232phytx_next_value0[1]
.cname SUM1_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20540.8-20546.2"
.param INIT "0x6666"
.subckt LUT4 A=loader_counter_value[1] B=loader_counter_value[0] C=dataCache_1_io_cpu_execute_refilling D=_zz_dBus_rsp_valid Z=loader_counter_valueNext[1]
.cname SUM1_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4953.8-4959.2"
.param INIT "0x6AAA"
.subckt LUT4 A=CO0_0 B=main_basesoc_rx_count[1] C=main_basesoc_rx_count[2] D=GND_0 Z=main_basesoc_rx_count_rs232phyrx_next_value0[2]
.cname SUM2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18413.8-18419.2"
.param INIT "0x7878"
.subckt LUT4 A=CO0_0_0 B=main_basesoc_tx_count[1] C=main_basesoc_tx_count[2] D=GND_0 Z=main_basesoc_tx_count_rs232phytx_next_value0[2]
.cname SUM2_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18431.8-18437.2"
.param INIT "0x7878"
.subckt LUT4 A=CO0_0 B=main_basesoc_rx_count[1] C=main_basesoc_rx_count[2] D=main_basesoc_rx_count[3] Z=main_basesoc_rx_count_rs232phyrx_next_value0[3]
.cname SUM3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17016.8-17022.2"
.param INIT "0x7F80"
.subckt LUT4 A=CO0_0_0 B=main_basesoc_tx_count[1] C=main_basesoc_tx_count[2] D=main_basesoc_tx_count[3] Z=main_basesoc_tx_count_rs232phytx_next_value0[3]
.cname SUM3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17079.8-17085.2"
.param INIT "0x7F80"
.subckt VHI Z=VCC
.cname VCC_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22975.7-22977.2"
.subckt LUT4 A=un10__zz__zz_decode_IS_RS2_SIGNED_10 B=dsp_join_kb_2_0 C=dsp_join_kb_3[0] D=dsp_join_kb_4[0] Z=dsp_join_kb_18[0]
.cname _zz_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15015.8-15021.2"
.param INIT "0xF1E0"
.subckt LUT4 A=decode_to_execute_CSR_WRITE_OPCODE B=execute_CsrPlugin_csr_3008 C=execute_arbitration_isStuck_1z D=when_CsrPlugin_l1180 Z=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z
.cname _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11910.8-11916.2"
.param INIT "0x0800"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit[1] B=externalInterruptArray_regNext_0 C=GND_0 D=GND_0 Z=_zz_CsrPlugin_csrMapping_readDataInit_1
.cname _zz_CsrPlugin_csrMapping_readDataInit_1_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20927.8-20933.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit[2] B=execute_CsrPlugin_csr_3008 C=GND_0 D=GND_0 Z=_zz_CsrPlugin_csrMapping_readDataInit_9[2]
.cname _zz_CsrPlugin_csrMapping_readDataInit_9_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20351.8-20357.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit[3] B=execute_CsrPlugin_csr_3008 C=GND_0 D=GND_0 Z=_zz_CsrPlugin_csrMapping_readDataInit_9[3]
.cname _zz_CsrPlugin_csrMapping_readDataInit_9_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20954.8-20960.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0 B=_zz_execute_SRC1[10] C=decode_to_execute_INSTRUCTION_12_rep1 D=decode_to_execute_INSTRUCTION_13_rep1 Z=_zz_CsrPlugin_csrMapping_writeDataSignal[10]
.cname _zz_CsrPlugin_csrMapping_writeDataSignal_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13949.8-13955.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z B=IBusCachedPlugin_iBusRsp_flush_0 C=decodeStage_hit_error_RNIVE5V_1z D=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 Z=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z
.cname _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8422.8-8428.2"
.param INIT "0x2000"
.subckt LUT4 A=ANB2 B=CO0 C=when_CsrPlugin_l1019_1z D=when_CsrPlugin_l1064 Z=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]
.cname _zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13865.8-13871.2"
.param INIT "0x0002"
.subckt LUT4 A=ANB2 B=CO1 C=IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z D=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z Z=_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]
.cname _zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12382.8-12388.2"
.param INIT "0x1000"
.subckt LUT4 A=execute_to_memory_BRANCH_DO B=memory_arbitration_isValid C=GND_0 D=GND_0 Z=ANB2
.cname _zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1_v[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20378.8-20384.2"
.param INIT "0x8888"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=GND_0 D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_2
.cname _zz__zz_decode_IS_RS2_SIGNED_121_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21044.8-21050.2"
.param INIT "0x2222"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=GND_0 D=GND_0 Z=N_1290_2
.cname _zz__zz_decode_IS_RS2_SIGNED_134_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20873.8-20879.2"
.param INIT "0x2222"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=GND_0 D=GND_0 Z=_zz__zz_decode_IS_RS2_SIGNED_23_2
.cname _zz__zz_decode_IS_RS2_SIGNED_23_2_0_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20828.8-20834.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=GND_0 D=GND_0 Z=_zz__zz_decode_IS_RS2_SIGNED_69
.cname _zz__zz_decode_IS_RS2_SIGNED_69_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20918.8-20924.2"
.param INIT "0x8888"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=GND_0 D=GND_0 Z=N_4071
.cname _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20837.8-20843.2"
.param INIT "0x7777"
.subckt LUT4 A=N_4071 B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[4] Z=un4__zz__zz_decode_IS_RS2_SIGNED_77_1
.cname _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIU41M[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3909.8-3915.2"
.param INIT "0xF8FF"
.subckt LUT4 A=N_4071 B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] D=GND_0 Z=_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0
.cname _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4071.8-4077.2"
.param INIT "0x0101"
.subckt LUT4 A=un4__zz__zz_decode_IS_RS2_SIGNED_77_1 B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=_zz__zz_decode_IS_RS2_SIGNED_85 D=_zz__zz_decode_IS_RS2_SIGNED_88 Z=un4__zz__zz_decode_IS_RS2_SIGNED_77_i
.cname _zz__zz_decode_IS_RS2_SIGNED_85_RNIAPQT1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14490.8-14496.2"
.param INIT "0xFFFD"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=dsp_join_kb_18[4] Z=_zz__zz_decode_IS_RS2_SIGNED_85
.cname _zz__zz_decode_IS_RS2_SIGNED_85_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18655.8-18661.2"
.param INIT "0x0008"
.subckt LUT4 A=N_1221 B=_zz_dBus_cmd_ready_4 C=builder_grant D=main_basesoc_dbus_cyc Z=_zz_dBus_cmd_ready_0_sqmuxa
.cname _zz_dBus_cmd_ready_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11113.8-11119.2"
.param INIT "0x4000"
.subckt LUT4 A=un4__zz_dBus_cmd_ready_4_0 B=_zz_dBus_cmd_ready[1] C=_zz_dBus_cmd_ready_5_0 D=dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 Z=_zz_dBus_cmd_ready_4
.cname _zz_dBus_cmd_ready_4_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16917.8-16923.2"
.param INIT "0x8FFF"
.subckt LUT4 A=N_1221 B=_zz_dBus_cmd_ready[0] C=builder_grant D=main_basesoc_dbus_cyc Z=N_173
.cname _zz_dBus_cmd_ready_5_1_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11149.8-11155.2"
.param INIT "0x9CCC"
.subckt LUT4 A=N_173 B=_zz_dBus_cmd_ready_0_sqmuxa C=GND_0 D=GND_0 Z=_zz_dBus_cmd_ready_5_1[0]
.cname _zz_dBus_cmd_ready_5_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10513.8-10519.2"
.param INIT "0x2222"
.subckt LUT4 A=CO0_1 B=_zz_dBus_cmd_ready[1] C=_zz_dBus_cmd_ready_0_sqmuxa D=GND_0 Z=_zz_dBus_cmd_ready_5_1[1]
.cname _zz_dBus_cmd_ready_5_1_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10073.8-10079.2"
.param INIT "0x0606"
.subckt LUT4 A=CO0_1 B=_zz_dBus_cmd_ready[1] C=_zz_dBus_cmd_ready[2] D=_zz_dBus_cmd_ready_0_sqmuxa Z=_zz_dBus_cmd_ready_5_1[2]
.cname _zz_dBus_cmd_ready_5_1_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8861.8-8867.2"
.param INIT "0x0078"
.subckt LUT4 A=N_1221 B=builder_grant C=main_basesoc_dbus_cyc D=main_basesoc_dbus_we Z=_zz_dBus_rsp_valid_2_1z
.cname _zz_dBus_rsp_valid_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11140.8-11146.2"
.param INIT "0x0040"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0_0 B=_zz_decode_RS2_1_0_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_m_0 D=execute_to_memory_SHIFT_RIGHT_31 Z=_zz_decode_RS2_1_0
.cname _zz_decode_RS2_1_0_iv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14795.8-14801.2"
.param INIT "0xFEFA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0_26 B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_26 D=execute_to_memory_SHIFT_RIGHT_m_0[5] Z=_zz_decode_RS2_1_26
.cname _zz_decode_RS2_1_0_iv[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14759.8-14765.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0_27 B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_27 D=execute_to_memory_SHIFT_RIGHT_m_0[4] Z=_zz_decode_RS2_1_27
.cname _zz_decode_RS2_1_0_iv[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14768.8-14774.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[28] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_28 D=execute_to_memory_SHIFT_RIGHT_m_0_Z[3] Z=_zz_decode_RS2_1_28
.cname _zz_decode_RS2_1_0_iv[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14786.8-14792.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[29] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_29 D=execute_to_memory_SHIFT_RIGHT_m_0_Z[2] Z=_zz_decode_RS2_1_29
.cname _zz_decode_RS2_1_0_iv[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14723.8-14729.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[2] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_2 D=execute_to_memory_SHIFT_RIGHT_m[29] Z=_zz_decode_RS2_1_2
.cname _zz_decode_RS2_1_0_iv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14714.8-14720.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[31] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_31 D=execute_to_memory_SHIFT_RIGHT_m_0_Z[0] Z=_zz_decode_RS2_1_31
.cname _zz_decode_RS2_1_0_iv[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14804.8-14810.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[3] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_3 D=execute_to_memory_SHIFT_RIGHT_m[28] Z=_zz_decode_RS2_1_3
.cname _zz_decode_RS2_1_0_iv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14777.8-14783.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[4] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_4 D=execute_to_memory_SHIFT_RIGHT_m[27] Z=_zz_decode_RS2_1_4
.cname _zz_decode_RS2_1_0_iv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14750.8-14756.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[5] B=_zz_decode_RS2_1_2_sqmuxa_1z C=execute_to_memory_REGFILE_WRITE_DATA_5 D=execute_to_memory_SHIFT_RIGHT_m[26] Z=_zz_decode_RS2_1_5
.cname _zz_decode_RS2_1_0_iv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14741.8-14747.2"
.param INIT "0xFFEA"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_0 C=memory_DivPlugin_div_result_mod_Q_0 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0_0
.cname _zz_decode_RS2_1_0_iv_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16704.8-16710.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0_0_Z[1] B=N_3943 C=_zz_decode_RS2_1_2_sqmuxa_1z D=execute_to_memory_REGFILE_WRITE_DATA_1 Z=_zz_decode_RS2_1_1
.cname _zz_decode_RS2_1_0_iv_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14822.8-14828.2"
.param INIT "0xFEEE"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_26 C=memory_DivPlugin_div_result_mod_Q_26 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0_26
.cname _zz_decode_RS2_1_0_iv_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16650.8-16656.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_27 C=memory_DivPlugin_div_result_mod_Q_27 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0_27
.cname _zz_decode_RS2_1_0_iv_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16632.8-16638.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0_0_Z[30] B=N_3947 C=_zz_decode_RS2_1_2_sqmuxa_1z D=execute_to_memory_REGFILE_WRITE_DATA_30 Z=_zz_decode_RS2_1_30
.cname _zz_decode_RS2_1_0_iv_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14813.8-14819.2"
.param INIT "0xFEEE"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_1 C=memory_DivPlugin_div_result_mod_Q_1 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0_0_Z[1]
.cname _zz_decode_RS2_1_0_iv_0_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16686.8-16692.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_30 C=memory_DivPlugin_div_result_mod_Q_30 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0_0_Z[30]
.cname _zz_decode_RS2_1_0_iv_0_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16659.8-16665.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_30 C=GND_0 D=GND_0 Z=N_3943
.cname _zz_decode_RS2_1_0_iv_0_a3_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16998.8-17004.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_1 C=GND_0 D=GND_0 Z=N_3947
.cname _zz_decode_RS2_1_0_iv_0_a3_1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17007.8-17013.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_28 C=memory_DivPlugin_div_result_mod_Q_28 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[28]
.cname _zz_decode_RS2_1_0_iv_0_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16695.8-16701.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_29 C=memory_DivPlugin_div_result_mod_Q_29 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[29]
.cname _zz_decode_RS2_1_0_iv_0_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16677.8-16683.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_2 C=memory_DivPlugin_div_result_mod_Q_2 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[2]
.cname _zz_decode_RS2_1_0_iv_0_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16713.8-16719.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_31 C=memory_DivPlugin_div_result_mod_Q_31 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[31]
.cname _zz_decode_RS2_1_0_iv_0_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16668.8-16674.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_3 C=memory_DivPlugin_div_result_mod_Q_3 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[3]
.cname _zz_decode_RS2_1_0_iv_0_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16623.8-16629.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_4 C=memory_DivPlugin_div_result_mod_Q_4 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[4]
.cname _zz_decode_RS2_1_0_iv_0_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16614.8-16620.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_1_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_5 C=memory_DivPlugin_div_result_mod_Q_5 D=when_MulDivIterativePlugin_l128_1z Z=_zz_decode_RS2_1_0_iv_0[5]
.cname _zz_decode_RS2_1_0_iv_0_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16641.8-16647.2"
.param INIT "0xF888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_3 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_Z[3]
.cname _zz_decode_RS2_1_0_iv_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16971.8-16977.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_2 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_Z[2]
.cname _zz_decode_RS2_1_0_iv_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16872.8-16878.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_29 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[29]
.cname _zz_decode_RS2_1_0_iv_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16881.8-16887.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_0 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0_Z[0]
.cname _zz_decode_RS2_1_0_iv_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16989.8-16995.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_28 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[28]
.cname _zz_decode_RS2_1_0_iv_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16980.8-16986.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_27 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[27]
.cname _zz_decode_RS2_1_0_iv_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16962.8-16968.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_26 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m[26]
.cname _zz_decode_RS2_1_0_iv_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16953.8-16959.2"
.param INIT "0x8888"
.subckt LUT4 A=execute_to_memory_IS_DIV B=execute_to_memory_SHIFT_CTRL[0] C=execute_to_memory_SHIFT_CTRL[1] D=memory_arbitration_isValid Z=_zz_decode_RS2_1_0_sqmuxa_1z
.cname _zz_decode_RS2_1_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18565.8-18571.2"
.param INIT "0x0400"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_4 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[4]
.cname _zz_decode_RS2_1_0_sqmuxa_RNI74IQ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16935.8-16941.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_decode_RS2_1_0_sqmuxa_1z B=execute_to_memory_SHIFT_RIGHT_5 C=GND_0 D=GND_0 Z=execute_to_memory_SHIFT_RIGHT_m_0[5]
.cname _zz_decode_RS2_1_0_sqmuxa_RNI85IQ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16944.8-16950.2"
.param INIT "0x8888"
.subckt LUT4 A=execute_to_memory_IS_DIV B=execute_to_memory_SHIFT_CTRL[1] C=memory_arbitration_isValid D=GND_0 Z=_zz_decode_RS2_1_1_sqmuxa_1z
.cname _zz_decode_RS2_1_1_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18574.8-18580.2"
.param INIT "0x4040"
.subckt LUT4 A=memory_arbitration_isValid B=execute_to_memory_SHIFT_CTRL[1] C=execute_to_memory_SHIFT_CTRL[0] D=execute_to_memory_IS_DIV Z=_zz_decode_RS2_1_2_sqmuxa_1z
.cname _zz_decode_RS2_1_2_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4971.8-4977.2"
.param INIT "0x5557"
.subckt CCU2 A0=VCC A1=dsp_split_kb_72_0[0] B0=VCC B1=_zz_decode_RS2_2_sn_N_2 C0=VCC C1=_zz_decode_RS2_2_1_cry_0_0_RNO CIN=GND_0 COUT=_zz_decode_RS2_2_1_cry_0 D0=VCC D1=VCC S0=_zz_decode_RS2_2_1_cry_0_0_S0 S1=_zz_decode_RS2_2_1_cry_0_0_S1
.cname _zz_decode_RS2_2_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22850.8-22863.2"
.param INIT0 "5033"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=execute_MUL_HH_1[0] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[0] Z=_zz_decode_RS2_2_1_cry_0_0_RNO
.cname _zz_decode_RS2_2_1_cry_0_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18044.8-18050.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[11] A1=dsp_split_kb_72_0[12] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_11_0_RNO C1=_zz_decode_RS2_2_1_cry_11_RNO_0 CIN=_zz_decode_RS2_2_1_cry_10 COUT=_zz_decode_RS2_2_1_cry_12 D0=VCC D1=VCC S0=N_865 S1=N_866
.cname _zz_decode_RS2_2_1_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22743.8-22756.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_932 B=N_865 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[11]
.cname _zz_decode_RS2_2_1_cry_11_0_RNIG0U28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5853.8-5859.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_933 B=N_866 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[12]
.cname _zz_decode_RS2_2_1_cry_11_0_RNIL5U28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5844.8-5850.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[11] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[11] Z=_zz_decode_RS2_2_1_cry_11_0_RNO
.cname _zz_decode_RS2_2_1_cry_11_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18143.8-18149.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[12] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[12] Z=_zz_decode_RS2_2_1_cry_11_RNO_0
.cname _zz_decode_RS2_2_1_cry_11_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18152.8-18158.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[13] A1=dsp_split_kb_72_0[14] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_13_0_RNO C1=_zz_decode_RS2_2_1_cry_13_RNO_0 CIN=_zz_decode_RS2_2_1_cry_12 COUT=_zz_decode_RS2_2_1_cry_14 D0=VCC D1=VCC S0=N_867 S1=N_868
.cname _zz_decode_RS2_2_1_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22725.8-22738.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_934 B=N_867 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[13]
.cname _zz_decode_RS2_2_1_cry_13_0_RNIAPL87
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5835.8-5841.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_935 B=N_868 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[14]
.cname _zz_decode_RS2_2_1_cry_13_0_RNIF3238
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5826.8-5832.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[13] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[13] Z=_zz_decode_RS2_2_1_cry_13_0_RNO
.cname _zz_decode_RS2_2_1_cry_13_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18161.8-18167.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[14] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[14] Z=_zz_decode_RS2_2_1_cry_13_RNO_0
.cname _zz_decode_RS2_2_1_cry_13_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18170.8-18176.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[15] A1=dsp_split_kb_72_0[16] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_15_0_RNO C1=_zz_decode_RS2_2_1_cry_15_RNO_0 CIN=_zz_decode_RS2_2_1_cry_14 COUT=_zz_decode_RS2_2_1_cry_16 D0=VCC D1=VCC S0=N_869 S1=N_870
.cname _zz_decode_RS2_2_1_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22707.8-22720.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_936 B=N_869 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[15]
.cname _zz_decode_RS2_2_1_cry_15_0_RNII0VC7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5817.8-5823.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_937 B=N_870 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[16]
.cname _zz_decode_RS2_2_1_cry_15_0_RNIRH039
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5808.8-5814.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[15] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[15] Z=_zz_decode_RS2_2_1_cry_15_0_RNO
.cname _zz_decode_RS2_2_1_cry_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18179.8-18185.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[16] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[16] Z=_zz_decode_RS2_2_1_cry_15_RNO_0
.cname _zz_decode_RS2_2_1_cry_15_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18188.8-18194.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[17] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_17_0_RNO C1=_zz_decode_RS2_2_1_cry_17_RNO_0 CIN=_zz_decode_RS2_2_1_cry_16 COUT=_zz_decode_RS2_2_1_cry_18 D0=VCC D1=VCC S0=N_871 S1=N_872
.cname _zz_decode_RS2_2_1_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22689.8-22702.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_938 B=N_871 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[17]
.cname _zz_decode_RS2_2_1_cry_17_0_RNI0P239
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5799.8-5805.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_939 B=N_872 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[18]
.cname _zz_decode_RS2_2_1_cry_17_0_RNIQG559
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5790.8-5796.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[17] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[17] Z=_zz_decode_RS2_2_1_cry_17_0_RNO
.cname _zz_decode_RS2_2_1_cry_17_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18197.8-18203.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[18] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[18] Z=_zz_decode_RS2_2_1_cry_17_RNO_0
.cname _zz_decode_RS2_2_1_cry_17_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18206.8-18212.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_19_0_RNO C1=_zz_decode_RS2_2_1_cry_19_RNO_0 CIN=_zz_decode_RS2_2_1_cry_18 COUT=_zz_decode_RS2_2_1_cry_20 D0=VCC D1=VCC S0=N_873 S1=N_874
.cname _zz_decode_RS2_2_1_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22671.8-22684.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_940 B=N_873 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[19]
.cname _zz_decode_RS2_2_1_cry_19_0_RNI83539
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5781.8-5787.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_941 B=N_874 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[20]
.cname _zz_decode_RS2_2_1_cry_19_0_RNIGD739
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5772.8-5778.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[19] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[19] Z=_zz_decode_RS2_2_1_cry_19_0_RNO
.cname _zz_decode_RS2_2_1_cry_19_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18215.8-18221.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[20] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[20] Z=_zz_decode_RS2_2_1_cry_19_RNO_0
.cname _zz_decode_RS2_2_1_cry_19_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18224.8-18230.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[1] A1=dsp_split_kb_72_0[2] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_1_0_RNO C1=_zz_decode_RS2_2_1_cry_1_RNO_0 CIN=_zz_decode_RS2_2_1_cry_0 COUT=_zz_decode_RS2_2_1_cry_2 D0=VCC D1=VCC S0=N_855 S1=N_856
.cname _zz_decode_RS2_2_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22833.8-22846.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_888 D=N_855 Z=lastStageRegFileWrite_payload_data[1]
.cname _zz_decode_RS2_2_1_cry_1_0_RNIFI955
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5628.8-5634.2"
.param INIT "0x5410"
.subckt LUT4 A=N_889 B=N_856 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[2]
.cname _zz_decode_RS2_2_1_cry_1_0_RNILH285
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5592.8-5598.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_888 B=N_855 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[1]
.cname _zz_decode_RS2_2_1_cry_1_0_RNIPUB95
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5583.8-5589.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[1] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[1] Z=_zz_decode_RS2_2_1_cry_1_0_RNO
.cname _zz_decode_RS2_2_1_cry_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18053.8-18059.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[2] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[2] Z=_zz_decode_RS2_2_1_cry_1_RNO_0
.cname _zz_decode_RS2_2_1_cry_1_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18062.8-18068.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_21_0_RNO C1=_zz_decode_RS2_2_1_cry_21_RNO_0 CIN=_zz_decode_RS2_2_1_cry_20 COUT=_zz_decode_RS2_2_1_cry_22 D0=VCC D1=VCC S0=N_875 S1=N_876
.cname _zz_decode_RS2_2_1_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22653.8-22666.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_943 B=N_876 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[22]
.cname _zz_decode_RS2_2_1_cry_21_0_RNI6R469
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5754.8-5760.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_942 B=N_875 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[21]
.cname _zz_decode_RS2_2_1_cry_21_0_RNIC3249
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5763.8-5769.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[21] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[21] Z=_zz_decode_RS2_2_1_cry_21_0_RNO
.cname _zz_decode_RS2_2_1_cry_21_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18233.8-18239.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[22] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[22] Z=_zz_decode_RS2_2_1_cry_21_RNO_0
.cname _zz_decode_RS2_2_1_cry_21_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18242.8-18248.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_23_0_RNO C1=_zz_decode_RS2_2_1_cry_23_RNO_0 CIN=_zz_decode_RS2_2_1_cry_22 COUT=_zz_decode_RS2_2_1_cry_24 D0=VCC D1=VCC S0=N_877 S1=N_878
.cname _zz_decode_RS2_2_1_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22635.8-22648.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_944 B=N_877 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[23]
.cname _zz_decode_RS2_2_1_cry_23_0_RNIKD449
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5745.8-5751.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_945 B=N_878 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[24]
.cname _zz_decode_RS2_2_1_cry_23_0_RNING449
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5736.8-5742.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[23] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[23] Z=_zz_decode_RS2_2_1_cry_23_0_RNO
.cname _zz_decode_RS2_2_1_cry_23_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18251.8-18257.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[24] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[24] Z=_zz_decode_RS2_2_1_cry_23_RNO_0
.cname _zz_decode_RS2_2_1_cry_23_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18260.8-18266.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_25_0_RNO C1=_zz_decode_RS2_2_1_cry_25_RNO_0 CIN=_zz_decode_RS2_2_1_cry_24 COUT=_zz_decode_RS2_2_1_cry_26 D0=VCC D1=VCC S0=N_879 S1=N_880
.cname _zz_decode_RS2_2_1_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22617.8-22630.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_947 B=N_880 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[26]
.cname _zz_decode_RS2_2_1_cry_25_0_RNIMF969
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5718.8-5724.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_946 B=N_879 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[25]
.cname _zz_decode_RS2_2_1_cry_25_0_RNISN649
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5727.8-5733.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[25] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[25] Z=_zz_decode_RS2_2_1_cry_25_0_RNO
.cname _zz_decode_RS2_2_1_cry_25_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18269.8-18275.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[26] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[26] Z=_zz_decode_RS2_2_1_cry_25_RNO_0
.cname _zz_decode_RS2_2_1_cry_25_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18278.8-18284.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_27_0_RNO C1=_zz_decode_RS2_2_1_cry_27_RNO_0 CIN=_zz_decode_RS2_2_1_cry_26 COUT=_zz_decode_RS2_2_1_cry_28 D0=VCC D1=VCC S0=N_881 S1=N_882
.cname _zz_decode_RS2_2_1_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22599.8-22612.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_948 B=N_881 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[27]
.cname _zz_decode_RS2_2_1_cry_27_0_RNIRMB69
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5709.8-5715.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_949 B=N_882 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[28]
.cname _zz_decode_RS2_2_1_cry_27_0_RNIUPB69
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5700.8-5706.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[27] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[27] Z=_zz_decode_RS2_2_1_cry_27_0_RNO
.cname _zz_decode_RS2_2_1_cry_27_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18287.8-18293.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[28] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[28] Z=_zz_decode_RS2_2_1_cry_27_RNO_0
.cname _zz_decode_RS2_2_1_cry_27_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18296.8-18302.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[18] A1=dsp_split_kb_72_0[18] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_29_0_RNO C1=_zz_decode_RS2_2_1_cry_29_RNO_0 CIN=_zz_decode_RS2_2_1_cry_28 COUT=_zz_decode_RS2_2_1_cry_30 D0=VCC D1=VCC S0=N_883 S1=N_884
.cname _zz_decode_RS2_2_1_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22581.8-22594.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_951 B=N_884 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[30]
.cname _zz_decode_RS2_2_1_cry_29_0_RNIBBG69
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5682.8-5688.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_950 B=N_883 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[29]
.cname _zz_decode_RS2_2_1_cry_29_0_RNICCB49
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5691.8-5697.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[29] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[29] Z=_zz_decode_RS2_2_1_cry_29_0_RNO
.cname _zz_decode_RS2_2_1_cry_29_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18305.8-18311.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[30] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[30] Z=_zz_decode_RS2_2_1_cry_29_RNO_0
.cname _zz_decode_RS2_2_1_cry_29_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18314.8-18320.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[3] A1=dsp_split_kb_72_0[4] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_3_0_RNO C1=_zz_decode_RS2_2_1_cry_3_RNO_0 CIN=_zz_decode_RS2_2_1_cry_2 COUT=_zz_decode_RS2_2_1_cry_4 D0=VCC D1=VCC S0=N_857 S1=N_858
.cname _zz_decode_RS2_2_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22815.8-22828.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_4151_mux B=N_858 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[4]
.cname _zz_decode_RS2_2_1_cry_3_0_RNI03465
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5565.8-5571.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_890 B=N_857 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[3]
.cname _zz_decode_RS2_2_1_cry_3_0_RNI9A265
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5574.8-5580.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[3] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[3] Z=_zz_decode_RS2_2_1_cry_3_0_RNO
.cname _zz_decode_RS2_2_1_cry_3_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18071.8-18077.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[4] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[4] Z=_zz_decode_RS2_2_1_cry_3_RNO_0
.cname _zz_decode_RS2_2_1_cry_3_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18080.8-18086.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[5] A1=dsp_split_kb_72_0[6] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_5_0_RNO C1=_zz_decode_RS2_2_1_cry_5_RNO_0 CIN=_zz_decode_RS2_2_1_cry_4 COUT=_zz_decode_RS2_2_1_cry_6 D0=VCC D1=VCC S0=N_859 S1=N_860
.cname _zz_decode_RS2_2_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22797.8-22810.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_893 D=N_860 Z=lastStageRegFileWrite_payload_data[6]
.cname _zz_decode_RS2_2_1_cry_5_0_RNIFH845
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5637.8-5643.2"
.param INIT "0x5410"
.subckt LUT4 A=N_893 B=N_860 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[6]
.cname _zz_decode_RS2_2_1_cry_5_0_RNIPTA85
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5547.8-5553.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_892 B=N_859 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[5]
.cname _zz_decode_RS2_2_1_cry_5_0_RNIT6125
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5556.8-5562.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[5] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[5] Z=_zz_decode_RS2_2_1_cry_5_0_RNO
.cname _zz_decode_RS2_2_1_cry_5_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18089.8-18095.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[6] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[6] Z=_zz_decode_RS2_2_1_cry_5_RNO_0
.cname _zz_decode_RS2_2_1_cry_5_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18098.8-18104.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[7] A1=dsp_split_kb_72_0[8] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_7_0_RNO C1=_zz_decode_RS2_2_1_cry_7_RNO_0 CIN=_zz_decode_RS2_2_1_cry_6 COUT=_zz_decode_RS2_2_1_cry_8 D0=VCC D1=VCC S0=N_861 S1=N_862
.cname _zz_decode_RS2_2_1_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22779.8-22792.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_894 D=N_861 Z=lastStageRegFileWrite_payload_data[7]
.cname _zz_decode_RS2_2_1_cry_7_0_RNIHJD65
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5646.8-5652.2"
.param INIT "0x5410"
.subckt LUT4 A=N_929 B=N_862 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[8]
.cname _zz_decode_RS2_2_1_cry_7_0_RNIJ5LL7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5880.8-5886.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_894 B=N_861 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[7]
.cname _zz_decode_RS2_2_1_cry_7_0_RNIRVFA5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5538.8-5544.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[7] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[7] Z=_zz_decode_RS2_2_1_cry_7_0_RNO
.cname _zz_decode_RS2_2_1_cry_7_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18107.8-18113.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[8] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[8] Z=_zz_decode_RS2_2_1_cry_7_RNO_0
.cname _zz_decode_RS2_2_1_cry_7_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18116.8-18122.2"
.param INIT "0xABA8"
.subckt CCU2 A0=dsp_split_kb_72_0[9] A1=dsp_split_kb_72_0[10] B0=_zz_decode_RS2_2_sn_N_2 B1=_zz_decode_RS2_2_sn_N_2 C0=_zz_decode_RS2_2_1_cry_9_0_RNO C1=_zz_decode_RS2_2_1_cry_9_RNO_0 CIN=_zz_decode_RS2_2_1_cry_8 COUT=_zz_decode_RS2_2_1_cry_10 D0=VCC D1=VCC S0=N_863 S1=N_864
.cname _zz_decode_RS2_2_1_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22761.8-22774.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=N_931 B=N_864 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[10]
.cname _zz_decode_RS2_2_1_cry_9_0_RNI2RAN7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5862.8-5868.2"
.param INIT "0xCAAA"
.subckt LUT4 A=N_930 B=N_863 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[9]
.cname _zz_decode_RS2_2_1_cry_9_0_RNIM2IV6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5871.8-5877.2"
.param INIT "0xCAAA"
.subckt LUT4 A=execute_MUL_HH_1[9] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[9] Z=_zz_decode_RS2_2_1_cry_9_0_RNO
.cname _zz_decode_RS2_2_1_cry_9_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18125.8-18131.2"
.param INIT "0xABA8"
.subckt LUT4 A=execute_MUL_HH_1[10] B=memory_to_writeBack_INSTRUCTION_5 C=memory_to_writeBack_INSTRUCTION_6 D=dsp_split_kb_9[10] Z=_zz_decode_RS2_2_1_cry_9_RNO_0
.cname _zz_decode_RS2_2_1_cry_9_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18134.8-18140.2"
.param INIT "0xABA8"
.subckt CCU2 A0=_zz_decode_RS2_2_1_s_31_0_RNO A1=VCC B0=_zz_decode_RS2_2_sn_N_2 B1=VCC C0=dsp_split_kb_72_0[18] C1=VCC CIN=_zz_decode_RS2_2_1_cry_30 COUT=_zz_decode_RS2_2_1_s_31_0_COUT D0=VCC D1=VCC S0=N_885 S1=_zz_decode_RS2_2_1_s_31_0_S1
.cname _zz_decode_RS2_2_1_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22563.8-22576.2"
.param INIT0 "9AAA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=N_952 B=N_885 C=writeBack_arbitration_isValid D=memory_to_writeBack_IS_MUL Z=_zz_decode_RS2_2[31]
.cname _zz_decode_RS2_2_1_s_31_0_RNIL8FU8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5673.8-5679.2"
.param INIT "0xCAAA"
.subckt LUT4 A=dsp_split_kb_9[31] B=execute_MUL_HH_1[31] C=memory_to_writeBack_INSTRUCTION_6 D=memory_to_writeBack_INSTRUCTION_5 Z=_zz_decode_RS2_2_1_s_31_0_RNO
.cname _zz_decode_RS2_2_1_s_31_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4593.8-4599.2"
.param INIT "0xCCCA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[1] B=_zz_writeBack_DBusCachedPlugin_rspShifted[1] C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_888
.cname _zz_decode_RS2_2_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5187.8-5193.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[2] B=_zz_writeBack_DBusCachedPlugin_rspShifted_0 C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_889
.cname _zz_decode_RS2_2_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5196.8-5202.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[3] B=_zz_writeBack_DBusCachedPlugin_rspShifted[3] C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_890
.cname _zz_decode_RS2_2_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5205.8-5211.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[5] B=_zz_writeBack_DBusCachedPlugin_rspShifted[5] C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_892
.cname _zz_decode_RS2_2_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5223.8-5229.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[6] B=_zz_writeBack_DBusCachedPlugin_rspShifted[6] C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_893
.cname _zz_decode_RS2_2_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5232.8-5238.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[7] B=_zz_writeBack_DBusCachedPlugin_rspShifted_5 C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_894
.cname _zz_decode_RS2_2_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5241.8-5247.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_DATA[4] B=_zz_writeBack_DBusCachedPlugin_rspShifted[4] C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=N_4151_mux
.cname _zz_decode_RS2_2_3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5214.8-5220.2"
.param INIT "0xCAAA"
.subckt LUT4 A=memory_to_writeBack_INSTRUCTION_5 B=memory_to_writeBack_INSTRUCTION_6 C=GND_0 D=GND_0 Z=_zz_decode_RS2_2_sn_N_2
.cname _zz_decode_RS2_2_sn_m1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20405.8-20411.2"
.param INIT "0x1111"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit_8 A1=_zz_execute_SRC1[18] B0=_zz_execute_SRC1[18] B1=_zz_execute_SRC2_5_18 C0=_zz_execute_SRC2_5_18 C1=decode_to_execute_ALU_BITWISE_CTRL_0 D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_768
.cname _zz_decode_RS2_3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6552.11-6563.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=N_768 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[18] Z=_zz_decode_RS2[18]
.cname _zz_decode_RS2_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12203.8-12209.2"
.param INIT "0x2E22"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_12_rep1 B=execute_arbitration_isValid C=decode_to_execute_IS_CSR D=GND_0 Z=_zz_decode_RS2_sn_N_4
.cname _zz_decode_RS2_sn_m3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4062.8-4068.2"
.param INIT "0x1515"
.subckt LUT4 A=decode_to_execute_ALU_CTRL[1] B=execute_arbitration_isValid C=decode_to_execute_IS_CSR D=GND_0 Z=_zz_decode_RS2_sn_N_5
.cname _zz_decode_RS2_sn_m4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4566.8-4572.2"
.param INIT "0x1515"
.subckt LUT4 A=decode_to_execute_BRANCH_CTRL_mod_Q_0 B=decode_to_execute_INSTRUCTION_12_rep1 C=execute_BranchPlugin_eq D=dsp_split_kb_11 Z=_zz_execute_BRANCH_COND_RESULT_1_u_am
.cname _zz_execute_BRANCH_COND_RESULT_1_u_am_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13064.8-13070.2"
.param INIT "0xFF28"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_12 B=decode_to_execute_INSTRUCTION_14 C=execute_SrcPlugin_less D=GND_0 Z=_zz_execute_BRANCH_COND_RESULT_1_u_bm
.cname _zz_execute_BRANCH_COND_RESULT_1_u_bm_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13073.8-13079.2"
.param INIT "0x7878"
.subckt LUT4 A=decode_to_execute_BRANCH_CTRL_mod_Q_0 B=decode_to_execute_INSTRUCTION_14 C=decode_to_execute_INSTRUCTION_13_rep1 D=dsp_split_kb_11 Z=_zz_execute_BRANCH_COND_RESULT_1_u_s
.cname _zz_execute_BRANCH_COND_RESULT_1_u_s_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18529.8-18535.2"
.param INIT "0x00A8"
.subckt LUT4 A=execute_RS1_0 B=decode_to_execute_BRANCH_CTRL_mod_Q_0 C=decode_to_execute_INSTRUCTION_0_mod_0_Q_0 D=GND_0 Z=N_1252
.cname _zz_execute_BranchPlugin_missAlignedTarget_6_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18011.8-18017.2"
.param INIT "0x7878"
.subckt LUT4 A=N_1252 B=decode_to_execute_INSTRUCTION_0_mod_Q[0] C=dsp_split_kb_11 D=GND_0 Z=_zz_execute_BranchPlugin_missAlignedTarget_6
.cname _zz_execute_BranchPlugin_missAlignedTarget_6_u
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16317.8-16323.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_718 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[1] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_0
.cname _zz_execute_MEMORY_STORE_DATA_RF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19743.8-19749.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_719 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[2] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_1
.cname _zz_execute_MEMORY_STORE_DATA_RF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19751.8-19757.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_13 B=dsp_join_kb_14[3] C=execute_RS2_0 D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_2
.cname _zz_execute_MEMORY_STORE_DATA_RF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19767.8-19773.2"
.param INIT "0xD8D8"
.subckt LUT4 A=N_721 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[4] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_3
.cname _zz_execute_MEMORY_STORE_DATA_RF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19759.8-19765.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_722 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[5] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_4
.cname _zz_execute_MEMORY_STORE_DATA_RF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19775.8-19781.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_723 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[6] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_5
.cname _zz_execute_MEMORY_STORE_DATA_RF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19783.8-19789.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1056 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[9] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_8
.cname _zz_execute_MEMORY_STORE_DATA_RF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17492.8-17498.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1057 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[10] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_9
.cname _zz_execute_MEMORY_STORE_DATA_RF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17500.8-17506.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1058 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[11] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_10
.cname _zz_execute_MEMORY_STORE_DATA_RF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17484.8-17490.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1060 B=decode_to_execute_INSTRUCTION_13 C=dsp_join_kb_14[13] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF_12
.cname _zz_execute_MEMORY_STORE_DATA_RF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17508.8-17514.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_718 B=decode_to_execute_INSTRUCTION_12 C=execute_RS2_6 D=GND_0 Z=N_1056
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19503.8-19509.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_719 B=N_727 C=decode_to_execute_INSTRUCTION_12 D=GND_0 Z=N_1057
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19511.8-19517.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_728 B=decode_to_execute_INSTRUCTION_12 C=execute_RS2_0 D=GND_0 Z=N_1058
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19519.8-19525.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_722 B=decode_to_execute_INSTRUCTION_12 C=execute_RS2_10 D=GND_0 Z=N_1060
.cname _zz_execute_MEMORY_STORE_DATA_RF_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19527.8-19533.2"
.param INIT "0xE2E2"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[9] C=execute_FullBarrelShifterPlugin_reversed_0 D=GND_0 Z=N_10
.cname _zz_execute_SHIFT_RIGHT_1_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14571.8-14577.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_69_0 B=N_77_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_102_0
.cname _zz_execute_SHIFT_RIGHT_1_102
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10199.8-10205.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_71_0 B=N_79_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_104_0
.cname _zz_execute_SHIFT_RIGHT_1_104
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10208.8-10214.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_72_0 B=N_80_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_105_0
.cname _zz_execute_SHIFT_RIGHT_1_105
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10846.8-10852.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_74_0 B=N_82_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_107_0
.cname _zz_execute_SHIFT_RIGHT_1_107
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10855.8-10861.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_8 A1=N_12 B0=N_10 B1=N_14 C0=_zz_execute_SRC2_5_1 C1=_zz_execute_SRC2_5_1 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_2 Z=N_74_0
.cname _zz_execute_SHIFT_RIGHT_1_107_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7047.11-7058.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed_0 C=execute_FullBarrelShifterPlugin_reversed[11] D=GND_0 Z=N_11
.cname _zz_execute_SHIFT_RIGHT_1_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14580.8-14586.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_83_0 B=N_91_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_116_0
.cname _zz_execute_SHIFT_RIGHT_1_116
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10217.8-10223.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_85_0 B=N_93_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_118_0
.cname _zz_execute_SHIFT_RIGHT_1_118
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10226.8-10232.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[11] C=execute_FullBarrelShifterPlugin_reversed[12] D=GND_0 Z=N_12
.cname _zz_execute_SHIFT_RIGHT_1_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14589.8-14595.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_90_0 B=N_98_0 C=_zz_execute_SRC2_5_3 D=GND_0 Z=N_123_0
.cname _zz_execute_SHIFT_RIGHT_1_123
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9653.8-9659.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[12] C=execute_FullBarrelShifterPlugin_reversed[13] D=GND_0 Z=N_13
.cname _zz_execute_SHIFT_RIGHT_1_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14598.8-14604.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_102_0 B=N_118_0 C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[2]
.cname _zz_execute_SHIFT_RIGHT_1_135
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9203.8-9209.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_104_0 B=N_120_0 C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[4]
.cname _zz_execute_SHIFT_RIGHT_1_137
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9212.8-9218.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_105_0 B=N_121_0 C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[5]
.cname _zz_execute_SHIFT_RIGHT_1_138
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8745.8-8751.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[13] C=execute_FullBarrelShifterPlugin_reversed[14] D=GND_0 Z=N_14
.cname _zz_execute_SHIFT_RIGHT_1_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14607.8-14613.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_107_0 B=N_123_0 C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[7]
.cname _zz_execute_SHIFT_RIGHT_1_140
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8754.8-8760.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_81_0 A1=N_64 B0=N_89_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_2 D0=GND_0 D1=_zz_execute_SRC2_5_3 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[14]
.cname _zz_execute_SHIFT_RIGHT_1_147
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7092.11-7103.2"
.param INIT0 "0xcaca"
.param INIT1 "0xccca"
.subckt LUT4 A=N_116_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[16]
.cname _zz_execute_SHIFT_RIGHT_1_149
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9221.8-9227.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[14] C=execute_FullBarrelShifterPlugin_reversed[15] D=GND_0 Z=N_15
.cname _zz_execute_SHIFT_RIGHT_1_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14616.8-14622.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_118_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[18]
.cname _zz_execute_SHIFT_RIGHT_1_151
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9230.8-9236.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_120_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[20]
.cname _zz_execute_SHIFT_RIGHT_1_153
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9239.8-9245.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_121_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[21]
.cname _zz_execute_SHIFT_RIGHT_1_154
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8763.8-8769.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_122_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[22]
.cname _zz_execute_SHIFT_RIGHT_1_155
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9248.8-9254.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_123_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_4 D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[23]
.cname _zz_execute_SHIFT_RIGHT_1_156
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8772.8-8778.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_91_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[24]
.cname _zz_execute_SHIFT_RIGHT_1_157
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9257.8-9263.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_92_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[25]
.cname _zz_execute_SHIFT_RIGHT_1_158
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8781.8-8787.2"
.param INIT "0xCCCA"
.subckt LUT4 A=_zz_execute_SRC1[16] B=_zz_execute_SRC1[15] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[15]
.cname _zz_execute_SHIFT_RIGHT_1_15_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5052.8-5058.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[15] B=_zz_execute_SRC1[16] C=_zz_execute_SRC2_5_0 D=un2_execute_FullBarrelShifterPlugin_reversed Z=N_16
.cname _zz_execute_SHIFT_RIGHT_1_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14625.8-14631.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_94_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[27]
.cname _zz_execute_SHIFT_RIGHT_1_160
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8790.8-8796.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_95_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[28]
.cname _zz_execute_SHIFT_RIGHT_1_161
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9266.8-9272.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_96_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[29]
.cname _zz_execute_SHIFT_RIGHT_1_162
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8799.8-8805.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_98_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_3 D=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[31]
.cname _zz_execute_SHIFT_RIGHT_1_164
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8808.8-8814.2"
.param INIT "0xCCCA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[16] C=execute_FullBarrelShifterPlugin_reversed[17] D=GND_0 Z=N_17
.cname _zz_execute_SHIFT_RIGHT_1_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14634.8-14640.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC1[16] B=_zz_execute_SRC1[15] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[16]
.cname _zz_execute_SHIFT_RIGHT_1_17_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5043.8-5049.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[17] C=execute_FullBarrelShifterPlugin_reversed[18] D=GND_0 Z=N_18
.cname _zz_execute_SHIFT_RIGHT_1_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14643.8-14649.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[18] C=execute_FullBarrelShifterPlugin_reversed[19] D=GND_0 Z=N_19
.cname _zz_execute_SHIFT_RIGHT_1_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14652.8-14658.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[19] C=execute_FullBarrelShifterPlugin_reversed[20] D=GND_0 Z=N_20_0
.cname _zz_execute_SHIFT_RIGHT_1_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14661.8-14667.2"
.param INIT "0xE4E4"
.subckt WIDEFN9 A0=N_20_0 A1=N_24 B0=N_22 B1=N_26 C0=_zz_execute_SRC2_5_1 C1=_zz_execute_SRC2_5_1 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_2 Z=N_86_0
.cname _zz_execute_SHIFT_RIGHT_1_20_RNIOR1TB
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7032.11-7043.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[20] C=execute_FullBarrelShifterPlugin_reversed[21] D=GND_0 Z=N_21
.cname _zz_execute_SHIFT_RIGHT_1_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14670.8-14676.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[21] C=execute_FullBarrelShifterPlugin_reversed[22] D=GND_0 Z=N_22
.cname _zz_execute_SHIFT_RIGHT_1_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14679.8-14685.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[22] C=execute_FullBarrelShifterPlugin_reversed[23] D=GND_0 Z=N_23
.cname _zz_execute_SHIFT_RIGHT_1_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14688.8-14694.2"
.param INIT "0xE4E4"
.subckt LUT4 A=_zz_execute_SRC1[23] B=_zz_execute_SRC1[8] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[23]
.cname _zz_execute_SHIFT_RIGHT_1_23_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5025.8-5031.2"
.param INIT "0xACAA"
.subckt LUT4 A=N_1 B=N_3 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_34
.cname _zz_execute_SHIFT_RIGHT_1_34
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12134.8-12140.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=_zz_execute_SRC1[0] A1=_zz_execute_SRC1[1] B0=_zz_execute_SRC1[31] B1=_zz_execute_SRC1[30] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_1
.cname _zz_execute_SHIFT_RIGHT_1_34_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6657.11-6668.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_2_0 B=N_4 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_35
.cname _zz_execute_SHIFT_RIGHT_1_35
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12143.8-12149.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=_zz_execute_SRC1[1] A1=_zz_execute_SRC1[2] B0=_zz_execute_SRC1[30] B1=_zz_execute_SRC1[29] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_2_0
.cname _zz_execute_SHIFT_RIGHT_1_35_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6642.11-6653.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_3 B=N_5 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_36
.cname _zz_execute_SHIFT_RIGHT_1_36
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12152.8-12158.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_5 B=N_7 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_38
.cname _zz_execute_SHIFT_RIGHT_1_38
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12161.8-12167.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_6 B=N_8 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_39
.cname _zz_execute_SHIFT_RIGHT_1_39
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13514.8-13520.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[3] C=execute_FullBarrelShifterPlugin_reversed[4] D=GND_0 Z=N_4
.cname _zz_execute_SHIFT_RIGHT_1_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13909.8-13915.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_7 B=N_9 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_40
.cname _zz_execute_SHIFT_RIGHT_1_40
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13523.8-13529.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_9 B=N_11 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_42
.cname _zz_execute_SHIFT_RIGHT_1_42
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13532.8-13538.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_10 B=N_12 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_43
.cname _zz_execute_SHIFT_RIGHT_1_43
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13541.8-13547.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_11 B=N_13 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_44
.cname _zz_execute_SHIFT_RIGHT_1_44
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13550.8-13556.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_12 B=N_14 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_45
.cname _zz_execute_SHIFT_RIGHT_1_45
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13559.8-13565.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_13 B=N_15 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_46
.cname _zz_execute_SHIFT_RIGHT_1_46
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13568.8-13574.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_14 B=N_16 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_47
.cname _zz_execute_SHIFT_RIGHT_1_47
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13577.8-13583.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_15 B=N_17 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_48
.cname _zz_execute_SHIFT_RIGHT_1_48
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13586.8-13592.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_16 B=N_18 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_49
.cname _zz_execute_SHIFT_RIGHT_1_49
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13595.8-13601.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_4 A1=N_8 B0=N_6 B1=N_10 C0=_zz_execute_SRC2_5_1 C1=_zz_execute_SRC2_5_1 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_2 Z=N_70_0
.cname _zz_execute_SHIFT_RIGHT_1_4_RNIH9I78
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5967.11-5978.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_execute_SRC1[28] B=_zz_execute_SRC1[3] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[3]
.cname _zz_execute_SHIFT_RIGHT_1_4_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5178.8-5184.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[4] C=execute_FullBarrelShifterPlugin_reversed[5] D=GND_0 Z=N_5
.cname _zz_execute_SHIFT_RIGHT_1_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13900.8-13906.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_17 B=N_19 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_50
.cname _zz_execute_SHIFT_RIGHT_1_50
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13604.8-13610.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_18 B=N_20_0 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_51
.cname _zz_execute_SHIFT_RIGHT_1_51
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13613.8-13619.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_19 B=N_21 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_52
.cname _zz_execute_SHIFT_RIGHT_1_52
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13622.8-13628.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_20_0 B=N_22 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_53
.cname _zz_execute_SHIFT_RIGHT_1_53
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13631.8-13637.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_21 B=N_23 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_54
.cname _zz_execute_SHIFT_RIGHT_1_54
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13640.8-13646.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_54 A1=N_62 B0=N_58 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_2 C1=_zz_execute_SRC2_5_2 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_3 Z=N_120_0
.cname _zz_execute_SHIFT_RIGHT_1_54_RNIFBL85
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7077.11-7088.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_22 B=N_24 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_55
.cname _zz_execute_SHIFT_RIGHT_1_55
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13649.8-13655.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_23 B=N_25 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_56
.cname _zz_execute_SHIFT_RIGHT_1_56
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13658.8-13664.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_25 B=N_27 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_58
.cname _zz_execute_SHIFT_RIGHT_1_58
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12170.8-12176.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC1[26] B=_zz_execute_SRC1[5] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[5]
.cname _zz_execute_SHIFT_RIGHT_1_5_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5133.8-5139.2"
.param INIT "0xCACC"
.subckt LUT4 A=N_28 B=N_30 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_61
.cname _zz_execute_SHIFT_RIGHT_1_61
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12179.8-12185.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_30 B=N_32 C=_zz_execute_SRC2_5_1 D=GND_0 Z=N_63
.cname _zz_execute_SHIFT_RIGHT_1_63
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11833.8-11839.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SHIFT_RIGHT_1[32] B=_zz_execute_SRC2_5_0 C=_zz_execute_SRC2_5_1 D=execute_FullBarrelShifterPlugin_reversed_21 Z=N_65
.cname _zz_execute_SHIFT_RIGHT_1_65
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11842.8-11848.2"
.param INIT "0xABA8"
.subckt WIDEFN9 A0=N_82_0 A1=N_65 B0=N_90_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_2 D0=GND_0 D1=_zz_execute_SRC2_5_3 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[15]
.cname _zz_execute_SHIFT_RIGHT_1_65_RNIF5OKO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5952.11-5963.2"
.param INIT0 "0xcaca"
.param INIT1 "0xccca"
.subckt LUT4 A=N_34 B=N_38 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_67
.cname _zz_execute_SHIFT_RIGHT_1_67
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11257.8-11263.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_67 A1=N_83_0 B0=N_75_0 B1=N_91_0 C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[0]
.cname _zz_execute_SHIFT_RIGHT_1_67_RNIDF5P5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7167.11-7178.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_35 B=N_39 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_68
.cname _zz_execute_SHIFT_RIGHT_1_68
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11266.8-11272.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_68 A1=N_84_0 B0=N_76_0 B1=N_92_0 C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[1]
.cname _zz_execute_SHIFT_RIGHT_1_68_RNICG9O5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7272.11-7283.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_36 B=N_40 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_69_0
.cname _zz_execute_SHIFT_RIGHT_1_69
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11275.8-11281.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[6] C=execute_FullBarrelShifterPlugin_reversed[7] D=GND_0 Z=N_7
.cname _zz_execute_SHIFT_RIGHT_1_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14544.8-14550.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_38 B=N_42 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_71_0
.cname _zz_execute_SHIFT_RIGHT_1_71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11284.8-11290.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_39 B=N_43 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_72_0
.cname _zz_execute_SHIFT_RIGHT_1_72
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11928.8-11934.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_40 B=N_44 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_73_0
.cname _zz_execute_SHIFT_RIGHT_1_73
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11937.8-11943.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_73_0 A1=N_89_0 B0=N_81_0 B1=N_97_0 C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[6]
.cname _zz_execute_SHIFT_RIGHT_1_73_RNITFTQ5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7152.11-7163.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_42 B=N_46 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_75_0
.cname _zz_execute_SHIFT_RIGHT_1_75
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11946.8-11952.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_75_0 A1=N_91_0 B0=N_83_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[8]
.cname _zz_execute_SHIFT_RIGHT_1_75_RNI414J5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7137.11-7148.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_43 B=N_47 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_76_0
.cname _zz_execute_SHIFT_RIGHT_1_76
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11955.8-11961.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_76_0 A1=N_92_0 B0=N_84_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[9]
.cname _zz_execute_SHIFT_RIGHT_1_76_RNI228I5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7242.11-7253.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_44 B=N_48 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_77_0
.cname _zz_execute_SHIFT_RIGHT_1_77
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11964.8-11970.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_77_0 A1=N_93_0 B0=N_85_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[10]
.cname _zz_execute_SHIFT_RIGHT_1_77_RNIF00K5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7122.11-7133.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_45 B=N_49 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_78_0
.cname _zz_execute_SHIFT_RIGHT_1_78
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11973.8-11979.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_78_0 A1=N_94_0 B0=N_86_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[11]
.cname _zz_execute_SHIFT_RIGHT_1_78_RNI1FC5H
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7227.11-7238.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=N_70_0 A1=N_86_0 B0=N_78_0 B1=N_94_0 C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[3]
.cname _zz_execute_SHIFT_RIGHT_1_78_RNITP29P
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7257.11-7268.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_46 B=N_50 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_79_0
.cname _zz_execute_SHIFT_RIGHT_1_79
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11982.8-11988.2"
.param INIT "0xCACA"
.subckt LUT4 A=_zz_execute_SRC1[25] B=_zz_execute_SRC1[6] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[6]
.cname _zz_execute_SHIFT_RIGHT_1_7_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5124.8-5130.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[7] C=execute_FullBarrelShifterPlugin_reversed[8] D=GND_0 Z=N_8
.cname _zz_execute_SHIFT_RIGHT_1_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14553.8-14559.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_47 B=N_51 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_80_0
.cname _zz_execute_SHIFT_RIGHT_1_80
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11991.8-11997.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_80_0 A1=N_63 B0=N_88_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_2 D0=GND_0 D1=_zz_execute_SRC2_5_3 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[13]
.cname _zz_execute_SHIFT_RIGHT_1_80_RNIAPH07
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7212.11-7223.2"
.param INIT0 "0xcaca"
.param INIT1 "0xccca"
.subckt LUT4 A=N_49 B=N_53 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_82_0
.cname _zz_execute_SHIFT_RIGHT_1_82
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12000.8-12006.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_50 B=N_54 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_83_0
.cname _zz_execute_SHIFT_RIGHT_1_83
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12009.8-12015.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_51 B=N_55 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_84_0
.cname _zz_execute_SHIFT_RIGHT_1_84
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12018.8-12024.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_84_0 A1=decode_to_execute_SHIFT_CTRL[0] B0=N_92_0 B1=decode_to_execute_SHIFT_CTRL[1] C0=_zz_execute_SRC2_5_3 C1=execute_FullBarrelShifterPlugin_reversed_21 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[17]
.cname _zz_execute_SHIFT_RIGHT_1_84_RNIDQFB4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7197.11-7208.2"
.param INIT0 "0xcaca"
.param INIT1 "0x8080"
.subckt LUT4 A=N_54 B=N_58 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_87_0
.cname _zz_execute_SHIFT_RIGHT_1_87
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11293.8-11299.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_79_0 A1=N_95_0 B0=N_87_0 B1=_zz_execute_SHIFT_RIGHT_1[32] C0=_zz_execute_SRC2_5_3 C1=_zz_execute_SRC2_5_3 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[12]
.cname _zz_execute_SHIFT_RIGHT_1_87_RNIG14J5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7107.11-7118.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_execute_SRC2_5_0 B=execute_FullBarrelShifterPlugin_reversed[8] C=execute_FullBarrelShifterPlugin_reversed[9] D=GND_0 Z=N_9
.cname _zz_execute_SHIFT_RIGHT_1_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14562.8-14568.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_59 B=N_63 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_92_0
.cname _zz_execute_SHIFT_RIGHT_1_92
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10756.8-10762.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_61 B=N_65 C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_94_0
.cname _zz_execute_SHIFT_RIGHT_1_94
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10765.8-10771.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=N_86_0 A1=decode_to_execute_SHIFT_CTRL[0] B0=N_94_0 B1=decode_to_execute_SHIFT_CTRL[1] C0=_zz_execute_SRC2_5_3 C1=execute_FullBarrelShifterPlugin_reversed_21 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_4 Z=_zz_execute_SHIFT_RIGHT_1[19]
.cname _zz_execute_SHIFT_RIGHT_1_94_RNIA7KUF
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7182.11-7193.2"
.param INIT0 "0xcaca"
.param INIT1 "0x8080"
.subckt LUT4 A=N_63 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_2 D=GND_0 Z=N_96_0
.cname _zz_execute_SHIFT_RIGHT_1_96
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10774.8-10780.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_32 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5_1 D=_zz_execute_SRC2_5_2 Z=N_98_0
.cname _zz_execute_SHIFT_RIGHT_1_98
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10783.8-10789.2"
.param INIT "0xCCCA"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_fast_0 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_12_4 Z=_zz_execute_SRC1[12]
.cname _zz_execute_SRC1_0_iv[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17142.8-17148.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_fast_1 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_11[6] Z=_zz_execute_SRC1[13]
.cname _zz_execute_SRC1_0_iv[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16926.8-16932.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_15 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_11[7] Z=_zz_execute_SRC1[15]
.cname _zz_execute_SRC1_0_iv[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17151.8-17157.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_16 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_11[8] Z=_zz_execute_SRC1[16]
.cname _zz_execute_SRC1_0_iv[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17160.8-17166.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_17 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_11[9] Z=_zz_execute_SRC1[17]
.cname _zz_execute_SRC1_0_iv[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16890.8-16896.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_19 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_11[10] Z=_zz_execute_SRC1[19]
.cname _zz_execute_SRC1_0_iv[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17169.8-17175.2"
.param INIT "0x0B08"
.subckt LUT4 A=execute_RS1_0 B=decode_to_execute_INSTRUCTION_16 C=decode_to_execute_SRC1_CTRL_fast[0] D=decode_to_execute_SRC1_CTRL_fast[1] Z=_zz_execute_SRC1[1]
.cname _zz_execute_SRC1_0_iv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16101.8-16107.2"
.param INIT "0xC00A"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_20 B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_12_7 Z=_zz_execute_SRC1[20]
.cname _zz_execute_SRC1_0_iv[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17178.8-17184.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_0_Q_0 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[11] Z=_zz_execute_SRC1[21]
.cname _zz_execute_SRC1_0_iv[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17187.8-17193.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL[0] B=decode_to_execute_SRC1_CTRL[1] C=dsp_join_kb_11[12] D=decode_to_execute_INSTRUCTION_mod_Q[0] Z=_zz_execute_SRC1[22]
.cname _zz_execute_SRC1_0_iv[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17196.8-17202.2"
.param INIT "0x3210"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL[0] B=decode_to_execute_SRC1_CTRL[1] C=dsp_join_kb_11[13] D=decode_to_execute_INSTRUCTION_mod_Q[1] Z=_zz_execute_SRC1[23]
.cname _zz_execute_SRC1_0_iv[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17205.8-17211.2"
.param INIT "0x3210"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL[0] B=decode_to_execute_SRC1_CTRL[1] C=dsp_join_kb_11[14] D=decode_to_execute_INSTRUCTION_mod_Q[2] Z=_zz_execute_SRC1[24]
.cname _zz_execute_SRC1_0_iv[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17214.8-17220.2"
.param INIT "0x3210"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_25 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_12_8 Z=_zz_execute_SRC1[25]
.cname _zz_execute_SRC1_0_iv[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17124.8-17130.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_26 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[15] Z=_zz_execute_SRC1[26]
.cname _zz_execute_SRC1_0_iv[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17223.8-17229.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_27 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[16] Z=_zz_execute_SRC1[27]
.cname _zz_execute_SRC1_0_iv[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17232.8-17238.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_29 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[18] Z=_zz_execute_SRC1[29]
.cname _zz_execute_SRC1_0_iv[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17241.8-17247.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_30 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[19] Z=_zz_execute_SRC1[30]
.cname _zz_execute_SRC1_0_iv[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17250.8-17256.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_18 B=decode_to_execute_SRC1_CTRL_fast[0] C=decode_to_execute_SRC1_CTRL_fast[1] D=dsp_join_kb_11[0] Z=_zz_execute_SRC1[3]
.cname _zz_execute_SRC1_0_iv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16110.8-16116.2"
.param INIT "0x8380"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_19 B=decode_to_execute_SRC1_CTRL_0_rep1 C=decode_to_execute_SRC1_CTRL_1_rep1 D=dsp_join_kb_11[1] Z=_zz_execute_SRC1[4]
.cname _zz_execute_SRC1_0_iv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16119.8-16125.2"
.param INIT "0x8380"
.subckt LUT4 A=_zz_execute_SRC1[22] B=_zz_execute_SRC1[9] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[9]
.cname _zz_execute_SRC1_0_iv_RNI22S01[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5097.8-5103.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[23] B=_zz_execute_SRC1[8] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[8]
.cname _zz_execute_SRC1_0_iv_RNI22S01[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5106.8-5112.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[24] B=_zz_execute_SRC1[7] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[7]
.cname _zz_execute_SRC1_0_iv_RNI22S01[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5115.8-5121.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[22] B=_zz_execute_SRC1[9] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[22]
.cname _zz_execute_SRC1_0_iv_RNI22S01_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21927.8-21933.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC1[27] B=decode_to_execute_INSTRUCTION_m_0 C=execute_RS1_m D=un2_execute_FullBarrelShifterPlugin_reversed Z=execute_FullBarrelShifterPlugin_reversed[4]
.cname _zz_execute_SRC1_0_iv_RNI7SQ12[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14901.8-14907.2"
.param INIT "0xAAFC"
.subckt LUT4 A=_zz_execute_SRC1[16] B=_zz_execute_SRC1[17] C=_zz_execute_SRC2_5[16] D=_zz_execute_SRC2_5[17] Z=_zz_execute_SRC1_0_iv_RNI93S73_0
.cname _zz_execute_SRC1_0_iv_RNI93S73[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8312.8-8318.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1[21] B=_zz_execute_SRC1[10] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[21]
.cname _zz_execute_SRC1_0_iv_RNI96KU[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21919.8-21925.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC1[19] B=_zz_execute_SRC1[12] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[12]
.cname _zz_execute_SRC1_0_iv_RNIA8721[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5079.8-5085.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[19] B=_zz_execute_SRC1[12] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[19]
.cname _zz_execute_SRC1_0_iv_RNIA8721_0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21903.8-21909.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC1[26] B=_zz_execute_SRC1[27] C=_zz_execute_SRC2_5[26] D=_zz_execute_SRC2_5[27] Z=_zz_execute_SRC1_0_iv_RNIB4PQ2_0
.cname _zz_execute_SRC1_0_iv_RNIB4PQ2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8368.8-8374.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1[20] B=_zz_execute_SRC1[11] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[11]
.cname _zz_execute_SRC1_0_iv_RNIB6KU[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5088.8-5094.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[20] B=_zz_execute_SRC1[11] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[20]
.cname _zz_execute_SRC1_0_iv_RNIB6KU_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21911.8-21917.2"
.param INIT "0xACAA"
.subckt WIDEFN9 A0=_zz_execute_SRC1[27] A1=_zz_execute_SRC1[3] B0=decode_to_execute_INSTRUCTION_m_0 B1=_zz_execute_SRC1[28] C0=execute_RS1_m C1=un2_execute_FullBarrelShifterPlugin_reversed D0=un2_execute_FullBarrelShifterPlugin_reversed D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_28
.cname _zz_execute_SRC1_0_iv_RNICMJS3[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6612.11-6623.2"
.param INIT0 "0xfcaa"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_execute_SRC1[12] B=_zz_execute_SRC1[13] C=_zz_execute_SRC2_5[12] D=_zz_execute_SRC2_5[13] Z=_zz_execute_SRC1_0_iv_RNIEAQB3_0
.cname _zz_execute_SRC1_0_iv_RNIEAQB3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8320.8-8326.2"
.param INIT "0x8421"
.subckt WIDEFN9 A0=_zz_execute_SRC1[5] A1=_zz_execute_SRC1[27] B0=_zz_execute_SRC1[26] B1=decode_to_execute_INSTRUCTION_m_0 C0=un2_execute_FullBarrelShifterPlugin_reversed C1=execute_RS1_m D0=GND_0 D1=un2_execute_FullBarrelShifterPlugin_reversed SEL=_zz_execute_SRC2_5_0 Z=N_27
.cname _zz_execute_SRC1_0_iv_RNIF9EC4[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6012.11-6023.2"
.param INIT0 "0xacac"
.param INIT1 "0xfcaa"
.subckt LUT4 A=_zz_execute_SRC1[18] B=_zz_execute_SRC1[13] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[13]
.cname _zz_execute_SRC1_0_iv_RNIFO3O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5070.8-5076.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[17] B=_zz_execute_SRC1[14] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[14]
.cname _zz_execute_SRC1_0_iv_RNIFO3O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5061.8-5067.2"
.param INIT "0xCACC"
.subckt LUT4 A=_zz_execute_SRC1[18] B=_zz_execute_SRC1[13] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[18]
.cname _zz_execute_SRC1_0_iv_RNIFO3O_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21935.8-21941.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC1[17] B=_zz_execute_SRC1[14] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[17]
.cname _zz_execute_SRC1_0_iv_RNIFO3O_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5034.8-5040.2"
.param INIT "0xACAA"
.subckt LUT4 A=_zz_execute_SRC1[22] B=_zz_execute_SRC1[23] C=_zz_execute_SRC2_5[22] D=_zz_execute_SRC2_5[23] Z=_zz_execute_SRC1_0_iv_RNILDOQ2_0
.cname _zz_execute_SRC1_0_iv_RNILDOQ2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8336.8-8342.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1[18] B=_zz_execute_SRC1[19] C=_zz_execute_SRC2_5_18 D=_zz_execute_SRC2_5[19] Z=_zz_execute_SRC1_0_iv_RNISU3R2_0
.cname _zz_execute_SRC1_0_iv_RNISU3R2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8344.8-8350.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1[20] B=_zz_execute_SRC1[21] C=_zz_execute_SRC2_5[20] D=_zz_execute_SRC2_5[21] Z=_zz_execute_SRC1_0_iv_RNITNA53_0
.cname _zz_execute_SRC1_0_iv_RNITNA53[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8352.8-8358.2"
.param INIT "0x8421"
.subckt WIDEFN9 A0=_zz_execute_SRC1[8] A1=_zz_execute_SRC1[7] B0=_zz_execute_SRC1[23] B1=_zz_execute_SRC1[24] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_24
.cname _zz_execute_SRC1_0_iv_RNIVG4D3[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6222.11-6233.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_execute_SRC1[7] A1=_zz_execute_SRC1[6] B0=_zz_execute_SRC1[24] B1=_zz_execute_SRC1[25] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_25
.cname _zz_execute_SRC1_0_iv_RNIVG4D3[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5982.11-5993.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_execute_SRC1[6] A1=_zz_execute_SRC1[5] B0=_zz_execute_SRC1[25] B1=_zz_execute_SRC1[26] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_26
.cname _zz_execute_SRC1_0_iv_RNIVG4D3[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6207.11-6218.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_execute_SRC1[5] A1=_zz_execute_SRC1[6] B0=_zz_execute_SRC1[26] B1=_zz_execute_SRC1[25] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_6
.cname _zz_execute_SRC1_0_iv_RNIVG4D3_0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6237.11-6248.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_12_2 D=GND_0 Z=_zz_execute_SRC1[10]
.cname _zz_execute_SRC1_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18395.8-18401.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep2 B=decode_to_execute_SRC1_CTRL_1_rep2 C=dsp_join_kb_12_3 D=GND_0 Z=_zz_execute_SRC1[11]
.cname _zz_execute_SRC1_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18449.8-18455.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_11[2] D=GND_0 Z=_zz_execute_SRC1[5]
.cname _zz_execute_SRC1_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18494.8-18500.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_11[3] D=GND_0 Z=_zz_execute_SRC1[6]
.cname _zz_execute_SRC1_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18485.8-18491.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_11[4] D=GND_0 Z=_zz_execute_SRC1[7]
.cname _zz_execute_SRC1_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18476.8-18482.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_11[5] D=GND_0 Z=_zz_execute_SRC1[8]
.cname _zz_execute_SRC1_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18467.8-18473.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL_0_rep1 B=decode_to_execute_SRC1_CTRL_1_rep1 C=dsp_join_kb_12_1 D=GND_0 Z=_zz_execute_SRC1[9]
.cname _zz_execute_SRC1_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18458.8-18464.2"
.param INIT "0x1010"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_17 B=decode_to_execute_SRC1_CTRL_fast[0] C=decode_to_execute_SRC1_CTRL_fast[1] D=dsp_join_kb_12_0 Z=_zz_execute_SRC1[2]
.cname _zz_execute_SRC1_iv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16407.8-16413.2"
.param INIT "0xB3B0"
.subckt WIDEFN9 A0=_zz_execute_SRC1[3] A1=_zz_execute_SRC1[2] B0=_zz_execute_SRC1[28] B1=_zz_execute_SRC1[29] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_29
.cname _zz_execute_SRC1_iv_RNI5TTH2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5997.11-6008.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_execute_SRC1[2] A1=_zz_execute_SRC1[3] B0=_zz_execute_SRC1[29] B1=_zz_execute_SRC1[28] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_3
.cname _zz_execute_SRC1_iv_RNI5TTH2_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6627.11-6638.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=N_24 A1=N_28 B0=N_26 B1=N_30 C0=_zz_execute_SRC2_5_1 C1=_zz_execute_SRC2_5_1 D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_2 Z=N_90_0
.cname _zz_execute_SRC1_iv_RNIJ5T1I[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7062.11-7073.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=_zz_execute_SRC1[2] A1=_zz_execute_SRC1[1] B0=_zz_execute_SRC1[29] B1=_zz_execute_SRC1[30] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5_0 Z=N_30
.cname _zz_execute_SRC1_iv_RNIN42S2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6597.11-6608.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=N_727 B=decode_to_execute_PC_0_0_mod_2 C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1131
.cname _zz_execute_SRC2_5_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19663.8-19669.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_729 B=decode_to_execute_PC_0_0_mod_4 C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1133
.cname _zz_execute_SRC2_5_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19655.8-19661.2"
.param INIT "0xCACA"
.subckt LUT4 A=decode_to_execute_PC_mod[6] B=decode_to_execute_SRC2_CTRL_1_rep1 C=execute_RS2_10 D=GND_0 Z=N_1134
.cname _zz_execute_SRC2_5_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19647.8-19653.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_732 B=decode_to_execute_PC_mod[7] C=decode_to_execute_SRC2_CTRL_1_rep2 D=GND_0 Z=N_1136
.cname _zz_execute_SRC2_5_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19639.8-19645.2"
.param INIT "0xCACA"
.subckt LUT4 A=decode_to_execute_PC_mod[8] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[0] D=GND_0 Z=N_1137
.cname _zz_execute_SRC2_5_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19631.8-19637.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[9] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[1] D=GND_0 Z=N_1138
.cname _zz_execute_SRC2_5_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19623.8-19629.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[10] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[3] D=GND_0 Z=N_1140
.cname _zz_execute_SRC2_5_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19615.8-19621.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod_7 B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[4] D=GND_0 Z=N_1141
.cname _zz_execute_SRC2_5_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19607.8-19613.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[11] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[5] D=GND_0 Z=N_1142
.cname _zz_execute_SRC2_5_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19599.8-19605.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[12] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[6] D=GND_0 Z=N_1143
.cname _zz_execute_SRC2_5_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19591.8-19597.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[13] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[7] D=GND_0 Z=N_1144
.cname _zz_execute_SRC2_5_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19583.8-19589.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[14] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[8] D=GND_0 Z=N_1145
.cname _zz_execute_SRC2_5_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19575.8-19581.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod_8 B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[9] D=GND_0 Z=N_1146
.cname _zz_execute_SRC2_5_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19567.8-19573.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[15] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[10] D=GND_0 Z=N_1147
.cname _zz_execute_SRC2_5_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19559.8-19565.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[16] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[11] D=GND_0 Z=N_1148
.cname _zz_execute_SRC2_5_1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19551.8-19557.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_mod_0_0 B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[13] D=GND_0 Z=N_1150
.cname _zz_execute_SRC2_5_1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19543.8-19549.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[19] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[14] D=GND_0 Z=N_1151
.cname _zz_execute_SRC2_5_1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19535.8-19541.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_719 B=decode_to_execute_SRC2_CTRL_fast[1] C=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] D=GND_0 Z=N_1123
.cname _zz_execute_SRC2_5_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19311.8-19317.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_SRC2_CTRL_fast[1] B=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] C=execute_RS2_0 D=GND_0 Z=N_1124
.cname _zz_execute_SRC2_5_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19319.8-19325.2"
.param INIT "0xD8D8"
.subckt LUT4 A=N_721 B=decode_to_execute_SRC2_CTRL_fast[1] C=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] D=GND_0 Z=N_1125
.cname _zz_execute_SRC2_5_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19327.8-19333.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_722 B=decode_to_execute_PC_mod[2] C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1126
.cname _zz_execute_SRC2_5_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19703.8-19709.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_723 B=decode_to_execute_PC_mod[3] C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1127
.cname _zz_execute_SRC2_5_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19695.8-19701.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_724 B=decode_to_execute_PC_mod[4] C=decode_to_execute_SRC2_CTRL_1_rep1 D=GND_0 Z=N_1128
.cname _zz_execute_SRC2_5_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19687.8-19693.2"
.param INIT "0xCACA"
.subckt LUT4 A=decode_to_execute_PC_mod[5] B=decode_to_execute_SRC2_CTRL_1_rep1 C=execute_RS2_5 D=GND_0 Z=N_1129
.cname _zz_execute_SRC2_5_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19679.8-19685.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod_1 B=decode_to_execute_SRC2_CTRL_1_rep1 C=execute_RS2_6 D=GND_0 Z=N_1130
.cname _zz_execute_SRC2_5_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19671.8-19677.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_SRC2_CTRL_0_rep1 B=decode_to_execute_SRC2_CTRL_fast[1] C=GND_0 D=GND_0 Z=N_4148
.cname _zz_execute_SRC2_5_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20783.8-20789.2"
.param INIT "0x6666"
.subckt LUT4 A=decode_to_execute_PC_mod[1] B=decode_to_execute_SRC2_CTRL_1_rep1 C=decode_to_execute_INSTRUCTION_mod_Q[2] D=GND_0 Z=N_1157
.cname _zz_execute_SRC2_5_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19711.8-19717.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod_0 B=decode_to_execute_SRC2_CTRL_fast[1] C=decode_to_execute_INSTRUCTION_mod_Q[0] D=GND_0 Z=N_1155
.cname _zz_execute_SRC2_5_2_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19727.8-19733.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_mod[0] B=decode_to_execute_SRC2_CTRL_1_rep1 C=decode_to_execute_INSTRUCTION_mod_Q[1] D=GND_0 Z=N_1156
.cname _zz_execute_SRC2_5_2_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19719.8-19725.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_1126 B=decode_to_execute_INSTRUCTION_25 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5[5]
.cname _zz_execute_SRC2_5_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17444.8-17450.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1138 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5[17]
.cname _zz_execute_SRC2_5_3[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17300.8-17306.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1140 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[19]
.cname _zz_execute_SRC2_5_3[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17308.8-17314.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1141 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[20]
.cname _zz_execute_SRC2_5_3[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17316.8-17322.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1142 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[21]
.cname _zz_execute_SRC2_5_3[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17324.8-17330.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1143 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[22]
.cname _zz_execute_SRC2_5_3[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17332.8-17338.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1144 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[23]
.cname _zz_execute_SRC2_5_3[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17340.8-17346.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1145 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5_24
.cname _zz_execute_SRC2_5_3[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17348.8-17354.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1146 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5_25
.cname _zz_execute_SRC2_5_3[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17356.8-17362.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1147 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[26]
.cname _zz_execute_SRC2_5_3[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17364.8-17370.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1148 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[27]
.cname _zz_execute_SRC2_5_3[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17372.8-17378.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1127 B=decode_to_execute_INSTRUCTION_26 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5[6]
.cname _zz_execute_SRC2_5_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17436.8-17442.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1150 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5_29
.cname _zz_execute_SRC2_5_3[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17380.8-17386.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1151 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_0 Z=_zz_execute_SRC2_5_30
.cname _zz_execute_SRC2_5_3[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17388.8-17394.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1128 B=decode_to_execute_INSTRUCTION_27 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5[7]
.cname _zz_execute_SRC2_5_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17428.8-17434.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1129 B=decode_to_execute_INSTRUCTION_28 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5[8]
.cname _zz_execute_SRC2_5_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17420.8-17426.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1130 B=decode_to_execute_INSTRUCTION_29 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5[9]
.cname _zz_execute_SRC2_5_3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17412.8-17418.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1131 B=decode_to_execute_INSTRUCTION_30 C=decode_to_execute_SRC2_CTRL[0] D=decode_to_execute_SRC2_CTRL[1] Z=_zz_execute_SRC2_5_10
.cname _zz_execute_SRC2_5_3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17404.8-17410.2"
.param INIT "0xACCA"
.subckt LUT4 A=N_1133 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5[12]
.cname _zz_execute_SRC2_5_3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17396.8-17402.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1134 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5[13]
.cname _zz_execute_SRC2_5_3[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17276.8-17282.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1136 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5_15
.cname _zz_execute_SRC2_5_3[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17284.8-17290.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1137 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5[16]
.cname _zz_execute_SRC2_5_3[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17292.8-17298.2"
.param INIT "0xBE82"
.subckt LUT4 A=_zz_execute_SRC2_5_3_0_1[0] B=decode_to_execute_INSTRUCTION_0_mod_Q[1] C=decode_to_execute_SRC2_CTRL_0_rep1 D=decode_to_execute_SRC2_CTRL_fast[1] Z=_zz_execute_SRC2_5_0
.cname _zz_execute_SRC2_5_3_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21533.8-21539.2"
.param INIT "0x0C55"
.subckt LUT4 A=_zz_execute_SRC2_5_3_0_1[1] B=decode_to_execute_INSTRUCTION_0_mod_Q[0] C=decode_to_execute_SRC2_CTRL_0_rep1 D=decode_to_execute_SRC2_CTRL_fast[1] Z=_zz_execute_SRC2_5_1
.cname _zz_execute_SRC2_5_3_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21549.8-21555.2"
.param INIT "0x0C55"
.subckt LUT4 A=N_1123 B=N_1155 C=decode_to_execute_SRC2_CTRL_0_rep1 D=GND_0 Z=_zz_execute_SRC2_5_2
.cname _zz_execute_SRC2_5_3_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17468.8-17474.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_1124 B=N_1156 C=decode_to_execute_SRC2_CTRL_0_rep1 D=GND_0 Z=_zz_execute_SRC2_5_3
.cname _zz_execute_SRC2_5_3_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17460.8-17466.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_1125 B=N_1157 C=decode_to_execute_SRC2_CTRL[0] D=GND_0 Z=_zz_execute_SRC2_5_4
.cname _zz_execute_SRC2_5_3_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17452.8-17458.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_717 B=decode_to_execute_INSTRUCTION_fast_8 C=decode_to_execute_SRC2_CTRL_fast[0] D=GND_0 Z=_zz_execute_SRC2_5_3_0_1[0]
.cname _zz_execute_SRC2_5_3_0_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21525.8-21531.2"
.param INIT "0x3535"
.subckt LUT4 A=N_718 B=decode_to_execute_INSTRUCTION_0_mod_0_fast_0 C=decode_to_execute_SRC2_CTRL_fast[0] D=GND_0 Z=_zz_execute_SRC2_5_3_0_1[1]
.cname _zz_execute_SRC2_5_3_0_1_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21541.8-21547.2"
.param INIT "0x3535"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_Q[1] B=decode_to_execute_SRC2_CTRL_0_rep1 C=GND_0 D=GND_0 Z=_zz_execute_SrcPlugin_addSub_3_1[0]
.cname _zz_execute_SrcPlugin_addSub_3_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21652.8-21658.2"
.param INIT "0x2222"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_Q[0] B=decode_to_execute_SRC2_CTRL_0_rep1 C=GND_0 D=GND_0 Z=_zz_execute_SrcPlugin_addSub_3_1[1]
.cname _zz_execute_SrcPlugin_addSub_3_1_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21661.8-21667.2"
.param INIT "0x2222"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_26 B=decode_to_execute_SRC2_CTRL_0_rep1 C=decode_to_execute_SRC2_CTRL_fast[1] D=GND_0 Z=_zz_execute_SrcPlugin_addSub_3_1[6]
.cname _zz_execute_SrcPlugin_addSub_3_1_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21850.8-21856.2"
.param INIT "0x1414"
.subckt LUT4 A=N_718 B=decode_to_execute_INSTRUCTION_0_mod_0_fast_0 C=decode_to_execute_SRC2_CTRL_fast[0] D=GND_0 Z=_zz_execute_SrcPlugin_addSub_3_N_2L1_0
.cname _zz_execute_SrcPlugin_addSub_3_N_2L1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21877.8-21883.2"
.param INIT "0x3535"
.subckt LUT4 A=N_717 B=decode_to_execute_INSTRUCTION_fast_8 C=decode_to_execute_SRC2_CTRL_fast[0] D=GND_0 Z=_zz_execute_SrcPlugin_addSub_3_N_2L1
.cname _zz_execute_SrcPlugin_addSub_3_N_2L1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21841.8-21847.2"
.param INIT "0x3535"
.subckt LUT4 A=_zz_execute_SrcPlugin_addSub_3_1[0] B=_zz_execute_SrcPlugin_addSub_3_N_2L1 C=decode_to_execute_SRC2_CTRL_fast[1] D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[0]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21832.8-21838.2"
.param INIT "0x5CA3"
.subckt LUT4 A=N_1133 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[12]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16236.8-16242.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1134 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[13]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15813.8-15819.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1136 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[15]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16227.8-16233.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1137 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[16]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16218.8-16224.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1138 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[17]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16209.8-16215.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1140 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[19]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16200.8-16206.2"
.param INIT "0x1ED2"
.subckt LUT4 A=_zz_execute_SrcPlugin_addSub_3_1[1] B=_zz_execute_SrcPlugin_addSub_3_N_2L1_0 C=decode_to_execute_SRC2_CTRL_fast[1] D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[1]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21868.8-21874.2"
.param INIT "0x5CA3"
.subckt LUT4 A=N_1141 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast_0 Z=_zz_execute_SrcPlugin_addSub_3[20]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16191.8-16197.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1142 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[21]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16182.8-16188.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1143 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[22]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16173.8-16179.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1144 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[23]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16164.8-16170.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1145 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[24]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16155.8-16161.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1147 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[26]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16146.8-16152.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1148 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SrcPlugin_addSub_3[27]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16137.8-16143.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1150 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SrcPlugin_addSub_3[29]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16128.8-16134.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1123 B=N_1155 C=decode_to_execute_SRC2_CTRL_0_rep1 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[2]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16290.8-16296.2"
.param INIT "0x35CA"
.subckt LUT4 A=N_1151 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SrcPlugin_addSub_3[30]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15768.8-15774.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1124 B=N_1156 C=decode_to_execute_SRC2_CTRL_0_rep1 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[3]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16281.8-16287.2"
.param INIT "0x35CA"
.subckt LUT4 A=N_1125 B=N_1157 C=decode_to_execute_SRC2_CTRL_0_rep1 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[4]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16272.8-16278.2"
.param INIT "0x35CA"
.subckt LUT4 A=N_1126 B=N_4148 C=decode_to_execute_INSTRUCTION_25 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[5]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15750.8-15756.2"
.param INIT "0x1DE2"
.subckt LUT4 A=_zz_execute_SrcPlugin_addSub_3_x0 B=_zz_execute_SrcPlugin_addSub_3_1[6] C=N_1127 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[6]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21859.8-21865.2"
.param INIT "0xCA3A"
.subckt LUT4 A=N_1128 B=N_4148 C=decode_to_execute_INSTRUCTION_27 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[7]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16263.8-16269.2"
.param INIT "0x1DE2"
.subckt LUT4 A=N_1129 B=N_4148 C=decode_to_execute_INSTRUCTION_28 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[8]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16254.8-16260.2"
.param INIT "0x1DE2"
.subckt LUT4 A=N_1130 B=N_4148 C=decode_to_execute_INSTRUCTION_29 D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3[9]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16245.8-16251.2"
.param INIT "0x1DE2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_26 B=decode_to_execute_SRC2_CTRL_0_rep1 C=decode_to_execute_SRC2_CTRL_fast[1] D=decode_to_execute_SRC_USE_SUB_LESS Z=_zz_execute_SrcPlugin_addSub_3_x0
.cname _zz_execute_SrcPlugin_addSub_3_x0_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21769.8-21775.2"
.param INIT "0xD728"
.subckt LUT4 A=decode_to_execute_IS_RS1_SIGNED B=dsp_join_kb_14[15] C=GND_0 D=GND_0 Z=_zz_memory_DivPlugin_rs2_1z
.cname _zz_memory_DivPlugin_rs2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20891.8-20897.2"
.param INIT "0x8888"
.subckt LUT4 A=CsrPlugin_mie_MSIE B=CsrPlugin_mip_MSIP C=GND_0 D=GND_0 Z=_zz_when_CsrPlugin_l952_1_i_1z
.cname _zz_when_CsrPlugin_l952_1_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18359.8-18365.2"
.param INIT "0x7777"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_29 Q=_zz_when_InstructionCache_l342 SP=VCC
.cname _zz_when_InstructionCache_l342_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8217.11-8223.2"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[0] A1=dBusWishbone_DAT_MISO_regNext[16] B0=stageB_dataReadRsp_0_0 B1=stageB_dataReadRsp_0_16 C0=stageB_mmuRsp_isIoAccess C1=stageB_mmuRsp_isIoAccess D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=N_1073
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6057.11-6068.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[1] A1=dBusWishbone_DAT_MISO_regNext[17] B0=stageB_dataReadRsp_0_1 B1=stageB_dataReadRsp_0_17 C0=stageB_mmuRsp_isIoAccess C1=stageB_mmuRsp_isIoAccess D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=N_1074
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6087.11-6098.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[5] A1=dBusWishbone_DAT_MISO_regNext[21] B0=stageB_dataReadRsp_0_5 B1=stageB_dataReadRsp_0_21 C0=stageB_mmuRsp_isIoAccess C1=stageB_mmuRsp_isIoAccess D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=N_1078
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6117.11-6128.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[7] A1=dBusWishbone_DAT_MISO_regNext[23] B0=stageB_dataReadRsp_0_7 B1=stageB_dataReadRsp_0_23 C0=stageB_mmuRsp_isIoAccess_rep1 C1=stageB_mmuRsp_isIoAccess_rep1 D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=N_1080
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6147.11-6158.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[13] A1=dBusWishbone_DAT_MISO_regNext[29] B0=stageB_dataReadRsp_0_13 B1=stageB_dataReadRsp_0_29 C0=stageB_mmuRsp_isIoAccess C1=stageB_mmuRsp_isIoAccess D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6102.11-6113.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[15] A1=dBusWishbone_DAT_MISO_regNext[31] B0=stageB_dataReadRsp_0_15 B1=stageB_dataReadRsp_0_31 C0=stageB_mmuRsp_isIoAccess_rep1 C1=stageB_mmuRsp_isIoAccess_rep1 D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6132.11-6143.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=dataCache_1_io_cpu_writeBack_data_5 B=dataCache_1_io_cpu_writeBack_data_21 C=memory_to_writeBack_REGFILE_WRITE_DATA[1] D=GND_0 Z=_zz_writeBack_DBusCachedPlugin_rspShifted_2[0]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17524.8-17530.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=dBusWishbone_DAT_MISO_regNext[9] A1=dBusWishbone_DAT_MISO_regNext[25] B0=stageB_dataReadRsp_0_9 B1=stageB_dataReadRsp_0_25 C0=stageB_mmuRsp_isIoAccess C1=stageB_mmuRsp_isIoAccess D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[1] Z=_zz_writeBack_DBusCachedPlugin_rspShifted_2[1]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6072.11-6083.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=N_1074 B=_zz_writeBack_DBusCachedPlugin_rspShifted_2[1] C=memory_to_writeBack_REGFILE_WRITE_DATA[0] D=GND_0 Z=_zz_writeBack_DBusCachedPlugin_rspShifted[1]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15714.8-15720.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=dataCache_1_io_cpu_writeBack_data_0 A1=dataCache_1_io_cpu_writeBack_data_8 B0=dataCache_1_io_cpu_writeBack_data_16 B1=dataCache_1_io_cpu_writeBack_data_24 C0=memory_to_writeBack_REGFILE_WRITE_DATA[1] C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[0] Z=_zz_writeBack_DBusCachedPlugin_rspShifted[3]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6162.11-6173.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=dataCache_1_io_cpu_writeBack_data_1 A1=dataCache_1_io_cpu_writeBack_data_9 B0=dataCache_1_io_cpu_writeBack_data_17 B1=dataCache_1_io_cpu_writeBack_data_25 C0=memory_to_writeBack_REGFILE_WRITE_DATA[1] C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[0] Z=_zz_writeBack_DBusCachedPlugin_rspShifted[4]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6177.11-6188.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_1078 B=_zz_writeBack_DBusCachedPlugin_rspShifted_2[5] C=memory_to_writeBack_REGFILE_WRITE_DATA[0] D=GND_0 Z=_zz_writeBack_DBusCachedPlugin_rspShifted[5]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15706.8-15712.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=dataCache_1_io_cpu_writeBack_data_3 A1=dataCache_1_io_cpu_writeBack_data_11 B0=dataCache_1_io_cpu_writeBack_data_19 B1=dataCache_1_io_cpu_writeBack_data_27 C0=memory_to_writeBack_REGFILE_WRITE_DATA[1] C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=GND_0 D1=GND_0 SEL=memory_to_writeBack_REGFILE_WRITE_DATA[0] Z=_zz_writeBack_DBusCachedPlugin_rspShifted[6]
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6192.11-6203.2"
.param INIT0 "0xcaca"
.param INIT1 "0xcaca"
.subckt LUT4 A=N_1080 B=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] C=memory_to_writeBack_REGFILE_WRITE_DATA[0] D=GND_0 Z=_zz_writeBack_DBusCachedPlugin_rspShifted_5
.cname _zz_writeBack_DBusCachedPlugin_rspShifted_3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15698.8-15704.2"
.param INIT "0xCACA"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=dsp_split_kb_38 ADR[5]=N_1003 ADR[6]=N_5209 ADR[7]=N_1005 ADR[8]=N_1006 ADR[9]=N_1007 ADR[10]=N_5210 ADR[11]=N_1009 ADR[12]=N_1010 ADR[13]=N_1011 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=lineLoader_wordIndex_5[0] ADW[5]=lineLoader_wordIndex_5[1] ADW[6]=lineLoader_wordIndex_5[2] ADW[7]=main_basesoc_ibus_adr[3] ADW[8]=main_basesoc_ibus_adr[4] ADW[9]=main_basesoc_ibus_adr[5] ADW[10]=main_basesoc_ibus_adr[6] ADW[11]=main_basesoc_ibus_adr[7] ADW[12]=main_basesoc_ibus_adr[8] ADW[13]=main_basesoc_ibus_adr[9] CER=decodeStage_hit_error_RNIVE5V_1z CEW=_zz_iBus_rsp_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dBusWishbone_DAT_MISO_regNext[0] DI[1]=dBusWishbone_DAT_MISO_regNext[1] DI[2]=dBusWishbone_DAT_MISO_regNext[2] DI[3]=dBusWishbone_DAT_MISO_regNext[3] DI[4]=dBusWishbone_DAT_MISO_regNext[4] DI[5]=dBusWishbone_DAT_MISO_regNext[5] DI[6]=dBusWishbone_DAT_MISO_regNext[6] DI[7]=dBusWishbone_DAT_MISO_regNext[7] DI[8]=dBusWishbone_DAT_MISO_regNext[8] DI[9]=dBusWishbone_DAT_MISO_regNext[9] DI[10]=dBusWishbone_DAT_MISO_regNext[10] DI[11]=dBusWishbone_DAT_MISO_regNext[11] DI[12]=dBusWishbone_DAT_MISO_regNext[12] DI[13]=dBusWishbone_DAT_MISO_regNext[13] DI[14]=dBusWishbone_DAT_MISO_regNext[14] DI[15]=dBusWishbone_DAT_MISO_regNext[15] DI[16]=dBusWishbone_DAT_MISO_regNext[16] DI[17]=dBusWishbone_DAT_MISO_regNext[17] DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_banks_0_port1[0] DO[1]=_zz_banks_0_port1[1] DO[2]=_zz_banks_0_port1[2] DO[3]=_zz_banks_0_port1[3] DO[4]=_zz_banks_0_port1[4] DO[5]=_zz_banks_0_port1[5] DO[6]=_zz_banks_0_port1[6] DO[7]=dsp_join_kb_5[3] DO[8]=_zz_banks_0_port1[8] DO[9]=dsp_join_kb_5[0] DO[10]=dsp_join_kb_5[1] DO[11]=dsp_join_kb_5[2] DO[12]=dsp_join_kb_6[4] DO[13]=dsp_join_kb_6[5] DO[14]=dsp_join_kb_6[6] DO[15]=dsp_join_kb_6[7] DO[16]=dsp_join_kb_6[8] DO[17]=dsp_join_kb_6[9] DO[18]=banks_0_banks_0_0_0_DO[18] DO[19]=banks_0_banks_0_0_0_DO[19] DO[20]=banks_0_banks_0_0_0_DO[20] DO[21]=banks_0_banks_0_0_0_DO[21] DO[22]=banks_0_banks_0_0_0_DO[22] DO[23]=banks_0_banks_0_0_0_DO[23] DO[24]=banks_0_banks_0_0_0_DO[24] DO[25]=banks_0_banks_0_0_0_DO[25] DO[26]=banks_0_banks_0_0_0_DO[26] DO[27]=banks_0_banks_0_0_0_DO[27] DO[28]=banks_0_banks_0_0_0_DO[28] DO[29]=banks_0_banks_0_0_0_DO[29] DO[30]=banks_0_banks_0_0_0_DO[30] DO[31]=banks_0_banks_0_0_0_DO[31] DO[32]=banks_0_banks_0_0_0_DO[32] DO[33]=banks_0_banks_0_0_0_DO[33] DO[34]=banks_0_banks_0_0_0_DO[34] DO[35]=banks_0_banks_0_0_0_DO[35] ONEBITERR=banks_0_banks_0_0_0_ONEBITERR RST=GND_0 TWOBITERR=banks_0_banks_0_0_0_TWOBITERR
.cname banks_0_banks_0_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22891.10-22905.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[7] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[15]
.cname banks_0_banks_0_0_0_RNIKBTI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10234.8-10240.2"
.param INIT "0xB8B8"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[8] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[16]
.cname banks_0_banks_0_0_0_RNILCTI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10242.8-10248.2"
.param INIT "0xB8B8"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[9] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[17]
.cname banks_0_banks_0_0_0_RNIMDTI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10250.8-10256.2"
.param INIT "0xB8B8"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=dsp_split_kb_38 ADR[5]=N_1003 ADR[6]=N_5209 ADR[7]=N_1005 ADR[8]=N_1006 ADR[9]=N_1007 ADR[10]=N_5210 ADR[11]=N_1009 ADR[12]=N_1010 ADR[13]=N_1011 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=lineLoader_wordIndex_5[0] ADW[5]=lineLoader_wordIndex_5[1] ADW[6]=lineLoader_wordIndex_5[2] ADW[7]=main_basesoc_ibus_adr[3] ADW[8]=main_basesoc_ibus_adr[4] ADW[9]=main_basesoc_ibus_adr[5] ADW[10]=main_basesoc_ibus_adr[6] ADW[11]=main_basesoc_ibus_adr[7] ADW[12]=main_basesoc_ibus_adr[8] ADW[13]=main_basesoc_ibus_adr[9] CER=decodeStage_hit_error_RNIVE5V_1z CEW=_zz_iBus_rsp_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dBusWishbone_DAT_MISO_regNext[18] DI[1]=dBusWishbone_DAT_MISO_regNext[19] DI[2]=dBusWishbone_DAT_MISO_regNext[20] DI[3]=dBusWishbone_DAT_MISO_regNext[21] DI[4]=dBusWishbone_DAT_MISO_regNext[22] DI[5]=dBusWishbone_DAT_MISO_regNext[23] DI[6]=dBusWishbone_DAT_MISO_regNext[24] DI[7]=dBusWishbone_DAT_MISO_regNext[25] DI[8]=dBusWishbone_DAT_MISO_regNext[26] DI[9]=dBusWishbone_DAT_MISO_regNext[27] DI[10]=dBusWishbone_DAT_MISO_regNext[28] DI[11]=dBusWishbone_DAT_MISO_regNext[29] DI[12]=dBusWishbone_DAT_MISO_regNext[30] DI[13]=dBusWishbone_DAT_MISO_regNext[31] DI[14]=GND_0 DI[15]=GND_0 DI[16]=GND_0 DI[17]=GND_0 DI[18]=GND_0 DI[19]=GND_0 DI[20]=GND_0 DI[21]=GND_0 DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=dsp_join_kb_6[10] DO[1]=dsp_join_kb_6[11] DO[2]=dsp_join_kb_6[3] DO[3]=IBusCachedPlugin_cache_io_cpu_fetch_data DO[4]=dsp_join_kb_6[0] DO[5]=dsp_join_kb_6[1] DO[6]=dsp_join_kb_6[2] DO[7]=_zz_banks_0_port1[25] DO[8]=_zz_banks_0_port1[26] DO[9]=_zz_banks_0_port1[27] DO[10]=_zz_banks_0_port1[28] DO[11]=_zz_banks_0_port1[29] DO[12]=_zz_banks_0_port1[30] DO[13]=dsp_join_kb_5[4] DO[14]=banks_0_banks_0_0_1_DO[14] DO[15]=banks_0_banks_0_0_1_DO[15] DO[16]=banks_0_banks_0_0_1_DO[16] DO[17]=banks_0_banks_0_0_1_DO[17] DO[18]=banks_0_banks_0_0_1_DO[18] DO[19]=banks_0_banks_0_0_1_DO[19] DO[20]=banks_0_banks_0_0_1_DO[20] DO[21]=banks_0_banks_0_0_1_DO[21] DO[22]=banks_0_banks_0_0_1_DO[22] DO[23]=banks_0_banks_0_0_1_DO[23] DO[24]=banks_0_banks_0_0_1_DO[24] DO[25]=banks_0_banks_0_0_1_DO[25] DO[26]=banks_0_banks_0_0_1_DO[26] DO[27]=banks_0_banks_0_0_1_DO[27] DO[28]=banks_0_banks_0_0_1_DO[28] DO[29]=banks_0_banks_0_0_1_DO[29] DO[30]=banks_0_banks_0_0_1_DO[30] DO[31]=banks_0_banks_0_0_1_DO[31] DO[32]=banks_0_banks_0_0_1_DO[32] DO[33]=banks_0_banks_0_0_1_DO[33] DO[34]=banks_0_banks_0_0_1_DO[34] DO[35]=banks_0_banks_0_0_1_DO[35] ONEBITERR=banks_0_banks_0_0_1_ONEBITERR RST=GND_0 TWOBITERR=banks_0_banks_0_0_1_TWOBITERR
.cname banks_0_banks_0_0_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22868.10-22882.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X18"
.param DATA_WIDTH_W "X18"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[11] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[19]
.cname banks_0_banks_0_0_1_RNI0JER
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10266.8-10272.2"
.param INIT "0xB8B8"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_fetch_data B=decode_arbitration_isStuckByOthers C=dsp_join_kb_4[0] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[21]
.cname banks_0_banks_0_0_1_RNI41CQ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10282.8-10288.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_arbitration_isStuckByOthers B=dsp_join_kb_6[0] C=dsp_join_kb_6_2[0] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[22]
.cname banks_0_banks_0_0_1_RNIE4TI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10290.8-10296.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_arbitration_isStuckByOthers B=dsp_join_kb_6[1] C=dsp_join_kb_6_2[1] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[23]
.cname banks_0_banks_0_0_1_RNIF5TI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10298.8-10304.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_arbitration_isStuckByOthers B=dsp_join_kb_6[2] C=dsp_join_kb_6_2[2] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[24]
.cname banks_0_banks_0_0_1_RNIG6TI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10306.8-10312.2"
.param INIT "0xE4E4"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[3] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[20]
.cname banks_0_banks_0_0_1_RNIH7TI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10274.8-10280.2"
.param INIT "0xB8B8"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] B=decode_arbitration_isStuckByOthers C=dsp_join_kb_6[10] D=GND_0 Z=decode_INSTRUCTION_ANTICIPATED[18]
.cname banks_0_banks_0_0_1_RNIVHER
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10258.8-10264.2"
.param INIT "0xB8B8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[3] C=main_basesoc_ibus_adr[3] D=GND_0 Z=N_103
.cname builder_array_muxed0_i_m2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20121.8-20127.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[0] C=GND_0 D=GND_0 Z=builder_array_muxed1[0]
.cname builder_array_muxed1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20576.8-20582.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[10] C=GND_0 D=GND_0 Z=builder_array_muxed1[10]
.cname builder_array_muxed1_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20585.8-20591.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[11] C=GND_0 D=GND_0 Z=builder_array_muxed1[11]
.cname builder_array_muxed1_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20450.8-20456.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[12] C=GND_0 D=GND_0 Z=builder_array_muxed1[12]
.cname builder_array_muxed1_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20729.8-20735.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[13] C=GND_0 D=GND_0 Z=builder_array_muxed1[13]
.cname builder_array_muxed1_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20549.8-20555.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[14] C=GND_0 D=GND_0 Z=builder_array_muxed1[14]
.cname builder_array_muxed1_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20486.8-20492.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[15] C=GND_0 D=GND_0 Z=builder_array_muxed1[15]
.cname builder_array_muxed1_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20720.8-20726.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[16] C=GND_0 D=GND_0 Z=builder_array_muxed1[16]
.cname builder_array_muxed1_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20495.8-20501.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[17] C=GND_0 D=GND_0 Z=builder_array_muxed1[17]
.cname builder_array_muxed1_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20711.8-20717.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[18] C=GND_0 D=GND_0 Z=builder_array_muxed1[18]
.cname builder_array_muxed1_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20702.8-20708.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[19] C=GND_0 D=GND_0 Z=builder_array_muxed1[19]
.cname builder_array_muxed1_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20621.8-20627.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[1] C=GND_0 D=GND_0 Z=builder_array_muxed1[1]
.cname builder_array_muxed1_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20522.8-20528.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[20] C=GND_0 D=GND_0 Z=builder_array_muxed1[20]
.cname builder_array_muxed1_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20693.8-20699.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[21] C=GND_0 D=GND_0 Z=builder_array_muxed1[21]
.cname builder_array_muxed1_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20684.8-20690.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[22] C=GND_0 D=GND_0 Z=builder_array_muxed1[22]
.cname builder_array_muxed1_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20675.8-20681.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[23] C=GND_0 D=GND_0 Z=builder_array_muxed1[23]
.cname builder_array_muxed1_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20594.8-20600.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[24] C=GND_0 D=GND_0 Z=builder_array_muxed1[24]
.cname builder_array_muxed1_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20504.8-20510.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[25] C=GND_0 D=GND_0 Z=builder_array_muxed1[25]
.cname builder_array_muxed1_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20612.8-20618.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[27] C=GND_0 D=GND_0 Z=builder_array_muxed1[27]
.cname builder_array_muxed1_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20639.8-20645.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[28] C=GND_0 D=GND_0 Z=builder_array_muxed1[28]
.cname builder_array_muxed1_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20513.8-20519.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[29] C=GND_0 D=GND_0 Z=builder_array_muxed1[29]
.cname builder_array_muxed1_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20603.8-20609.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[2] C=GND_0 D=GND_0 Z=builder_array_muxed1[2]
.cname builder_array_muxed1_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20468.8-20474.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[30] C=GND_0 D=GND_0 Z=builder_array_muxed1[30]
.cname builder_array_muxed1_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20630.8-20636.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[31] C=GND_0 D=GND_0 Z=builder_array_muxed1[31]
.cname builder_array_muxed1_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20648.8-20654.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[3] C=GND_0 D=GND_0 Z=builder_array_muxed1[3]
.cname builder_array_muxed1_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20657.8-20663.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[4] C=GND_0 D=GND_0 Z=builder_array_muxed1[4]
.cname builder_array_muxed1_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20756.8-20762.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[5] C=GND_0 D=GND_0 Z=builder_array_muxed1[5]
.cname builder_array_muxed1_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20324.8-20330.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[6] C=GND_0 D=GND_0 Z=builder_array_muxed1[6]
.cname builder_array_muxed1_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20747.8-20753.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[7] C=GND_0 D=GND_0 Z=builder_array_muxed1[7]
.cname builder_array_muxed1_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20567.8-20573.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[8] C=GND_0 D=GND_0 Z=builder_array_muxed1[8]
.cname builder_array_muxed1_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20738.8-20744.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[9] C=GND_0 D=GND_0 Z=builder_array_muxed1[9]
.cname builder_array_muxed1_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20558.8-20564.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[0] C=builder_grant D=GND_0 Z=dsp_join_kb_0[0]
.cname builder_basesoc_dat_w[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4341.8-4347.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[10] C=builder_grant D=GND_0 Z=dsp_join_kb_0[10]
.cname builder_basesoc_dat_w[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4242.8-4248.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[11] C=builder_grant D=GND_0 Z=dsp_join_kb_0[11]
.cname builder_basesoc_dat_w[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4251.8-4257.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[12] C=builder_grant D=GND_0 Z=dsp_join_kb_0[12]
.cname builder_basesoc_dat_w[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4269.8-4275.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[13] C=builder_grant D=GND_0 Z=dsp_join_kb_0[13]
.cname builder_basesoc_dat_w[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4359.8-4365.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[14] C=builder_grant D=GND_0 Z=dsp_join_kb_0[14]
.cname builder_basesoc_dat_w[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4278.8-4284.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[15] C=builder_grant D=GND_0 Z=dsp_join_kb_0[15]
.cname builder_basesoc_dat_w[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4098.8-4104.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[16] C=builder_grant D=GND_0 Z=dsp_join_kb_0[16]
.cname builder_basesoc_dat_w[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4287.8-4293.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[17] C=builder_grant D=GND_0 Z=dsp_join_kb_0[17]
.cname builder_basesoc_dat_w[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4179.8-4185.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[18] C=builder_grant D=GND_0 Z=dsp_join_kb_0[18]
.cname builder_basesoc_dat_w[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4143.8-4149.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[19] C=builder_grant D=GND_0 Z=dsp_join_kb_0[19]
.cname builder_basesoc_dat_w[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4233.8-4239.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[1] C=builder_grant D=GND_0 Z=dsp_join_kb_0[1]
.cname builder_basesoc_dat_w[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4350.8-4356.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[20] C=builder_grant D=GND_0 Z=dsp_join_kb_0[20]
.cname builder_basesoc_dat_w[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4107.8-4113.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[21] C=builder_grant D=GND_0 Z=dsp_join_kb_0[21]
.cname builder_basesoc_dat_w[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4197.8-4203.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[22] C=builder_grant D=GND_0 Z=dsp_join_kb_0[22]
.cname builder_basesoc_dat_w[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4188.8-4194.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[23] C=builder_grant D=GND_0 Z=dsp_join_kb_0[23]
.cname builder_basesoc_dat_w[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4260.8-4266.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[24] C=builder_grant D=GND_0 Z=dsp_join_kb_0[24]
.cname builder_basesoc_dat_w[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4323.8-4329.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[25] C=builder_grant D=GND_0 Z=dsp_join_kb_0[25]
.cname builder_basesoc_dat_w[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4224.8-4230.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[27] C=builder_grant D=GND_0 Z=dsp_join_kb_0[26]
.cname builder_basesoc_dat_w[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4206.8-4212.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[28] C=builder_grant D=GND_0 Z=dsp_join_kb_0[27]
.cname builder_basesoc_dat_w[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4332.8-4338.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[29] C=builder_grant D=GND_0 Z=dsp_join_kb_0[28]
.cname builder_basesoc_dat_w[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4215.8-4221.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[2] C=builder_grant D=GND_0 Z=dsp_join_kb_0[2]
.cname builder_basesoc_dat_w[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4368.8-4374.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[30] C=builder_grant D=GND_0 Z=dsp_join_kb_0[29]
.cname builder_basesoc_dat_w[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4134.8-4140.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[31] C=builder_grant D=GND_0 Z=dsp_join_kb_0[30]
.cname builder_basesoc_dat_w[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4116.8-4122.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[3] C=builder_grant D=GND_0 Z=dsp_join_kb_0[3]
.cname builder_basesoc_dat_w[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4125.8-4131.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[4] C=builder_grant D=GND_0 Z=dsp_join_kb_0[4]
.cname builder_basesoc_dat_w[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4152.8-4158.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[5] C=builder_grant D=GND_0 Z=dsp_join_kb_0[5]
.cname builder_basesoc_dat_w[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4530.8-4536.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[6] C=builder_grant D=GND_0 Z=dsp_join_kb_0[6]
.cname builder_basesoc_dat_w[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4161.8-4167.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[7] C=builder_grant D=GND_0 Z=dsp_join_kb_0[7]
.cname builder_basesoc_dat_w[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4296.8-4302.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[8] C=builder_grant D=GND_0 Z=dsp_join_kb_0[8]
.cname builder_basesoc_dat_w[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4170.8-4176.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[9] C=builder_grant D=GND_0 Z=dsp_join_kb_0[9]
.cname builder_basesoc_dat_w[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4305.8-4311.2"
.param INIT "0x4040"
.subckt LUT4 A=N_103 B=N_167 C=builder_basesoc_next_state_0_sqmuxa_0_a2_1 D=GND_0 Z=builder_basesoc_adr_3
.cname builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIKCNK
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12463.8-12469.2"
.param INIT "0x8080"
.subckt LUT4 A=N_167 B=builder_basesoc_next_state_0_sqmuxa_0_a2_1 C=builder_array_muxed0[4] D=GND_0 Z=builder_basesoc_adr_4
.cname builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIM5IU
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12472.8-12478.2"
.param INIT "0x8080"
.subckt LUT4 A=N_167 B=builder_basesoc_next_state_0_sqmuxa_0_a2_1 C=builder_array_muxed0[5] D=GND_0 Z=builder_basesoc_adr_5
.cname builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIO7IU
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12481.8-12487.2"
.param INIT "0x8080"
.subckt LUT4 A=N_167 B=builder_basesoc_next_state_0_sqmuxa_0_a2_1 C=builder_array_muxed0[2] D=GND_0 Z=builder_basesoc_adr_2
.cname builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIVT7F1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12454.8-12460.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_out B=builder_grant C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=builder_basesoc_next_state_0_sqmuxa_0_a2_1
.cname builder_basesoc_next_state_0_sqmuxa_0_a2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14858.8-14864.2"
.param INIT "0xA280"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961_1z B=builder_slave_sel_2_0_a2_0_8_0 C=builder_slave_sel_r_r_0_a2_0_out D=main_wren0_0_a2_1_0_1z Z=builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z
.cname builder_basesoc_next_state_0_sqmuxa_0_a2dup
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14121.8-14127.2"
.param INIT "0x8000"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961_1z B=main_bus_ack_r_0_o2_RNILKOR1_1z C=builder_basesoc_next_state_0_sqmuxa_0_a2dup_x D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z Z=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3
.cname builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_RNI76AP3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21823.8-21829.2"
.param INIT "0x7F5F"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_8_0 B=builder_slave_sel_r_r_0_a2_0_out C=main_wren0_0_a2_1_0_1z D=GND_0 Z=builder_basesoc_next_state_0_sqmuxa_0_a2dup_x
.cname builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21814.8-21820.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z B=sys_rst C=GND_0 D=GND_0 Z=builder_basesoc_next_state_1_sqmuxa_1_1z
.cname builder_basesoc_next_state_1_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12490.8-12496.2"
.param INIT "0x2222"
.subckt LUT4 A=main_basesoc_rx_count[1] B=main_basesoc_rx_count[2] C=GND_0 D=GND_0 Z=builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1
.cname builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21098.8-21104.2"
.param INIT "0x1111"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=main_basesoc_rx_rx_d C=builder_regs1 D=builder_basesoc_rs232phyrx_next_state_0_sqmuxa Z=N_110
.cname builder_basesoc_rs232phyrx_next_state_0_sqmuxa_RNI7FCU
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3936.8-3942.2"
.param INIT "0x04AE"
.subckt LUT4 A=CO0_0 B=builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1 C=main_basesoc_rx_count[3] D=main_basesoc_rx_tick Z=builder_basesoc_rs232phyrx_next_state_0_sqmuxa
.cname builder_basesoc_rs232phyrx_next_state_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17705.8-17711.2"
.param INIT "0x8000"
.subckt LUT4 A=main_basesoc_tx_count[1] B=main_basesoc_tx_count[2] C=GND_0 D=GND_0 Z=builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0
.cname builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21107.8-21113.2"
.param INIT "0x1111"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_readable B=builder_basesoc_rs232phytx_next_state_0_sqmuxa_1 C=un1_main_basesoc_uart_tx_fifo_level0_0[4] D=main_basesoc_uart_tx_fifo_syncfifo_re_1 Z=N_148
.cname builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_RNIS7GE
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4314.8-4320.2"
.param INIT "0xF2FF"
.subckt LUT4 A=builder_basesoc_rs232phytx_next_state_0_sqmuxa B=builder_basesoc_rs232phytx_state C=GND_0 D=GND_0 Z=builder_basesoc_rs232phytx_next_state_0_sqmuxa_1
.cname builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16092.8-16098.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_basesoc_rs232phytx_next_state_0_sqmuxa B=builder_basesoc_rs232phytx_state C=main_basesoc_uart_tx_fifo_readable D=GND_0 Z=un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0
.cname builder_basesoc_rs232phytx_next_state_0_sqmuxa_RNI610E
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14893.8-14899.2"
.param INIT "0xB8B8"
.subckt LUT4 A=CO0_0_0 B=builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0 C=main_basesoc_tx_count[3] D=main_basesoc_tx_tick Z=builder_basesoc_rs232phytx_next_state_0_sqmuxa
.cname builder_basesoc_rs232phytx_next_state_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17714.8-17720.2"
.param INIT "0x8000"
.subckt LUT4 A=sys_rst B=builder_count_1_cry_11_0_S1 C=builder_wait D=GND_0 Z=builder_count_r_0
.cname builder_count_r[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13109.8-13115.2"
.param INIT "0x4040"
.subckt LUT4 A=sys_rst B=builder_count_1_cry_15_0_S0 C=builder_wait D=GND_0 Z=builder_count_r_3
.cname builder_count_r[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13100.8-13106.2"
.param INIT "0x4040"
.subckt LUT4 A=N_175 B=iBusWishbone_STB_RNIBI961_1z C=builder_array_muxed0[9] D=builder_array_muxed0[10] Z=builder_csr_bankarray_csrbank0_sel_0
.cname builder_csr_bankarray_csrbank0_sel_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12400.8-12406.2"
.param INIT "0x777F"
.subckt LUT4 A=builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z B=builder_csr_bankarray_csrbank0_sel_0 C=builder_array_muxed0[13] D=GND_0 Z=builder_csr_bankarray_csrbank0_sel_1_1z
.cname builder_csr_bankarray_csrbank0_sel_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11901.8-11907.2"
.param INIT "0x4C4C"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1_1z B=builder_csr_bankarray_csrbank0_sel_2 C=builder_csr_bankarray_interface0_bank_bus_dat_r9 D=builder_csr_bankarray_interface0_bank_bus_dat_r10 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso
.cname builder_csr_bankarray_csrbank0_sel_1_RNISM191
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21592.8-21598.2"
.param INIT "0x777F"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1_1z B=builder_csr_bankarray_csrbank0_sel_2 C=builder_csr_bankarray_interface0_bank_bus_dat_r9 D=builder_csr_bankarray_interface0_bank_bus_dat_r10 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux
.cname builder_csr_bankarray_csrbank0_sel_1_RNISM191_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8897.8-8903.2"
.param INIT "0x777F"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1_1z B=builder_csr_bankarray_csrbank0_sel_2 C=builder_csr_bankarray_interface0_bank_bus_dat_r8 D=main_basesoc_reset_storage[0] Z=builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1
.cname builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8718.8-8724.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1 B=builder_csr_bankarray_interface0_bank_bus_dat_r_6_1 C=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]
.cname builder_csr_bankarray_csrbank0_sel_1_RNIVAVD3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21583.8-21589.2"
.param INIT "0xA3A3"
.subckt LUT4 A=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0 B=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1 C=builder_basesoc_we D=builder_csr_bankarray_interface0_bank_bus_dat_r8 Z=builder_csr_bankarray_csrbank1_out0_re_1z
.cname builder_csr_bankarray_csrbank1_out0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8879.8-8885.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel_1z C=builder_csr_bankarray_interface0_bank_bus_dat_r9 D=GND_0 Z=builder_csr_bankarray_csrbank2_reload0_re_1z
.cname builder_csr_bankarray_csrbank2_reload0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9392.8-9398.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_0 B=builder_array_muxed0[13] C=builder_csr_bankarray_csrbank0_sel_2 D=GND_0 Z=builder_csr_bankarray_csrbank2_sel_1z
.cname builder_csr_bankarray_csrbank2_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21215.8-21221.2"
.param INIT "0x2020"
.subckt LUT4 A=N_175 B=iBusWishbone_STB_RNIBI961_1z C=builder_array_muxed0[9] D=builder_array_muxed0[10] Z=builder_csr_bankarray_csrbank2_sel_0
.cname builder_csr_bankarray_csrbank2_sel_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12409.8-12415.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_N_7_mux B=builder_m4_e_1 C=builder_basesoc_we D=builder_csr_bankarray_csrbank2_sel_1z Z=N_443_0
.cname builder_csr_bankarray_csrbank2_sel_RNIMR7I6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9338.8-9344.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r22_1 B=builder_basesoc_we C=builder_csr_bankarray_csrbank3_sel D=builder_csr_bankarray_interface2_bank_bus_dat_r21_2 Z=builder_csr_bankarray_csrbank3_ev_enable0_re_1z
.cname builder_csr_bankarray_csrbank3_ev_enable0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8888.8-8894.2"
.param INIT "0x8000"
.subckt LUT4 A=N_167 B=iBusWishbone_STB_RNIBI961_1z C=builder_slave_sel_r_r_0_a2_0_out D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z Z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13055.8-13061.2"
.param INIT "0xFF7F"
.subckt LUT4 A=N_175 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 C=main_m1_e_0_1 D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z Z=un1_N_7_mux_i_a0_0
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNI9E4L1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11491.8-11497.2"
.param INIT "0x8000"
.subckt LUT4 A=main_bus_ack_r_0_o2_RNIONOR1_1z B=main_bus_ack_r_0_o2_RNILKOR1_1z C=un1_N_7_mux_i_a0_0 D=un1_N_7_mux_i_a0_1 Z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21265.8-21271.2"
.param INIT "0x1000"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1_1z C=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z Z=builder_m4_e_1
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNISLC32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11662.8-11668.2"
.param INIT "0x7500"
.subckt LUT4 A=builder_array_muxed0[4] B=builder_array_muxed0[5] C=builder_array_muxed0[6] D=builder_array_muxed0[7] Z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16827.8-16833.2"
.param INIT "0x0001"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1_1z B=builder_csr_bankarray_csrbank0_sel_2 C=builder_csr_bankarray_interface0_bank_bus_dat_r8 D=main_basesoc_reset_storage[1] Z=N_455
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8942.8-8948.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[10] C=un1_main_basesoc_bus_errors_1_0[10] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[10]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9829.8-9835.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[11] C=un1_main_basesoc_bus_errors_1_0[11] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[11]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9821.8-9827.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[12] C=un1_main_basesoc_bus_errors_1_0[12] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[12]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9813.8-9819.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[13] C=un1_main_basesoc_bus_errors_1_0[13] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[13]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9805.8-9811.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[14] C=un1_main_basesoc_bus_errors_1_0[14] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[14]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9797.8-9803.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[15] C=un1_main_basesoc_bus_errors_1_0[15] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[15]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9789.8-9795.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[16] C=un1_main_basesoc_bus_errors_1_0[16] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[16]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9781.8-9787.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[17] C=un1_main_basesoc_bus_errors_1_0[17] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[17]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9773.8-9779.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[18] C=un1_main_basesoc_bus_errors_1_0[18] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[18]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9765.8-9771.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[19] C=un1_main_basesoc_bus_errors_1_0[19] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[19]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9757.8-9763.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[20] C=un1_main_basesoc_bus_errors_1_0[20] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[20]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9749.8-9755.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[21] C=un1_main_basesoc_bus_errors_1_0[21] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[21]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9741.8-9747.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[22] C=un1_main_basesoc_bus_errors_1_0[22] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[22]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9733.8-9739.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[23] C=un1_main_basesoc_bus_errors_1_0[23] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[23]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9725.8-9731.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[24] C=un1_main_basesoc_bus_errors_1_0[24] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[24]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9717.8-9723.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[25] C=un1_main_basesoc_bus_errors_1_0[25] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[25]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9709.8-9715.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[26] C=un1_main_basesoc_bus_errors_1_0[26] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[26]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9701.8-9707.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[27] C=un1_main_basesoc_bus_errors_1_0[27] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[27]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9693.8-9699.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[28] C=un1_main_basesoc_bus_errors_1_0[28] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[28]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9685.8-9691.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[29] C=un1_main_basesoc_bus_errors_1_0[29] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[29]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9677.8-9683.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[2] C=un1_main_basesoc_bus_errors_1_0[2] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[2]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9893.8-9899.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[30] C=un1_main_basesoc_bus_errors_1_0[30] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[30]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9669.8-9675.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[31] C=un1_main_basesoc_bus_errors_1_0[31] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[31]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9661.8-9667.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[3] C=un1_main_basesoc_bus_errors_1_0[3] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[3]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9885.8-9891.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[4] C=un1_main_basesoc_bus_errors_1_0[4] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[4]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9877.8-9883.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[5] C=un1_main_basesoc_bus_errors_1_0[5] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[5]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9869.8-9875.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[6] C=un1_main_basesoc_bus_errors_1_0[6] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[6]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9861.8-9867.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[7] C=un1_main_basesoc_bus_errors_1_0[7] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[7]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9853.8-9859.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[8] C=un1_main_basesoc_bus_errors_1_0[8] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[8]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9845.8-9851.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[9] C=un1_main_basesoc_bus_errors_1_0[9] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6[9]
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9837.8-9843.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10 B=main_basesoc_scratch_storage[0] C=un1_main_basesoc_bus_errors_1_0[0] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r_6_1
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_6_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21575.8-21581.2"
.param INIT "0x1B1B"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux Q=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_muxf SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8202.11-8208.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=main_basesoc_scratch_storage[1] Q=main_basesoc_scratch_storagef SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8195.11-8201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_main_basesoc_bus_errors_1_0[1] Q=un1_main_basesoc_bus_errors_1_0f SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8188.11-8194.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=builder_csr_bankarray_interface0_bank_bus_dat_r10 Q=builder_csr_bankarray_interface0_bank_bus_dat_r10f SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8181.11-8187.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_455 Q=builder_csr_bankarray_interface0_bank_bus_dat_r_pipe SP=VCC
.cname builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8209.11-8215.2"
.subckt LUT4 A=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0 B=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1 C=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 D=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 Z=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_RNID8GS
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8834.8-8840.2"
.param INIT "0x7FFF"
.subckt LUT4 A=N_175 B=iBusWishbone_STB_RNIBI961_1z C=builder_array_muxed0[9] D=builder_array_muxed0[10] Z=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12418.8-12424.2"
.param INIT "0x0800"
.subckt LUT4 A=builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z B=builder_array_muxed0[11] C=builder_array_muxed0[12] D=builder_array_muxed0[13] Z=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1
.cname builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12107.8-12113.2"
.param INIT "0x5557"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[10] C=main_basesoc_timer_reload_storage_m[10] D=main_basesoc_timer_value_status[10] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[10]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8665.8-8671.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[11] C=main_basesoc_timer_reload_storage_m[11] D=main_basesoc_timer_value_status[11] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[11]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8575.8-8581.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[12] C=main_basesoc_timer_reload_storage_m[12] D=main_basesoc_timer_value_status[12] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[12]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8683.8-8689.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[13] C=main_basesoc_timer_reload_storage_m[13] D=main_basesoc_timer_value_status[13] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[13]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8539.8-8545.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[14] C=main_basesoc_timer_reload_storage_m[14] D=main_basesoc_timer_value_status[14] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[14]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8440.8-8446.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[15] C=main_basesoc_timer_reload_storage_m[15] D=main_basesoc_timer_value_status[15] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[15]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8674.8-8680.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[16] C=main_basesoc_timer_reload_storage_m[16] D=main_basesoc_timer_value_status[16] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[16]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8557.8-8563.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[17] C=main_basesoc_timer_reload_storage_m[17] D=main_basesoc_timer_value_status[17] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[17]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8476.8-8482.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[18] C=main_basesoc_timer_reload_storage_m[18] D=main_basesoc_timer_value_status[18] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[18]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8485.8-8491.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[19] C=main_basesoc_timer_reload_storage_m[19] D=main_basesoc_timer_value_status[19] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[19]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8467.8-8473.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[1] C=main_basesoc_timer_reload_storage_m[1] D=main_basesoc_timer_value_status[1] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[1]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8512.8-8518.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[20] C=main_basesoc_timer_reload_storage_m[20] D=main_basesoc_timer_value_status[20] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[20]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8629.8-8635.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[21] C=main_basesoc_timer_reload_storage_m[21] D=main_basesoc_timer_value_status[21] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[21]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8638.8-8644.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[22] C=main_basesoc_timer_reload_storage_m[22] D=main_basesoc_timer_value_status[22] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[22]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8647.8-8653.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[23] C=main_basesoc_timer_reload_storage_m[23] D=main_basesoc_timer_value_status[23] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[23]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8458.8-8464.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[24] C=main_basesoc_timer_reload_storage_m[24] D=main_basesoc_timer_value_status[24] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[24]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8620.8-8626.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[25] C=main_basesoc_timer_reload_storage_m[25] D=main_basesoc_timer_value_status[25] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[25]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8503.8-8509.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[26] C=main_basesoc_timer_reload_storage_m[26] D=main_basesoc_timer_value_status[26] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[26]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8692.8-8698.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[27] C=main_basesoc_timer_reload_storage_m[27] D=main_basesoc_timer_value_status[27] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[27]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8494.8-8500.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[28] C=main_basesoc_timer_reload_storage_m[28] D=main_basesoc_timer_value_status[28] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[28]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8530.8-8536.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[29] C=main_basesoc_timer_reload_storage_m[29] D=main_basesoc_timer_value_status[29] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[29]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8701.8-8707.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[2] C=main_basesoc_timer_reload_storage_m[2] D=main_basesoc_timer_value_status[2] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[2]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8521.8-8527.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[31] C=main_basesoc_timer_reload_storage_m[31] D=main_basesoc_timer_value_status[31] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[31]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8449.8-8455.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[3] C=main_basesoc_timer_reload_storage_m[3] D=main_basesoc_timer_value_status[3] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[3]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8548.8-8554.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[4] C=main_basesoc_timer_reload_storage_m[4] D=main_basesoc_timer_value_status[4] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[4]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8584.8-8590.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[5] C=main_basesoc_timer_reload_storage_m[5] D=main_basesoc_timer_value_status[5] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[5]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8593.8-8599.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[6] C=main_basesoc_timer_reload_storage_m[6] D=main_basesoc_timer_value_status[6] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[6]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8602.8-8608.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[7] C=main_basesoc_timer_reload_storage_m[7] D=main_basesoc_timer_value_status[7] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[7]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8611.8-8617.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[8] C=main_basesoc_timer_reload_storage_m[8] D=main_basesoc_timer_value_status[8] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[8]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8566.8-8572.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[9] C=main_basesoc_timer_reload_storage_m[9] D=main_basesoc_timer_value_status[9] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[9]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8656.8-8662.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[10] Z=main_basesoc_timer_load_storage_m[10]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9140.8-9146.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[11] Z=main_basesoc_timer_load_storage_m[11]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9086.8-9092.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[12] Z=main_basesoc_timer_load_storage_m[12]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9194.8-9200.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[13] Z=main_basesoc_timer_load_storage_m[13]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9041.8-9047.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[14] Z=main_basesoc_timer_load_storage_m[14]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8951.8-8957.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[15] Z=main_basesoc_timer_load_storage_m[15]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9077.8-9083.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[16] Z=main_basesoc_timer_load_storage_m[16]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9068.8-9074.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[17] Z=main_basesoc_timer_load_storage_m[17]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8969.8-8975.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[18] Z=main_basesoc_timer_load_storage_m[18]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8852.8-8858.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[19] Z=main_basesoc_timer_load_storage_m[19]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8978.8-8984.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[1] Z=main_basesoc_timer_load_storage_m[1]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8996.8-9002.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[20] Z=main_basesoc_timer_load_storage_m[20]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9149.8-9155.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[21] Z=main_basesoc_timer_load_storage_m[21]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9158.8-9164.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[22] Z=main_basesoc_timer_load_storage_m[22]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9167.8-9173.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[23] Z=main_basesoc_timer_load_storage_m[23]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8987.8-8993.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[24] Z=main_basesoc_timer_load_storage_m[24]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9176.8-9182.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[25] Z=main_basesoc_timer_load_storage_m[25]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9014.8-9020.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_split_kb_1 Z=main_basesoc_timer_load_storage_m[26]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9185.8-9191.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[26] Z=main_basesoc_timer_load_storage_m[27]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9023.8-9029.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[27] Z=main_basesoc_timer_load_storage_m[28]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9050.8-9056.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[28] Z=main_basesoc_timer_load_storage_m[29]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9059.8-9065.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[2] Z=main_basesoc_timer_load_storage_m[2]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9005.8-9011.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[30] Z=main_basesoc_timer_load_storage_m[31]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8960.8-8966.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[3] Z=main_basesoc_timer_load_storage_m[3]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9032.8-9038.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[4] Z=main_basesoc_timer_load_storage_m[4]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9095.8-9101.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[5] Z=main_basesoc_timer_load_storage_m[5]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9104.8-9110.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[6] Z=main_basesoc_timer_load_storage_m[6]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9113.8-9119.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[7] Z=main_basesoc_timer_load_storage_m[7]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9122.8-9128.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[8] Z=main_basesoc_timer_load_storage_m[8]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8843.8-8849.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel_1z D=dsp_join_kb[9] Z=main_basesoc_timer_load_storage_m[9]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9131.8-9137.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[10] D=GND_0 Z=main_basesoc_timer_reload_storage_m[10]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9545.8-9551.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[11] D=GND_0 Z=main_basesoc_timer_reload_storage_m[11]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9608.8-9614.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[12] D=GND_0 Z=main_basesoc_timer_reload_storage_m[12]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9599.8-9605.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[13] D=GND_0 Z=main_basesoc_timer_reload_storage_m[13]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9491.8-9497.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[14] D=GND_0 Z=main_basesoc_timer_reload_storage_m[14]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9383.8-9389.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[15] D=GND_0 Z=main_basesoc_timer_reload_storage_m[15]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9527.8-9533.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[16] D=GND_0 Z=main_basesoc_timer_reload_storage_m[16]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9518.8-9524.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[17] D=GND_0 Z=main_basesoc_timer_reload_storage_m[17]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9410.8-9416.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[18] D=GND_0 Z=main_basesoc_timer_reload_storage_m[18]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9419.8-9425.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[19] D=GND_0 Z=main_basesoc_timer_reload_storage_m[19]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9428.8-9434.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[1] D=GND_0 Z=main_basesoc_timer_reload_storage_m[1]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9446.8-9452.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[20] D=GND_0 Z=main_basesoc_timer_reload_storage_m[20]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9554.8-9560.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[21] D=GND_0 Z=main_basesoc_timer_reload_storage_m[21]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9563.8-9569.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[22] D=GND_0 Z=main_basesoc_timer_reload_storage_m[22]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9572.8-9578.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[23] D=GND_0 Z=main_basesoc_timer_reload_storage_m[23]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9437.8-9443.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[24] D=GND_0 Z=main_basesoc_timer_reload_storage_m[24]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9581.8-9587.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[25] D=GND_0 Z=main_basesoc_timer_reload_storage_m[25]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9464.8-9470.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[26] D=GND_0 Z=main_basesoc_timer_reload_storage_m[26]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9590.8-9596.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[27] D=GND_0 Z=main_basesoc_timer_reload_storage_m[27]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9473.8-9479.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[28] D=GND_0 Z=main_basesoc_timer_reload_storage_m[28]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9500.8-9506.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[29] D=GND_0 Z=main_basesoc_timer_reload_storage_m[29]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9509.8-9515.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[2] D=GND_0 Z=main_basesoc_timer_reload_storage_m[2]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9455.8-9461.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[31] D=GND_0 Z=main_basesoc_timer_reload_storage_m[31]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9401.8-9407.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[3] D=GND_0 Z=main_basesoc_timer_reload_storage_m[3]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9482.8-9488.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[4] D=GND_0 Z=main_basesoc_timer_reload_storage_m[4]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9644.8-9650.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[5] D=GND_0 Z=main_basesoc_timer_reload_storage_m[5]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9635.8-9641.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[6] D=GND_0 Z=main_basesoc_timer_reload_storage_m[6]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9626.8-9632.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[7] D=GND_0 Z=main_basesoc_timer_reload_storage_m[7]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9356.8-9362.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[8] D=GND_0 Z=main_basesoc_timer_reload_storage_m[8]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9617.8-9623.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[9] D=GND_0 Z=main_basesoc_timer_reload_storage_m[9]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9536.8-9542.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0 B=builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa C=main_basesoc_uart_enable_storage_m[1] D=main_basesoc_uart_rx_pending Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11[1]
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8395.8-8401.2"
.param INIT "0xFEFA"
.subckt LUT4 A=builder_csr_bankarray_csrbank3_sel B=builder_csr_bankarray_interface2_bank_bus_dat_r20 C=main_basesoc_uart_rx_fifo_readable D=GND_0 Z=main_basesoc_uart_rx_fifo_readable_m
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8924.8-8930.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa B=main_basesoc_uart_rx_fifo_readable_m C=storage_1_dat1[1] D=GND_0 Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8817.8-8823.2"
.param INIT "0xECEC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r22_1 B=builder_csr_bankarray_csrbank3_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r21_2 D=main_basesoc_uart_enable_storage[1] Z=main_basesoc_uart_enable_storage_m[1]
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8933.8-8939.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz B=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1 C=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2 D=builder_csr_bankarray_csrbank3_sel Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11[0]
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8377.8-8383.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r23 B=builder_csr_bankarray_interface2_bank_bus_dat_r24 C=main_basesoc_uart_tx_fifo_readable D=un3_main_basesoc_uart_rx_fifo_syncfifo_writable Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9284.8-9290.2"
.param INIT "0xCE0A"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r22_1 B=builder_csr_bankarray_csrbank3_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r21_2 D=main_basesoc_uart_enable_storage[0] Z=main_basesoc_uart_enable_storage_m[0]
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8915.8-8921.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank3_sel B=builder_csr_bankarray_interface2_bank_bus_dat_r20 C=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z D=GND_0 Z=main_basesoc_uart_tx_fifo_syncfifo_writable_m
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8906.8-8912.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa B=main_basesoc_uart_enable_storage_m[0] C=main_basesoc_uart_tx_fifo_syncfifo_writable_m D=storage_1_dat1[0] Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8710.8-8716.2"
.param INIT "0xFEFC"
.subckt LUT4 A=un3_m2_0_a2_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 C=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 D=GND_0 Z=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_m_0
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21197.8-21203.2"
.param INIT "0x8080"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1_1z C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z D=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z Z=un3_m2_0_a2_1
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11482.8-11488.2"
.param INIT "0x8000"
.subckt LUT4 A=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_m_0 B=builder_csr_bankarray_csrbank3_sel C=builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa D=main_basesoc_uart_tx_pending Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21697.8-21703.2"
.param INIT "0x0777"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1 B=builder_csr_bankarray_csrbank3_sel C=builder_csr_bankarray_interface0_bank_bus_dat_r10 D=main_basesoc_uart_rx_fifo_readable Z=builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21688.8-21694.2"
.param INIT "0x55D5"
.subckt LUT4 A=N_175 B=iBusWishbone_STB_RNIBI961_1z C=builder_csr_bankarray_sel_r_r_0_a2_1 D=builder_array_muxed0[9] Z=builder_csr_bankarray_sel_r_r_0_a2_1z
.cname builder_csr_bankarray_sel_r_r_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12364.8-12370.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_array_muxed0[10] B=builder_array_muxed0[11] C=builder_array_muxed0[12] D=builder_array_muxed0[13] Z=builder_csr_bankarray_sel_r_r_0_a2_1
.cname builder_csr_bankarray_sel_r_r_0_a2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16863.8-16869.2"
.param INIT "0x0001"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[3] B=builder_csr_bankarray_interface3_bank_bus_dat_r[3] C=GND_0 D=GND_0 Z=builder_csr_interconnect_dat_r_3_0
.cname builder_csr_interconnect_dat_r_3_0_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21080.8-21086.2"
.param INIT "0xEEEE"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r_pipe B=N_463 C=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_muxf D=GND_0 Z=NN_1
.cname builder_csr_interconnect_dat_r_3_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17476.8-17482.2"
.param INIT "0xACAC"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10f B=main_basesoc_scratch_storagef C=un1_main_basesoc_bus_errors_1_0f D=GND_0 Z=N_463
.cname builder_csr_interconnect_dat_r_3_RNO_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19735.8-19741.2"
.param INIT "0xE4E4"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[0] B=builder_csr_bankarray_interface1_bank_bus_dat_r[0] C=builder_csr_bankarray_interface2_bank_bus_dat_r[0] D=builder_csr_bankarray_interface3_bank_bus_dat_r[0] Z=builder_csr_interconnect_dat_r_3[0]
.cname builder_csr_interconnect_dat_r_3_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18610.8-18616.2"
.param INIT "0xFFFE"
.subckt LUT4 A=NN_1 B=builder_csr_bankarray_interface1_bank_bus_dat_r[1] C=builder_csr_bankarray_interface2_bank_bus_dat_r[1] D=builder_csr_bankarray_interface3_bank_bus_dat_r[1] Z=builder_csr_interconnect_dat_r_3[1]
.cname builder_csr_interconnect_dat_r_3_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16434.8-16440.2"
.param INIT "0xFFFE"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[2] B=builder_csr_bankarray_interface1_bank_bus_dat_r[2] C=builder_csr_bankarray_interface2_bank_bus_dat_r[2] D=builder_csr_bankarray_interface3_bank_bus_dat_r[2] Z=builder_csr_interconnect_dat_r_3[2]
.cname builder_csr_interconnect_dat_r_3_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18619.8-18625.2"
.param INIT "0xFFFE"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[4] B=builder_csr_bankarray_interface1_bank_bus_dat_r[4] C=builder_csr_bankarray_interface2_bank_bus_dat_r[4] D=builder_csr_bankarray_interface3_bank_bus_dat_r[4] Z=builder_csr_interconnect_dat_r_3[4]
.cname builder_csr_interconnect_dat_r_3_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18628.8-18634.2"
.param INIT "0xFFFE"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[5] B=builder_csr_bankarray_interface1_bank_bus_dat_r[5] C=builder_csr_bankarray_interface2_bank_bus_dat_r[5] D=builder_csr_bankarray_interface3_bank_bus_dat_r[5] Z=builder_csr_interconnect_dat_r_3[5]
.cname builder_csr_interconnect_dat_r_3_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18637.8-18643.2"
.param INIT "0xFFFE"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[6] B=builder_csr_bankarray_interface1_bank_bus_dat_r[6] C=builder_csr_bankarray_interface2_bank_bus_dat_r[6] D=builder_csr_bankarray_interface3_bank_bus_dat_r[6] Z=builder_csr_interconnect_dat_r_3[6]
.cname builder_csr_interconnect_dat_r_3_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18646.8-18652.2"
.param INIT "0xFFFE"
.subckt LUT4 A=builder_done_10 B=builder_done_11 C=builder_done_14 D=builder_done_16 Z=builder_done_1z
.cname builder_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15420.8-15426.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_count_1 B=dsp_join_kb_25[2] C=dsp_join_kb_25[18] D=dsp_join_kb_25[19] Z=builder_done_10
.cname builder_done_10_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19177.8-19183.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_25[3] B=dsp_join_kb_25[4] C=dsp_join_kb_25[5] D=dsp_join_kb_25[6] Z=builder_done_11
.cname builder_done_11_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19186.8-19192.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_25[11] B=dsp_join_kb_25[12] C=dsp_join_kb_25[13] D=dsp_join_kb_25[14] Z=builder_done_13
.cname builder_done_13_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19195.8-19201.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_25[1] B=dsp_join_kb_25[15] C=dsp_join_kb_25[16] D=dsp_join_kb_25[17] Z=builder_done_14
.cname builder_done_14_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19204.8-19210.2"
.param INIT "0x0001"
.subckt LUT4 A=builder_done_5 B=builder_done_13 C=dsp_join_kb_25[7] D=dsp_join_kb_25[8] Z=builder_done_16
.cname builder_done_16_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17957.8-17963.2"
.param INIT "0x0008"
.subckt LUT4 A=dsp_join_kb_25[9] B=dsp_join_kb_25[10] C=GND_0 D=GND_0 Z=builder_done_5
.cname builder_done_5_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21143.8-21149.2"
.param INIT "0x1111"
.subckt LUT4 A=N_93 B=N_1413 C=builder_slave_sel_r[0] D=rom_dat0[10] Z=builder_shared_dat_r[10]
.cname builder_shared_dat_r_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15249.8-15255.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1410 B=N_1411 C=builder_slave_sel_r[0] D=rom_dat0[11] Z=builder_shared_dat_r[11]
.cname builder_shared_dat_r_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15240.8-15246.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1408 B=N_1409 C=builder_slave_sel_r[0] D=rom_dat0[13] Z=builder_shared_dat_r[13]
.cname builder_shared_dat_r_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15222.8-15228.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1405 B=N_1406 C=builder_slave_sel_r[0] D=rom_dat0[14] Z=builder_shared_dat_r[14]
.cname builder_shared_dat_r_0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15213.8-15219.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_81 B=N_1403 C=builder_slave_sel_r[0] D=rom_dat0[15] Z=builder_shared_dat_r[15]
.cname builder_shared_dat_r_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15204.8-15210.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1400 B=N_1401 C=builder_slave_sel_r[0] D=rom_dat0[16] Z=builder_shared_dat_r[16]
.cname builder_shared_dat_r_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15195.8-15201.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_139 B=N_1442 C=builder_slave_sel_r[0] D=rom_dat0[17] Z=builder_shared_dat_r[17]
.cname builder_shared_dat_r_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15186.8-15192.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1439 B=N_1440 C=builder_slave_sel_r[0] D=rom_dat0[18] Z=builder_shared_dat_r[18]
.cname builder_shared_dat_r_0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15177.8-15183.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_132 B=N_1437 C=builder_slave_sel_r[0] D=rom_dat0[20] Z=builder_shared_dat_r[20]
.cname builder_shared_dat_r_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15384.8-15390.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_129 B=N_1436 C=builder_slave_sel_r[0] D=rom_dat0[21] Z=builder_shared_dat_r[21]
.cname builder_shared_dat_r_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15375.8-15381.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_127 B=N_1434 C=builder_slave_sel_r[0] D=rom_dat0[22] Z=builder_shared_dat_r[22]
.cname builder_shared_dat_r_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15366.8-15372.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1432 B=N_1433 C=builder_slave_sel_r[0] D=rom_dat0[23] Z=builder_shared_dat_r[23]
.cname builder_shared_dat_r_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15357.8-15363.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1429 B=N_1430 C=builder_slave_sel_r[0] D=rom_dat0[24] Z=builder_shared_dat_r[24]
.cname builder_shared_dat_r_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15348.8-15354.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_117 B=N_1428 C=builder_slave_sel_r[0] D=rom_dat0[26] Z=builder_shared_dat_r[26]
.cname builder_shared_dat_r_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15330.8-15336.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_114 B=N_1426 C=builder_slave_sel_r[0] D=rom_dat0[27] Z=builder_shared_dat_r[27]
.cname builder_shared_dat_r_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15321.8-15327.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_111 B=N_1425 C=builder_slave_sel_r[0] D=rom_dat0[28] Z=builder_shared_dat_r[28]
.cname builder_shared_dat_r_0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15312.8-15318.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1422 B=N_1423 C=builder_slave_sel_r[0] D=rom_dat0[29] Z=builder_shared_dat_r[29]
.cname builder_shared_dat_r_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15303.8-15309.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_105 B=N_1420 C=builder_slave_sel_r[0] D=rom_dat0[30] Z=builder_shared_dat_r[30]
.cname builder_shared_dat_r_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15294.8-15300.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_141 B=N_1499 C=builder_shared_dat_r_0_0 D=GND_0 Z=builder_shared_dat_r[7]
.cname builder_shared_dat_r_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15276.8-15282.2"
.param INIT "0xF8F8"
.subckt LUT4 A=N_1416 B=N_1417 C=builder_slave_sel_r[0] D=rom_dat0[8] Z=builder_shared_dat_r[8]
.cname builder_shared_dat_r_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15267.8-15273.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_96 B=N_1414 C=builder_slave_sel_r[0] D=rom_dat0[9] Z=builder_shared_dat_r[9]
.cname builder_shared_dat_r_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15258.8-15264.2"
.param INIT "0xFEEE"
.subckt LUT4 A=N_1388 B=N_1443 C=builder_shared_dat_r_0_0_0[0] D=builder_csr_bankarray_dat_r[1] Z=builder_shared_dat_r[0]
.cname builder_shared_dat_r_0_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12071.8-12077.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_1392 B=N_1443 C=builder_shared_dat_r_0_0_0[1] D=builder_csr_bankarray_dat_r[2] Z=builder_shared_dat_r[1]
.cname builder_shared_dat_r_0_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12062.8-12068.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_1396 B=N_1443 C=builder_shared_dat_r_0_0_0[2] D=builder_csr_bankarray_dat_r[3] Z=builder_shared_dat_r[2]
.cname builder_shared_dat_r_0_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12053.8-12059.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_1374 B=N_1443 C=builder_shared_dat_r_0_0_0[3] D=builder_csr_bankarray_dat_r[4] Z=builder_shared_dat_r[3]
.cname builder_shared_dat_r_0_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12044.8-12050.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_1377 B=N_1443 C=builder_shared_dat_r_0_0_0[4] D=m71 Z=builder_shared_dat_r[4]
.cname builder_shared_dat_r_0_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12035.8-12041.2"
.param INIT "0xFAFE"
.subckt LUT4 A=N_1380 B=N_1443 C=builder_shared_dat_r_0_0_0[5] D=builder_csr_bankarray_dat_r[6] Z=builder_shared_dat_r[5]
.cname builder_shared_dat_r_0_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12080.8-12086.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_1384 B=N_1443 C=builder_shared_dat_r_0_0_0[6] D=builder_csr_bankarray_dat_r[7] Z=builder_shared_dat_r[6]
.cname builder_shared_dat_r_0_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12373.8-12379.2"
.param INIT "0xFEFA"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[0] C=builder_slave_sel_r[0] D=rom_dat0[0] Z=builder_shared_dat_r_0_0_0[0]
.cname builder_shared_dat_r_0_0_0_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16776.8-16782.2"
.param INIT "0xF888"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[1] C=builder_slave_sel_r[0] D=rom_dat0[1] Z=builder_shared_dat_r_0_0_0[1]
.cname builder_shared_dat_r_0_0_0_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14867.8-14873.2"
.param INIT "0xF888"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[2] C=builder_slave_sel_r[0] D=rom_dat0[2] Z=builder_shared_dat_r_0_0_0[2]
.cname builder_shared_dat_r_0_0_0_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16785.8-16791.2"
.param INIT "0xF888"
.subckt LUT4 A=N_1375 B=builder_slave_sel_r[0] C=rom_dat0[3] D=GND_0 Z=builder_shared_dat_r_0_0_0[3]
.cname builder_shared_dat_r_0_0_0_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16749.8-16755.2"
.param INIT "0xEAEA"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[4] C=builder_slave_sel_r[0] D=rom_dat0[4] Z=builder_shared_dat_r_0_0_0[4]
.cname builder_shared_dat_r_0_0_0_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16767.8-16773.2"
.param INIT "0xF888"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[5] C=builder_slave_sel_r[0] D=rom_dat0[5] Z=builder_shared_dat_r_0_0_0[5]
.cname builder_shared_dat_r_0_0_0_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16740.8-16746.2"
.param INIT "0xF888"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3[6] C=builder_slave_sel_r[0] D=rom_dat0[6] Z=builder_shared_dat_r_0_0_0[6]
.cname builder_shared_dat_r_0_0_0_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16758.8-16764.2"
.param INIT "0xF888"
.subckt LUT4 A=builder_basesoc_state B=builder_slave_sel_r[2] C=GND_0 D=GND_0 Z=N_140
.cname builder_shared_dat_r_0_0_a2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20477.8-20483.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_csr_bankarray_sel_r B=builder_slave_sel_r[2] C=builder_basesoc_state D=GND_0 Z=N_1443
.cname builder_shared_dat_r_0_0_a2_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4377.8-4383.2"
.param INIT "0x8080"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[0] D=main_dataout1[0] Z=N_1388
.cname builder_shared_dat_r_0_0_a5_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15885.8-15891.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[1] D=main_dataout1[1] Z=N_1392
.cname builder_shared_dat_r_0_0_a5_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15894.8-15900.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[2] D=main_dataout1[2] Z=N_1396
.cname builder_shared_dat_r_0_0_a5_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15903.8-15909.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[3] D=main_dataout1[3] Z=N_1374
.cname builder_shared_dat_r_0_0_a5_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15849.8-15855.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[4] D=main_dataout1[4] Z=N_1377
.cname builder_shared_dat_r_0_0_a5_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15858.8-15864.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[5] D=main_dataout1[5] Z=N_1380
.cname builder_shared_dat_r_0_0_a5_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15867.8-15873.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[6] D=main_dataout1[6] Z=N_1384
.cname builder_shared_dat_r_0_0_a5_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15876.8-15882.2"
.param INIT "0xA820"
.subckt LUT4 A=N_140 B=builder_csr_interconnect_dat_r_3_0 C=builder_csr_bankarray_interface0_bank_bus_dat_r[3] D=builder_csr_bankarray_interface1_bank_bus_dat_r[3] Z=N_1375
.cname builder_shared_dat_r_0_0_a5_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17025.8-17031.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_140 B=N_1635 C=builder_slave_sel_r[0] D=rom_dat0[7] Z=builder_shared_dat_r_0_0
.cname builder_shared_dat_r_0_0_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16596.8-16602.2"
.param INIT "0xF888"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[14] B=builder_csr_bankarray_interface0_bank_bus_dat_r[14] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1405
.cname builder_shared_dat_r_0_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4494.8-4500.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[15] B=builder_csr_bankarray_interface0_bank_bus_dat_r[15] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_81
.cname builder_shared_dat_r_0_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4503.8-4509.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[16] B=builder_csr_bankarray_interface0_bank_bus_dat_r[16] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1400
.cname builder_shared_dat_r_0_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4512.8-4518.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[17] B=builder_csr_bankarray_interface0_bank_bus_dat_r[17] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_139
.cname builder_shared_dat_r_0_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4386.8-4392.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[18] B=builder_csr_bankarray_interface0_bank_bus_dat_r[18] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1439
.cname builder_shared_dat_r_0_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4395.8-4401.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[20] B=builder_csr_bankarray_interface0_bank_bus_dat_r[20] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_132
.cname builder_shared_dat_r_0_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4404.8-4410.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[21] B=builder_csr_bankarray_interface0_bank_bus_dat_r[21] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_129
.cname builder_shared_dat_r_0_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4413.8-4419.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[22] B=builder_csr_bankarray_interface0_bank_bus_dat_r[22] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1434
.cname builder_shared_dat_r_0_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4422.8-4428.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[23] B=builder_csr_bankarray_interface0_bank_bus_dat_r[23] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1432
.cname builder_shared_dat_r_0_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4431.8-4437.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[24] B=builder_csr_bankarray_interface0_bank_bus_dat_r[24] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1429
.cname builder_shared_dat_r_0_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4440.8-4446.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[26] B=builder_csr_bankarray_interface0_bank_bus_dat_r[26] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_117
.cname builder_shared_dat_r_0_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4449.8-4455.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[27] B=builder_csr_bankarray_interface0_bank_bus_dat_r[27] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_114
.cname builder_shared_dat_r_0_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4458.8-4464.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[28] B=builder_csr_bankarray_interface0_bank_bus_dat_r[28] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_111
.cname builder_shared_dat_r_0_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4467.8-4473.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[29] B=builder_csr_bankarray_interface0_bank_bus_dat_r[29] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_1422
.cname builder_shared_dat_r_0_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4476.8-4482.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[30] B=builder_csr_bankarray_interface0_bank_bus_dat_r[30] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=N_105
.cname builder_shared_dat_r_0_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4485.8-4491.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_array_muxed0_Z[14] B=main_dataout0[7] C=main_dataout1[7] D=GND_0 Z=N_1499
.cname builder_shared_dat_r_0_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17516.8-17522.2"
.param INIT "0xE4E4"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[10] C=builder_csr_bankarray_interface1_bank_bus_dat_r[10] D=builder_csr_bankarray_interface2_bank_bus_dat_r[10] Z=N_93
.cname builder_shared_dat_r_0_a5_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17052.8-17058.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[11] C=builder_csr_bankarray_interface1_bank_bus_dat_r[11] D=builder_csr_bankarray_interface2_bank_bus_dat_r[11] Z=N_1410
.cname builder_shared_dat_r_0_a5_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17043.8-17049.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[13] C=builder_csr_bankarray_interface1_bank_bus_dat_r[13] D=builder_csr_bankarray_interface2_bank_bus_dat_r[13] Z=N_1408
.cname builder_shared_dat_r_0_a5_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17034.8-17040.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[17] D=main_dataout1[17] Z=N_1442
.cname builder_shared_dat_r_0_a5_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16083.8-16089.2"
.param INIT "0xA820"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[8] C=builder_csr_bankarray_interface1_bank_bus_dat_r[8] D=builder_csr_bankarray_interface2_bank_bus_dat_r[8] Z=N_1416
.cname builder_shared_dat_r_0_a5_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17070.8-17076.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[9] C=builder_csr_bankarray_interface1_bank_bus_dat_r[9] D=builder_csr_bankarray_interface2_bank_bus_dat_r[9] Z=N_96
.cname builder_shared_dat_r_0_a5_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17061.8-17067.2"
.param INIT "0xAAA8"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[10] D=main_dataout1[10] Z=N_1413
.cname builder_shared_dat_r_0_a5_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15957.8-15963.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[11] D=main_dataout1[11] Z=N_1411
.cname builder_shared_dat_r_0_a5_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15948.8-15954.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[13] D=main_dataout1[13] Z=N_1409
.cname builder_shared_dat_r_0_a5_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15939.8-15945.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[14] D=main_dataout1[14] Z=N_1406
.cname builder_shared_dat_r_0_a5_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15930.8-15936.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[15] D=main_dataout1[15] Z=N_1403
.cname builder_shared_dat_r_0_a5_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15921.8-15927.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[16] D=main_dataout1[16] Z=N_1401
.cname builder_shared_dat_r_0_a5_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15912.8-15918.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[18] D=main_dataout1[18] Z=N_1440
.cname builder_shared_dat_r_0_a5_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16074.8-16080.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[20] D=main_dataout1[20] Z=N_1437
.cname builder_shared_dat_r_0_a5_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16065.8-16071.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[21] D=main_dataout1[21] Z=N_1436
.cname builder_shared_dat_r_0_a5_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16056.8-16062.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[22] D=main_dataout1[22] Z=N_127
.cname builder_shared_dat_r_0_a5_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16047.8-16053.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[23] D=main_dataout1[23] Z=N_1433
.cname builder_shared_dat_r_0_a5_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16038.8-16044.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[24] D=main_dataout1[24] Z=N_1430
.cname builder_shared_dat_r_0_a5_1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16029.8-16035.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[26] D=main_dataout1[26] Z=N_1428
.cname builder_shared_dat_r_0_a5_1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16020.8-16026.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[27] D=main_dataout1[27] Z=N_1426
.cname builder_shared_dat_r_0_a5_1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16011.8-16017.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[28] D=main_dataout1[28] Z=N_1425
.cname builder_shared_dat_r_0_a5_1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16002.8-16008.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[29] D=main_dataout1[29] Z=N_1423
.cname builder_shared_dat_r_0_a5_1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15993.8-15999.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[30] D=main_dataout1[30] Z=N_1420
.cname builder_shared_dat_r_0_a5_1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15984.8-15990.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[8] D=main_dataout1[8] Z=N_1417
.cname builder_shared_dat_r_0_a5_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15975.8-15981.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[9] D=main_dataout1[9] Z=N_1414
.cname builder_shared_dat_r_0_a5_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15966.8-15972.2"
.param INIT "0xA820"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[19] B=builder_csr_bankarray_interface0_bank_bus_dat_r[19] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=un12_builder_shared_dat_r[19]
.cname builder_shared_dat_r_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4008.8-4014.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[25] B=builder_csr_bankarray_interface0_bank_bus_dat_r[25] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=un12_builder_shared_dat_r[25]
.cname builder_shared_dat_r_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3999.8-4005.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r[31] B=builder_csr_bankarray_interface0_bank_bus_dat_r[31] C=builder_slave_sel_r[2] D=builder_basesoc_state Z=un12_builder_shared_dat_r[31]
.cname builder_shared_dat_r_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3990.8-3996.2"
.param INIT "0xE000"
.subckt LUT4 A=builder_slave_sel_r[0] B=rom_dat0[12] C=un8_builder_shared_dat_r[12] D=un12_builder_shared_dat_r[12] Z=builder_shared_dat_r[12]
.cname builder_shared_dat_r_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15231.8-15237.2"
.param INIT "0xFFF8"
.subckt LUT4 A=builder_slave_sel_r[0] B=rom_dat0[19] C=un8_builder_shared_dat_r[19] D=un12_builder_shared_dat_r[19] Z=builder_shared_dat_r[19]
.cname builder_shared_dat_r_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15168.8-15174.2"
.param INIT "0xFFF8"
.subckt LUT4 A=builder_slave_sel_r[0] B=rom_dat0[25] C=un8_builder_shared_dat_r[25] D=un12_builder_shared_dat_r[25] Z=builder_shared_dat_r[25]
.cname builder_shared_dat_r_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15339.8-15345.2"
.param INIT "0xFFF8"
.subckt LUT4 A=builder_slave_sel_r[0] B=rom_dat0[31] C=un8_builder_shared_dat_r[31] D=un12_builder_shared_dat_r[31] Z=builder_shared_dat_r[31]
.cname builder_shared_dat_r_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15285.8-15291.2"
.param INIT "0xFFF8"
.subckt LUT4 A=N_181 B=builder_slave_sel_2_0_a2_0_7 C=builder_slave_sel_2_0_a2_0_8_0 D=builder_array_muxed0_Z[26] Z=builder_slave_sel_2_0
.cname builder_slave_sel_2_0_a2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14463.8-14469.2"
.param INIT "0x0080"
.subckt LUT4 A=builder_m2_0_a2_2 B=builder_array_muxed0_Z[26] C=builder_slave_sel_2_0_a2_0_8_0 D=builder_slave_sel_2_0_a2_0_7 Z=builder_basesoc_adr_8
.cname builder_slave_sel_2_0_a2_0_7_RNIU8SD3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5511.8-5517.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_array_muxed0_Z[18] B=builder_array_muxed0_Z[19] C=builder_array_muxed0_Z[20] D=builder_array_muxed0_Z[21] Z=builder_slave_sel_2_0_a2_0_7
.cname builder_slave_sel_2_0_a2_0_7_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16845.8-16851.2"
.param INIT "0x0001"
.subckt LUT4 A=builder_array_muxed0_Z[19] B=builder_array_muxed0_Z[20] C=builder_array_muxed0_Z[21] D=GND_0 Z=builder_slave_sel_2_0_a2_0_7_x
.cname builder_slave_sel_2_0_a2_0_7_x_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21733.8-21739.2"
.param INIT "0x0101"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_8_0_Z B=builder_slave_sel_2_0_a2_0_8_1 C=builder_slave_sel_2_0_a2_0_8_2 D=builder_array_muxed0_Z[15] Z=builder_slave_sel_2_0_a2_0_8_0
.cname builder_slave_sel_2_0_a2_0_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15723.8-15729.2"
.param INIT "0x0080"
.subckt LUT4 A=builder_array_muxed0_Z[25] B=builder_grant_rep1 C=main_basesoc_dbus_adr[24] D=main_basesoc_ibus_adr[24] Z=builder_slave_sel_2_0_a2_0_8_0_Z
.cname builder_slave_sel_2_0_a2_0_8_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18332.8-18338.2"
.param INIT "0x0415"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[25] C=main_basesoc_ibus_adr[25] D=GND_0 Z=builder_array_muxed0_Z[25]
.cname builder_slave_sel_2_0_a2_0_8_0_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19871.8-19877.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[17] C=main_basesoc_ibus_adr[17] D=GND_0 Z=builder_array_muxed0_Z[17]
.cname builder_slave_sel_2_0_a2_0_8_1_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19823.8-19829.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_array_muxed0_Z[17] B=builder_grant_rep1 C=main_basesoc_dbus_adr[16] D=main_basesoc_ibus_adr[16] Z=builder_slave_sel_2_0_a2_0_8_1
.cname builder_slave_sel_2_0_a2_0_8_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18341.8-18347.2"
.param INIT "0x0415"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[23] C=main_basesoc_ibus_adr[23] D=GND_0 Z=builder_array_muxed0_Z[23]
.cname builder_slave_sel_2_0_a2_0_8_2_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19863.8-19869.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_array_muxed0_Z[23] B=builder_grant_rep1 C=main_basesoc_dbus_adr[22] D=main_basesoc_ibus_adr[22] Z=builder_slave_sel_2_0_a2_0_8_2
.cname builder_slave_sel_2_0_a2_0_8_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18350.8-18356.2"
.param INIT "0x0415"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[15] C=main_basesoc_ibus_adr[15] D=GND_0 Z=builder_array_muxed0_Z[15]
.cname builder_slave_sel_2_0_a2_0_8_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19815.8-19821.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_slave_sel_2_0_a2_1_0 B=builder_grant C=main_basesoc_dbus_adr[28] D=main_basesoc_ibus_adr[28] Z=N_181
.cname builder_slave_sel_2_0_a2_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16836.8-16842.2"
.param INIT "0x082A"
.subckt LUT4 A=builder_array_muxed0_Z[29] B=builder_grant C=main_basesoc_dbus_adr[27] D=main_basesoc_ibus_adr[27] Z=builder_slave_sel_2_0_a2_1_0
.cname builder_slave_sel_2_0_a2_1_0_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18323.8-18329.2"
.param INIT "0x0415"
.subckt LUT4 A=N_167 B=N_181 C=sys_rst D=GND_0 Z=builder_slave_sel_r_r_0_a2_0
.cname builder_slave_sel_r_r_0_a2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13424.8-13430.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_8_0 B=builder_slave_sel_r_r_0_a2_0_s_0 C=builder_slave_sel_r_r_0_a2_0_s_1 D=main_wren0_0_a2_1_0_1z Z=N_175
.cname builder_slave_sel_r_r_0_a2_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14166.8-14172.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_s_0_x B=builder_slave_sel_r_r_0_a2_0_s_1 C=builder_array_muxed0_Z[29] D=GND_0 Z=builder_slave_sel_r_r_0_a2_0_out
.cname builder_slave_sel_r_r_0_a2_0_s[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21787.8-21793.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_s_0_sx B=builder_grant_rep1 C=main_basesoc_dbus_adr[27] D=main_basesoc_ibus_adr[27] Z=builder_slave_sel_r_r_0_a2_0_s_0
.cname builder_slave_sel_r_r_0_a2_0_s_0_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21805.8-21811.2"
.param INIT "0x5140"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[29] C=main_basesoc_ibus_adr[29] D=GND_0 Z=builder_slave_sel_r_r_0_a2_0_s_0_sx
.cname builder_slave_sel_r_r_0_a2_0_s_0_sx_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21796.8-21802.2"
.param INIT "0x2727"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[27] C=main_basesoc_ibus_adr[27] D=GND_0 Z=builder_slave_sel_r_r_0_a2_0_s_0_x
.cname builder_slave_sel_r_r_0_a2_0_s_0_x_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21778.8-21784.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_s_1_sx B=builder_grant_rep1 C=main_basesoc_dbus_adr[28] D=main_basesoc_ibus_adr[28] Z=builder_slave_sel_r_r_0_a2_0_s_1
.cname builder_slave_sel_r_r_0_a2_0_s_1_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21715.8-21721.2"
.param INIT "0x5140"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[14] C=main_basesoc_ibus_adr[14] D=GND_0 Z=builder_slave_sel_r_r_0_a2_0_s_1_sx
.cname builder_slave_sel_r_r_0_a2_0_s_1_sx_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21706.8-21712.2"
.param INIT "0xD8D8"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNIONOR1_1z C=builder_slave_sel_r_r_0_a2_0_out D=builder_m2_0_a2_2 Z=builder_N_7_mux
.cname builder_slave_sel_r_r_0_a2_0_s_RNIE5O14[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11464.8-11470.2"
.param INIT "0x557F"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961_1z B=builder_done_1z C=main_basesoc_ram_bus_ack D=main_bus_ack Z=builder_wait
.cname builder_wait_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13874.8-13880.2"
.param INIT "0x0002"
.subckt LUT4 A=builder_count_1_2_8 B=builder_wait C=sys_rst D=GND_0 Z=N_120_i
.cname builder_wait_0_a2_RNI7C411
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22037.8-22043.2"
.param INIT "0xFBFB"
.subckt LUT4 A=sys_rst B=builder_wait C=GND_0 D=GND_0 Z=N_152_i
.cname builder_wait_0_a2_RNI96JQ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12026.8-12032.2"
.param INIT "0xBBBB"
.subckt LUT4 A=builder_count_1_2_10 B=builder_wait C=sys_rst D=GND_0 Z=N_121_i
.cname builder_wait_0_a2_RNI9G611
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22029.8-22035.2"
.param INIT "0xFBFB"
.subckt LUT4 A=builder_count_1_2_12 B=builder_wait C=sys_rst D=GND_0 Z=N_123_i
.cname builder_wait_0_a2_RNIBK811
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22013.8-22019.2"
.param INIT "0xFBFB"
.subckt LUT4 A=builder_count_1_2_11 B=builder_wait C=sys_rst D=GND_0 Z=N_1218_i
.cname builder_wait_0_a2_RNIBK811_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22021.8-22027.2"
.param INIT "0xFBFB"
.subckt LUT4 A=builder_count_1_2_13 B=builder_wait C=sys_rst D=GND_0 Z=N_124_i
.cname builder_wait_0_a2_RNIIMH51
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22005.8-22011.2"
.param INIT "0xFBFB"
.subckt LUT4 A=builder_count_1_2_0 B=builder_wait C=sys_rst D=GND_0 Z=N_137_i
.cname builder_wait_0_a2_RNIOGJ61
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22053.8-22059.2"
.param INIT "0xFBFB"
.subckt LUT4 A=builder_count_1_2_3 B=builder_wait C=sys_rst D=GND_0 Z=N_1219_i
.cname builder_wait_0_a2_RNISON61
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22045.8-22051.2"
.param INIT "0xFBFB"
.subckt LUT4 A=memory_to_writeBack_MEMORY_ENABLE B=writeBack_arbitration_isValid C=GND_0 D=GND_0 Z=dataCache_1_io_cpu_writeBack_isValid_1z
.cname dataCache_1_io_cpu_writeBack_isValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20909.8-20915.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_5 B=dataCache_1_io_cpu_writeBack_isValid_1z C=memory_to_writeBack_INSTRUCTION_7 D=memory_to_writeBack_REGFILE_WRITE_DATA[9] Z=N_896
.cname dataCache_1_io_cpu_writeBack_isValid_RNI09U14
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14085.8-14091.2"
.param INIT "0x3B08"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_16 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[19] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_940
.cname dataCache_1_io_cpu_writeBack_isValid_RNI0S408
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6777.11-6788.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_27 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[30] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_951
.cname dataCache_1_io_cpu_writeBack_isValid_RNI21D28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6927.11-6938.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_26 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[29] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_950
.cname dataCache_1_io_cpu_writeBack_isValid_RNI32808
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6912.11-6923.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_19 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[22] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_943
.cname dataCache_1_io_cpu_writeBack_isValid_RNI51A28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6822.11-6833.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_17 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[20] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_941
.cname dataCache_1_io_cpu_writeBack_isValid_RNI86708
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6792.11-6803.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_2[5] B=N_900 C=dataCache_1_io_cpu_writeBack_isValid_1z D=_zz_decode_RS2_2_sn_N_2 Z=N_934
.cname dataCache_1_io_cpu_writeBack_isValid_RNI8UR56
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5610.8-5616.2"
.param INIT "0xCCAC"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_18 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[21] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_942
.cname dataCache_1_io_cpu_writeBack_isValid_RNIB9708
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6807.11-6818.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_5 B=dataCache_1_io_cpu_writeBack_isValid_1z C=memory_to_writeBack_INSTRUCTION_7 D=memory_to_writeBack_REGFILE_WRITE_DATA[13] Z=N_900
.cname dataCache_1_io_cpu_writeBack_isValid_RNIBVT64
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14077.8-14083.2"
.param INIT "0x3B08"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_5 B=dataCache_1_io_cpu_writeBack_isValid_1z C=memory_to_writeBack_INSTRUCTION_7 D=memory_to_writeBack_REGFILE_WRITE_DATA[15] Z=N_902
.cname dataCache_1_io_cpu_writeBack_isValid_RNID1U64
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14069.8-14075.2"
.param INIT "0x3B08"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=dataCache_1_io_cpu_writeBack_data_11 B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_27 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=memory_to_writeBack_REGFILE_WRITE_DATA[14] D1=GND_0 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_935
.cname dataCache_1_io_cpu_writeBack_isValid_RNID8807
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7017.11-7028.2"
.param INIT0 "0x3b08"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B=N_902 C=dataCache_1_io_cpu_writeBack_isValid_1z D=_zz_decode_RS2_2_sn_N_2 Z=N_936
.cname dataCache_1_io_cpu_writeBack_isValid_RNIE13A6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5619.8-5625.2"
.param INIT "0xCCAC"
.subckt WIDEFN9 A0=N_1073 A1=_zz_decode_RS2_2_sn_N_2 B0=_zz_writeBack_DBusCachedPlugin_rspShifted_2[0] B1=execute_MUL_HH_1[0] C0=dataCache_1_io_cpu_writeBack_isValid_1z C1=dsp_split_kb_9[0] D0=memory_to_writeBack_REGFILE_WRITE_DATA[0] D1=dsp_split_kb_72_0[0] SEL=when_MulPlugin_l147_1z Z=_zz_decode_RS2_2[0]
.cname dataCache_1_io_cpu_writeBack_isValid_RNIEA0U4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6672.11-6683.2"
.param INIT0 "0xcfa0"
.param INIT1 "0xb1e4"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_28 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[31] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_952
.cname dataCache_1_io_cpu_writeBack_isValid_RNIEFA08
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6942.11-6953.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=dataCache_1_io_cpu_writeBack_data_8 B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_24 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=memory_to_writeBack_REGFILE_WRITE_DATA[11] D1=GND_0 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_932
.cname dataCache_1_io_cpu_writeBack_isValid_RNIG9607
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6987.11-6998.2"
.param INIT0 "0x3b08"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_23 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[26] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_947
.cname dataCache_1_io_cpu_writeBack_isValid_RNIHDA28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6867.11-6878.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_20 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[23] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_944
.cname dataCache_1_io_cpu_writeBack_isValid_RNIHF708
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6837.11-6848.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_15 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[18] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_939
.cname dataCache_1_io_cpu_writeBack_isValid_RNIKD728
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6027.11-6038.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_24 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[27] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_948
.cname dataCache_1_io_cpu_writeBack_isValid_RNIKGA28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6882.11-6893.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_21 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[24] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_945
.cname dataCache_1_io_cpu_writeBack_isValid_RNIKI708
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6957.11-6968.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=dataCache_1_io_cpu_writeBack_data_9 B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_25 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=memory_to_writeBack_REGFILE_WRITE_DATA[12] D1=GND_0 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_933
.cname dataCache_1_io_cpu_writeBack_isValid_RNILE607
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7002.11-7013.2"
.param INIT0 "0x3b08"
.param INIT1 "0xcaca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_13 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[16] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_937
.cname dataCache_1_io_cpu_writeBack_isValid_RNINI408
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6972.11-6983.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_25 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[28] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_949
.cname dataCache_1_io_cpu_writeBack_isValid_RNINJA28
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6897.11-6908.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_22 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[25] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_946
.cname dataCache_1_io_cpu_writeBack_isValid_RNINL708
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6852.11-6863.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=_zz_writeBack_DBusCachedPlugin_rspShifted_2[7] B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_14 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_INSTRUCTION_6 D0=memory_to_writeBack_REGFILE_WRITE_DATA[17] D1=memory_to_writeBack_INSTRUCTION_7 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_938
.cname dataCache_1_io_cpu_writeBack_isValid_RNIQL408
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6762.11-6773.2"
.param INIT0 "0x3b08"
.param INIT1 "0xc0ca"
.subckt WIDEFN9 A0=_zz_writeBack_DBusCachedPlugin_rspShifted_5 A1=dataCache_1_io_cpu_writeBack_data_5 B0=dataCache_1_io_cpu_writeBack_isValid_1z B1=dataCache_1_io_cpu_writeBack_data_21 C0=memory_to_writeBack_INSTRUCTION_7 C1=memory_to_writeBack_REGFILE_WRITE_DATA[1] D0=memory_to_writeBack_REGFILE_WRITE_DATA[8] D1=GND_0 SEL=_zz_decode_RS2_2_sn_N_4 Z=N_929
.cname dataCache_1_io_cpu_writeBack_isValid_RNIUIIU6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6747.11-6758.2"
.param INIT0 "0x3b08"
.param INIT1 "0xcaca"
.subckt LUT4 A=_zz_writeBack_DBusCachedPlugin_rspShifted_2[1] B=N_896 C=dataCache_1_io_cpu_writeBack_isValid_1z D=_zz_decode_RS2_2_sn_N_2 Z=N_930
.cname dataCache_1_io_cpu_writeBack_isValid_RNIVBD86
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5601.8-5607.2"
.param INIT "0xCCAC"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_ready_1z B=dataCache_1_io_mem_cmd_valid C=GND_0 D=GND_0 Z=dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z
.cname dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10091.8-10097.2"
.param INIT "0xEEEE"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[6] B=dataCache_1_io_mem_cmd_rData_address[6] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_address[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20161.8-20167.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[7] B=dataCache_1_io_mem_cmd_rData_address[7] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_address[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20153.8-20159.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[8] B=dataCache_1_io_mem_cmd_rData_address[8] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20145.8-20151.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[9] B=dataCache_1_io_mem_cmd_rData_address[9] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20137.8-20143.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[11] B=dataCache_1_io_mem_cmd_rData_address[11] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20129.8-20135.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_0 B=dataCache_1_io_mem_cmd_rData_data_0 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_0
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19952.8-19958.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_24 B=dataCache_1_io_mem_cmd_rData_data_24 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_24
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20032.8-20038.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_25 B=dataCache_1_io_mem_cmd_rData_data_25 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_25
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20040.8-20046.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_26 B=dataCache_1_io_mem_cmd_rData_data_26 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_26
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20048.8-20054.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_28 B=dataCache_1_io_mem_cmd_rData_data_28 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_28
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20056.8-20062.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_29 B=dataCache_1_io_mem_cmd_rData_data_29 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_29
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20064.8-20070.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_30 B=dataCache_1_io_mem_cmd_rData_data_30 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_30
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20072.8-20078.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_31 B=dataCache_1_io_mem_cmd_rData_data_31 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_31
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20080.8-20086.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_4 B=dataCache_1_io_mem_cmd_rData_data_4 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_4
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19960.8-19966.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_6 B=dataCache_1_io_mem_cmd_rData_data_6 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_6
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19968.8-19974.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_7 B=dataCache_1_io_mem_cmd_rData_data_7 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_7
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19976.8-19982.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_11 B=dataCache_1_io_mem_cmd_rData_data_11 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_11
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19984.8-19990.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_12 B=dataCache_1_io_mem_cmd_rData_data_12 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_12
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19992.8-19998.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_15 B=dataCache_1_io_mem_cmd_rData_data_15 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_15
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20000.8-20006.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_19 B=dataCache_1_io_mem_cmd_rData_data_19 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_19
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20008.8-20014.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_21 B=dataCache_1_io_mem_cmd_rData_data_21 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_21
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20016.8-20022.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data_22 B=dataCache_1_io_mem_cmd_rData_data_22 C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data_22
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20024.8-20030.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[0] B=dataCache_1_io_mem_cmd_rData_mask[0] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20088.8-20094.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[1] B=dataCache_1_io_mem_cmd_rData_mask[1] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20096.8-20102.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[2] B=dataCache_1_io_mem_cmd_rData_mask[2] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20104.8-20110.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_mask[3] B=dataCache_1_io_mem_cmd_rData_mask[3] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20112.8-20118.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_rData_wr B=dataCache_1_io_mem_cmd_rValid C=memory_to_writeBack_MEMORY_WR D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z
.cname dataCache_1_io_mem_cmd_s2mPipe_payload_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19944.8-19950.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_1221 B=un1_dBus_cmd_ready C=builder_grant D=main_basesoc_dbus_cyc Z=dataCache_1_io_mem_cmd_s2mPipe_ready_1z
.cname dataCache_1_io_mem_cmd_s2mPipe_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11122.8-11128.2"
.param INIT "0x40FF"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[3] D=IBusCachedPlugin_cache_io_cpu_decode_data[4] Z=N_4029
.cname decodeExceptionPort_valid_1_a3_i_a2_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18673.8-18679.2"
.param INIT "0x0040"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=GND_0 D=GND_0 Z=N_4095
.cname decodeExceptionPort_valid_1_a3_i_a2_13_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20306.8-20312.2"
.param INIT "0x1111"
.subckt LUT4 A=decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1 B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] Z=N_4105
.cname decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17687.8-17693.2"
.param INIT "0x0002"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] C=GND_0 D=GND_0 Z=decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1
.cname decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21134.8-21140.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=N_4105 C=GND_0 D=GND_0 Z=un11_decode_CSR_WRITE_OPCODE_i
.cname decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_RNIMG7E
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15033.8-15039.2"
.param INIT "0x7777"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=dsp_join_kb_6_2[0] C=GND_0 D=GND_0 Z=N_4001_2
.cname decodeExceptionPort_valid_1_a3_i_a2_16_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20855.8-20861.2"
.param INIT "0x8888"
.subckt LUT4 A=N_4098 B=dsp_join_kb_18[7] C=dsp_join_kb_18[8] D=GND_0 Z=N_4008
.cname decodeExceptionPort_valid_1_a3_i_a2_5_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15795.8-15801.2"
.param INIT "0x0202"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=dsp_join_kb_18[9] C=GND_0 D=GND_0 Z=N_4014
.cname decodeExceptionPort_valid_1_a3_i_a2_6_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20270.8-20276.2"
.param INIT "0x2222"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=dsp_join_kb_4[0] C=dsp_join_kb_6_2[0] D=dsp_join_kb_18[8] Z=N_3961
.cname decodeExceptionPort_valid_1_a3_i_o2_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17097.8-17103.2"
.param INIT "0x0424"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_ways_0_tags_port1[1] Q=IBusCachedPlugin_cache_io_cpu_decode_error SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_hit_error
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8174.11-8180.2"
.subckt LUT4 A=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid B=IBusCachedPlugin_cache_io_cpu_decode_error C=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1 D=decodeStage_hit_valid Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0
.cname decodeStage_hit_error_RNIUNPT
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4998.8-5004.2"
.param INIT "0x8000"
.subckt LUT4 A=decode_arbitration_isStuckByOthers B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=IBusCachedPlugin_cache_io_cpu_decode_error D=decodeStage_hit_valid Z=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_hit_error_RNIVE5V
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5898.8-5904.2"
.param INIT "0x1511"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=fetchStage_hit_hits_0 Q=decodeStage_hit_valid SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_hit_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8166.11-8172.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_0_0_14_0[8] Q=dsp_join_kb_8[2] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7990.11-7996.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_0_0_14_0[9] Q=dsp_join_kb_8[3] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7998.11-8004.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_0_0_14_0[10] Q=dsp_join_kb_8[4] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8006.11-8012.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_27_0_0 Q=dsp_join_kb_7[6] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8014.11-8020.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_29_0_0 Q=dsp_join_kb_8[5] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8022.11-8028.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_39_0[13] Q=dsp_join_kb_7[7] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8030.11-8036.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_39_0[14] Q=dsp_join_kb_7[8] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8038.11-8044.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_39_0[15] Q=dsp_join_kb_7[9] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8046.11-8052.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_31_0_0 Q=dsp_join_kb_8[6] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8054.11-8060.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_33_0_0 Q=dsp_join_kb_7[10] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8062.11-8068.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_35_0_0 Q=dsp_join_kb_8[7] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8070.11-8076.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_41_0[19] Q=dsp_join_kb_7[11] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8078.11-8084.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_41_0[20] Q=dsp_join_kb_7[12] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8086.11-8092.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_41_0[21] Q=dsp_join_kb_7[13] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8094.11-8100.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_41_0[22] Q=dsp_join_kb_7[14] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8102.11-8108.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_37_0_0 Q=dsp_join_kb_8[8] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8110.11-8116.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_43[24] Q=dsp_join_kb_7[15] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8118.11-8124.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_43[25] Q=dsp_join_kb_7[16] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8126.11-8132.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_43[26] Q=dsp_join_kb_7[17] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8134.11-8140.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_43[27] Q=dsp_join_kb_7[18] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8142.11-8148.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_38_0 Q=dsp_join_kb_8[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7926.11-7932.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_3_43[28] Q=dsp_join_kb_7[19] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8150.11-8156.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_fetchPc_pc_6_0_0 Q=dsp_join_kb_8[9] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8158.11-8164.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[1] Q=dsp_join_kb_7[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7934.11-7940.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[2] Q=dsp_join_kb_7[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7942.11-7948.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[3] Q=dsp_join_kb_7[2] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7950.11-7956.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[4] Q=dsp_join_kb_7[3] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7958.11-7964.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[5] Q=dsp_join_kb_7[4] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7966.11-7972.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_1_0_4_0[6] Q=dsp_join_kb_7[5] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7974.11-7980.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_0_0_14_0[7] Q=dsp_join_kb_8[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname decodeStage_mmuRsp_physicalAddress[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7982.11-7988.2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_3 B=N_2616 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2618
.cname decodeStage_mmuRsp_physicalAddress_RNI0GQV[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5259.8-5265.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[8] D=GND_0 Z=N_3032
.cname decodeStage_mmuRsp_physicalAddress_RNI1KRS[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15564.8-15570.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_27 B=N_3384 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3386
.cname decodeStage_mmuRsp_physicalAddress_RNI2H9D1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5475.8-5481.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_4 B=N_2648 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2650
.cname decodeStage_mmuRsp_physicalAddress_RNI3JQV[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5268.8-5274.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[9] D=GND_0 Z=N_3064
.cname decodeStage_mmuRsp_physicalAddress_RNI3MRS[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15555.8-15561.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_14 B=N_2968 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2970
.cname decodeStage_mmuRsp_physicalAddress_RNI4AO51[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5358.8-5364.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_28 B=N_3416 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3418
.cname decodeStage_mmuRsp_physicalAddress_RNI5K9D1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5484.8-5490.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_MEMORY_WR B=N_2680 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2682
.cname decodeStage_mmuRsp_physicalAddress_RNI6MQV[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5277.8-5283.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_15 B=N_3000 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3002
.cname decodeStage_mmuRsp_physicalAddress_RNI7DO51[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5367.8-5373.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_mod_Q[0] B=N_3224 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3226
.cname decodeStage_mmuRsp_physicalAddress_RNI7K9A1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5430.8-5436.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_8[0] D=GND_0 Z=N_2584
.cname decodeStage_mmuRsp_physicalAddress_RNI9KMO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15690.8-15696.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_6 B=N_2712 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2714
.cname decodeStage_mmuRsp_physicalAddress_RNI9PQV[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5286.8-5292.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_16 B=N_3032 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3034
.cname decodeStage_mmuRsp_physicalAddress_RNIAGO51[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5376.8-5382.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_mod_Q[1] B=N_3256 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3258
.cname decodeStage_mmuRsp_physicalAddress_RNIAN9A1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5439.8-5445.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_4[0] C=dsp_join_kb_7[11] D=GND_0 Z=N_3192
.cname decodeStage_mmuRsp_physicalAddress_RNIB5B41[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15519.8-15525.2"
.param INIT "0xE4E4"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_7[19] C=dsp_join_kb_18[9] D=GND_0 Z=N_3480
.cname decodeStage_mmuRsp_physicalAddress_RNIB7D41[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15447.8-15453.2"
.param INIT "0xD8D8"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[0] D=GND_0 Z=N_2616
.cname decodeStage_mmuRsp_physicalAddress_RNIBMMO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15681.8-15687.2"
.param INIT "0xE2E2"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_8[6] D=GND_0 Z=N_3096
.cname decodeStage_mmuRsp_physicalAddress_RNICRC51[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15546.8-15552.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_5_4[0] C=dsp_join_kb_8[1] D=GND_0 Z=N_2808
.cname decodeStage_mmuRsp_physicalAddress_RNIDHC41[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15627.8-15633.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_17 B=N_3064 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3066
.cname decodeStage_mmuRsp_physicalAddress_RNIDJO51[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5385.8-5391.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[1] D=GND_0 Z=N_2648
.cname decodeStage_mmuRsp_physicalAddress_RNIDOMO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15672.8-15678.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_mod_Q[2] B=N_3288 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3290
.cname decodeStage_mmuRsp_physicalAddress_RNIDQ9A1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5448.8-5454.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[10] D=GND_0 Z=N_3128
.cname decodeStage_mmuRsp_physicalAddress_RNIETC51[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15537.8-15543.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[2] D=GND_0 Z=N_2680
.cname decodeStage_mmuRsp_physicalAddress_RNIFQMO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15663.8-15669.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[3] D=GND_0 Z=N_2712
.cname decodeStage_mmuRsp_physicalAddress_RNIHSMO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15654.8-15660.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_8[8] C=dsp_join_kb_18[4] D=GND_0 Z=N_3320
.cname decodeStage_mmuRsp_physicalAddress_RNIJDB41[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15483.8-15489.2"
.param INIT "0xD8D8"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_12_rep1 B=N_2904 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2906
.cname decodeStage_mmuRsp_physicalAddress_RNIKRPE1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5340.8-5346.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_7[15] C=dsp_join_kb_18[5] D=GND_0 Z=N_3352
.cname decodeStage_mmuRsp_physicalAddress_RNILFB41[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15474.8-15480.2"
.param INIT "0xD8D8"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_6_2[0] C=dsp_join_kb_7[12] D=GND_0 Z=N_3224
.cname decodeStage_mmuRsp_physicalAddress_RNIM9SS[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15510.8-15516.2"
.param INIT "0xE4E4"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_8[7] D=GND_0 Z=N_3160
.cname decodeStage_mmuRsp_physicalAddress_RNINASS[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15528.8-15534.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_7[16] C=dsp_join_kb_18[6] D=GND_0 Z=N_3384
.cname decodeStage_mmuRsp_physicalAddress_RNINHB41[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15465.8-15471.2"
.param INIT "0xD8D8"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_18 B=N_3096 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3098
.cname decodeStage_mmuRsp_physicalAddress_RNINP9E1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5394.8-5400.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_6_2[1] C=dsp_join_kb_7[13] D=GND_0 Z=N_3256
.cname decodeStage_mmuRsp_physicalAddress_RNIOBSS[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15501.8-15507.2"
.param INIT "0xE4E4"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_8[4] D=GND_0 Z=N_2904
.cname decodeStage_mmuRsp_physicalAddress_RNIPBRS[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15600.8-15606.2"
.param INIT "0xE2E2"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_7[17] C=dsp_join_kb_18[7] D=GND_0 Z=N_3416
.cname decodeStage_mmuRsp_physicalAddress_RNIPJB41[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15456.8-15462.2"
.param INIT "0xD8D8"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_0_Q_0 B=N_3192 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3194
.cname decodeStage_mmuRsp_physicalAddress_RNIQCMA1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5421.8-5427.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_6_2[2] C=dsp_join_kb_7[14] D=GND_0 Z=N_3288
.cname decodeStage_mmuRsp_physicalAddress_RNIQDSS[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15492.8-15498.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_19 B=N_3128 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3130
.cname decodeStage_mmuRsp_physicalAddress_RNIQS9E1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5403.8-5409.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_20 B=N_3160 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3162
.cname decodeStage_mmuRsp_physicalAddress_RNIR2Q51[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5412.8-5418.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[6] D=GND_0 Z=N_2936
.cname decodeStage_mmuRsp_physicalAddress_RNIRDRS[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15591.8-15597.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_25 B=N_3320 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3322
.cname decodeStage_mmuRsp_physicalAddress_RNISA9D1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5457.8-5463.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_2 B=N_2584 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2586
.cname decodeStage_mmuRsp_physicalAddress_RNITCQV[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5250.8-5256.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_8[5] D=GND_0 Z=N_2968
.cname decodeStage_mmuRsp_physicalAddress_RNITFRS[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15582.8-15588.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] B=N_2808 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2810
.cname decodeStage_mmuRsp_physicalAddress_RNITRQB1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5313.8-5319.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_26 B=N_3352 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_3354
.cname decodeStage_mmuRsp_physicalAddress_RNIVD9D1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5466.8-5472.2"
.param INIT "0xACCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=dsp_join_kb_7[7] D=GND_0 Z=N_3000
.cname decodeStage_mmuRsp_physicalAddress_RNIVHRS[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15573.8-15579.2"
.param INIT "0xE2E2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_13_rep1 B=N_2936 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2938
.cname decodeStage_mmuRsp_physicalAddress_RNIVQ641[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5349.8-5355.2"
.param INIT "0xACCC"
.subckt LUT4 A=decode_REGFILE_WRITE_VALID_i_0 B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=N_4010 D=N_4072 Z=N_4059_i
.cname decode_REGFILE_WRITE_VALID_i_0_RNIA5CO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14481.8-14487.2"
.param INIT "0x1555"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=N_4099 Z=decode_REGFILE_WRITE_VALID_i_0
.cname decode_REGFILE_WRITE_VALID_i_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16605.8-16611.2"
.param INIT "0xFF02"
.subckt LUT4 A=decode_REGFILE_WRITE_VALID_i_a2_1 B=dsp_join_kb_3[0] C=dsp_join_kb_3[1] D=dsp_join_kb_5_4[0] Z=N_4099
.cname decode_REGFILE_WRITE_VALID_i_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17732.8-17738.2"
.param INIT "0x0002"
.subckt LUT4 A=dsp_join_kb_5_4[1] B=dsp_join_kb_5_4[2] C=GND_0 D=GND_0 Z=decode_REGFILE_WRITE_VALID_i_a2_1
.cname decode_REGFILE_WRITE_VALID_i_a2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21125.8-21131.2"
.param INIT "0x1111"
.subckt LUT4 A=decode_RS1_0_sqmuxa_0 B=decode_RS1_0_sqmuxa_1_0 C=when_HazardSimplePlugin_l48_3 D=when_HazardSimplePlugin_l57 Z=decode_RS1_0_sqmuxa_1z
.cname decode_RS1_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16461.8-16467.2"
.param INIT "0x0800"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] C=memory_to_writeBack_INSTRUCTION_0 D=memory_to_writeBack_INSTRUCTION_4 Z=decode_RS1_0_sqmuxa_0
.cname decode_RS1_0_sqmuxa_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19159.8-19165.2"
.param INIT "0x8421"
.subckt LUT4 A=when_HazardSimplePlugin_l48_1_NE B=execute_to_memory_BYPASSABLE_MEMORY_STAGE C=memory_arbitration_isValid D=execute_to_memory_REGFILE_WRITE_VALID Z=decode_RS1_0_sqmuxa_1_1z
.cname decode_RS1_0_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5169.8-5175.2"
.param INIT "0x4000"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] C=memory_to_writeBack_INSTRUCTION_1 D=memory_to_writeBack_INSTRUCTION_2 Z=decode_RS1_0_sqmuxa_1_0
.cname decode_RS1_0_sqmuxa_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19168.8-19174.2"
.param INIT "0x8421"
.subckt LUT4 A=when_HazardSimplePlugin_l48_2_NE B=decode_to_execute_BYPASSABLE_EXECUTE_STAGE C=execute_arbitration_isValid D=decode_to_execute_REGFILE_WRITE_VALID Z=decode_RS1_0_sqmuxa_2_1z
.cname decode_RS1_0_sqmuxa_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5151.8-5157.2"
.param INIT "0x4000"
.subckt LUT4 A=HazardSimplePlugin_addr0Match_3 B=HazardSimplePlugin_writeBackBuffer_payload_address[2] C=decode_RS1_0_sqmuxa_3_3 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] Z=decode_RS1_0_sqmuxa_3_1z
.cname decode_RS1_0_sqmuxa_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16443.8-16449.2"
.param INIT "0x4010"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[0] B=HazardSimplePlugin_writeBackBuffer_payload_address[1] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] Z=decode_RS1_0_sqmuxa_3_1
.cname decode_RS1_0_sqmuxa_3_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19096.8-19102.2"
.param INIT "0x8421"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[4] B=HazardSimplePlugin_writeBackBuffer_valid C=decode_RS1_0_sqmuxa_3_1 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] Z=decode_RS1_0_sqmuxa_3_3
.cname decode_RS1_0_sqmuxa_3_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17939.8-17945.2"
.param INIT "0x8040"
.subckt LUT4 A=decode_RS2_0_sqmuxa_0 B=decode_RS2_0_sqmuxa_1_0 C=when_HazardSimplePlugin_l51_0 D=when_HazardSimplePlugin_l57 Z=decode_RS2_0_sqmuxa_1z
.cname decode_RS2_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16470.8-16476.2"
.param INIT "0x0800"
.subckt LUT4 A=memory_to_writeBack_INSTRUCTION_3 B=memory_to_writeBack_INSTRUCTION_4 C=dsp_join_kb_6_2[1] D=dsp_join_kb_6_2[2] Z=decode_RS2_0_sqmuxa_0
.cname decode_RS2_0_sqmuxa_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19141.8-19147.2"
.param INIT "0x8421"
.subckt LUT4 A=when_HazardSimplePlugin_l51_1_NE B=execute_to_memory_BYPASSABLE_MEMORY_STAGE C=memory_arbitration_isValid D=execute_to_memory_REGFILE_WRITE_VALID Z=decode_RS2_0_sqmuxa_1_1z
.cname decode_RS2_0_sqmuxa_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5160.8-5166.2"
.param INIT "0x4000"
.subckt LUT4 A=memory_to_writeBack_INSTRUCTION_1 B=memory_to_writeBack_INSTRUCTION_2 C=dsp_join_kb_4[0] D=dsp_join_kb_6_2[0] Z=decode_RS2_0_sqmuxa_1_0
.cname decode_RS2_0_sqmuxa_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19150.8-19156.2"
.param INIT "0x8421"
.subckt LUT4 A=when_HazardSimplePlugin_l51_2_NE B=decode_to_execute_BYPASSABLE_EXECUTE_STAGE C=execute_arbitration_isValid D=decode_to_execute_REGFILE_WRITE_VALID Z=decode_RS2_0_sqmuxa_2_1z
.cname decode_RS2_0_sqmuxa_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5142.8-5148.2"
.param INIT "0x4000"
.subckt LUT4 A=HazardSimplePlugin_addr1Match_0 B=HazardSimplePlugin_writeBackBuffer_payload_address[1] C=decode_RS2_0_sqmuxa_3_3 D=dsp_join_kb_4[0] Z=decode_RS2_0_sqmuxa_3_1z
.cname decode_RS2_0_sqmuxa_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16416.8-16422.2"
.param INIT "0x4010"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[2] B=HazardSimplePlugin_writeBackBuffer_payload_address[3] C=dsp_join_kb_6_2[0] D=dsp_join_kb_6_2[1] Z=decode_RS2_0_sqmuxa_3_1
.cname decode_RS2_0_sqmuxa_3_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19132.8-19138.2"
.param INIT "0x8421"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_address[4] B=HazardSimplePlugin_writeBackBuffer_valid C=decode_RS2_0_sqmuxa_3_1 D=dsp_join_kb_6_2[2] Z=decode_RS2_0_sqmuxa_3_3
.cname decode_RS2_0_sqmuxa_3_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17948.8-17954.2"
.param INIT "0x8040"
.subckt LUT4 A=decode_arbitration_isStuckByOthers B=decode_arbitration_flushNext C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=IBusCachedPlugin_iBusRsp_flush_0
.cname decode_arbitration_flushNext_RNISBRV
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5907.8-5913.2"
.param INIT "0x44F4"
.subckt LUT4 A=un4__zz_when_2 B=IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=un4__zz_when_7 Z=decode_arbitration_flushNext
.cname decode_arbitration_flushNext_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10540.8-10546.2"
.param INIT "0xD5FF"
.subckt LUT4 A=decode_to_execute_ENV_CTRL[0] B=execute_arbitration_isValid C=execute_to_memory_ENV_CTRL_0 D=memory_arbitration_isValid Z=decode_arbitration_isStuckByOthers_0
.cname decode_arbitration_isStuckByOthers_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19294.8-19300.2"
.param INIT "0xF888"
.subckt LUT4 A=decode_arbitration_isStuckByOthers_0 B=memory_DivPlugin_div_done C=when_CsrPlugin_l1064 D=when_MulDivIterativePlugin_l128_1z Z=decode_arbitration_isStuckByOthers_2
.cname decode_arbitration_isStuckByOthers_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16794.8-16800.2"
.param INIT "0xFBFA"
.subckt LUT4 A=CsrPlugin_interrupt_valid B=decode_arbitration_isStuckByOthers_2 C=execute_arbitration_isStuck_2 D=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z Z=decode_arbitration_isStuckByOthers_4
.cname decode_arbitration_isStuckByOthers_4_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14885.8-14891.2"
.param INIT "0xFEFC"
.subckt LUT4 A=decode_arbitration_isStuckByOthers_4 B=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z C=un1_when_HazardSimplePlugin_l113 D=when_DBusCachedPlugin_l458_1z Z=decode_arbitration_isStuckByOthers
.cname decode_arbitration_isStuckByOthers_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11473.8-11479.2"
.param INIT "0xFFEA"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_19 B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=GND_0 Z=decode_to_execute_INSTRUCTION_m_0
.cname decode_to_execute_INSTRUCTION_m_0_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17133.8-17139.2"
.param INIT "0x8080"
.subckt LUT4 A=_zz_execute_BRANCH_COND_RESULT_1_u_s B=_zz_execute_BRANCH_COND_RESULT_1_u_bm C=execute_BRANCH_DO_1 D=decode_to_execute_PREDICTION_HAD_BRANCHED2 Z=execute_BRANCH_DO_1z
.cname execute_BRANCH_DO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21567.8-21573.2"
.param INIT "0x2F8D"
.subckt LUT4 A=_zz_execute_BRANCH_COND_RESULT_1_u_s B=_zz_execute_BRANCH_COND_RESULT_1_u_am C=_zz_execute_BranchPlugin_missAlignedTarget_6 D=decode_to_execute_PREDICTION_HAD_BRANCHED2 Z=execute_BRANCH_DO_1
.cname execute_BRANCH_DO_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21558.8-21564.2"
.param INIT "0x0E11"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_PREDICTION_HAD_BRANCHED2 C=dsp_join_kb_9[0] D=GND_0 Z=dsp_join_kb_20_0
.cname execute_BranchPlugin_branch_src2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21247.8-21253.2"
.param INIT "0x7070"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_18 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_17
.cname execute_BranchPlugin_branch_src2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17540.8-17546.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_19 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_18
.cname execute_BranchPlugin_branch_src2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17532.8-17538.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_PREDICTION_HAD_BRANCHED2 C=dsp_join_kb_9[1] D=GND_0 Z=dsp_join_kb_20_1
.cname execute_BranchPlugin_branch_src2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21239.8-21245.2"
.param INIT "0xF8F8"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_PREDICTION_HAD_BRANCHED2 C=dsp_join_kb_9[2] D=GND_0 Z=dsp_join_kb_20_2
.cname execute_BranchPlugin_branch_src2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21231.8-21237.2"
.param INIT "0x7070"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_PREDICTION_HAD_BRANCHED2 C=dsp_join_kb_9[3] D=GND_0 Z=dsp_join_kb_20_3
.cname execute_BranchPlugin_branch_src2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21223.8-21229.2"
.param INIT "0x7070"
.subckt WIDEFN9 A0=decode_to_execute_INSTRUCTION_0_mod_Q[1] A1=decode_to_execute_INSTRUCTION_20 B0=dsp_join_kb_9_0 B1=decode_to_execute_PREDICTION_HAD_BRANCHED2 C0=dsp_split_kb_11 C1=GND_0 D0=GND_0 D1=GND_0 SEL=execute_BranchPlugin_branch_src2_sn_m3_i_m2 Z=dsp_join_kb_20_10
.cname execute_BranchPlugin_branch_src2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:6042.11-6053.2"
.param INIT0 "0xcaca"
.param INIT1 "0x2222"
.subckt LUT4 A=decode_to_execute_PREDICTION_HAD_BRANCHED2 B=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] C=decode_to_execute_INSTRUCTION_mod_Q[0] D=dsp_split_kb_11 Z=dsp_join_kb_9[1]
.cname execute_BranchPlugin_branch_src2_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18035.8-18041.2"
.param INIT "0xF0E4"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_17 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_16
.cname execute_BranchPlugin_branch_src2_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17548.8-17554.2"
.param INIT "0x5D08"
.subckt LUT4 A=decode_to_execute_PREDICTION_HAD_BRANCHED2 B=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] C=decode_to_execute_INSTRUCTION_mod_Q[1] D=dsp_split_kb_11 Z=dsp_join_kb_9[2]
.cname execute_BranchPlugin_branch_src2_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18027.8-18033.2"
.param INIT "0xF0E4"
.subckt LUT4 A=decode_to_execute_PREDICTION_HAD_BRANCHED2 B=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] C=decode_to_execute_INSTRUCTION_mod_Q[2] D=dsp_split_kb_11 Z=dsp_join_kb_9[3]
.cname execute_BranchPlugin_branch_src2_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18019.8-18025.2"
.param INIT "0xF0E4"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_12_rep1 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_11
.cname execute_BranchPlugin_branch_src2_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17588.8-17594.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_13_rep1 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_12
.cname execute_BranchPlugin_branch_src2_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17580.8-17586.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_14 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_13
.cname execute_BranchPlugin_branch_src2_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17572.8-17578.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_15 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_14
.cname execute_BranchPlugin_branch_src2_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17564.8-17570.2"
.param INIT "0x5D08"
.subckt LUT4 A=execute_BranchPlugin_branch_src2_sn_m3_i_m2 B=decode_to_execute_INSTRUCTION_16 C=decode_to_execute_PREDICTION_HAD_BRANCHED2 D=dsp_join_kb_9_0 Z=dsp_join_kb_20_15
.cname execute_BranchPlugin_branch_src2_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17556.8-17562.2"
.param INIT "0x5D08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_Q[0] B=decode_to_execute_INSTRUCTION_0_mod_0_Q_0 C=dsp_split_kb_11 D=GND_0 Z=dsp_join_kb_9[0]
.cname execute_BranchPlugin_branch_src2_0_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20234.8-20240.2"
.param INIT "0xCACA"
.subckt LUT4 A=decode_to_execute_BRANCH_CTRL_mod_Q_0 B=decode_to_execute_PREDICTION_HAD_BRANCHED2 C=dsp_split_kb_11 D=GND_0 Z=execute_BranchPlugin_branch_src2_sn_m3_i_m2
.cname execute_BranchPlugin_branch_src2_sn_m3_i_m2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20226.8-20232.2"
.param INIT "0x5C5C"
.subckt LUT4 A=_zz_execute_SRC1[6] B=_zz_execute_SRC1[7] C=_zz_execute_SRC2_5[6] D=_zz_execute_SRC2_5[7] Z=execute_BranchPlugin_eq_0_I_32_1z
.cname execute_BranchPlugin_eq_0_I_32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8360.8-8366.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_execute_SRC1[8] B=_zz_execute_SRC1[9] C=_zz_execute_SRC2_5[8] D=_zz_execute_SRC2_5[9] Z=execute_BranchPlugin_eq_0_I_56_1z
.cname execute_BranchPlugin_eq_0_I_56
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8328.8-8334.2"
.param INIT "0x8421"
.subckt LUT4 A=N_1126 B=N_4148 C=_zz_execute_SRC1[5] D=decode_to_execute_INSTRUCTION_25 Z=execute_IntAluPlugin_bitwise_4
.cname execute_BranchPlugin_eq_0_I_82
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15759.8-15765.2"
.param INIT "0x1ED2"
.subckt LUT4 A=_zz_execute_SRC2_5_4 B=decode_to_execute_INSTRUCTION_m_0 C=execute_IntAluPlugin_bitwise_4 D=execute_RS1_m Z=execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z
.cname execute_BranchPlugin_eq_0_I_82_RNIEITT2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8304.8-8310.2"
.param INIT "0x0A09"
.subckt LUT4 A=dsp_join_kb_18[9] B=N_3978_i C=execute_CsrPlugin_csr_768_2_8 D=execute_CsrPlugin_csr_3264_2_0_a2_0_2 Z=execute_CsrPlugin_csr_3008_2
.cname execute_CsrPlugin_csr_3008_2_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21988.8-21994.2"
.param INIT "0x4000"
.subckt LUT4 A=N_4068 B=dsp_join_kb_4[1] C=dsp_join_kb_18[5] D=dsp_join_kb_18[6] Z=execute_CsrPlugin_csr_3264_2_0_a2_0_2
.cname execute_CsrPlugin_csr_3264_2_0_a2_0_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17975.8-17981.2"
.param INIT "0x4000"
.subckt LUT4 A=N_4109 B=dsp_join_kb_18[7] C=dsp_join_kb_18[8] D=dsp_join_kb_18[9] Z=execute_CsrPlugin_csr_3264_2
.cname execute_CsrPlugin_csr_3264_2_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15402.8-15408.2"
.param INIT "0x0200"
.subckt LUT4 A=execute_CsrPlugin_csr_3264_2_0_a2_0_2 B=dsp_join_kb_18[4] C=dsp_join_kb_6_2[0] D=N_3969_i Z=N_4109
.cname execute_CsrPlugin_csr_3264_2_0_a4_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5016.8-5022.2"
.param INIT "0x0200"
.subckt LUT4 A=dsp_join_kb_18[9] B=N_3978_i C=execute_CsrPlugin_csr_768_2_8 D=execute_CsrPlugin_csr_3264_2_0_a2_0_2 Z=execute_CsrPlugin_csr_4032_2
.cname execute_CsrPlugin_csr_4032_2_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21997.8-22003.2"
.param INIT "0x8000"
.subckt LUT4 A=N_3978_i B=N_4068 C=execute_CsrPlugin_csr_768_2_8 D=execute_CsrPlugin_csr_768_2_9 Z=execute_CsrPlugin_csr_768_2_1z
.cname execute_CsrPlugin_csr_768_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16506.8-16512.2"
.param INIT "0x2000"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=dsp_join_kb_4[0] C=GND_0 D=GND_0 Z=N_4068
.cname execute_CsrPlugin_csr_768_2_2_0_a2_i_o4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20846.8-20852.2"
.param INIT "0xEEEE"
.subckt LUT4 A=execute_CsrPlugin_csr_772_2_0 B=N_3978_i C=execute_CsrPlugin_csr_768_2_9 D=execute_CsrPlugin_csr_772_2_8 Z=execute_CsrPlugin_csr_772_2_1z
.cname execute_CsrPlugin_csr_772_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16524.8-16530.2"
.param INIT "0x8000"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=dsp_join_kb_6_2[0] C=GND_0 D=GND_0 Z=execute_CsrPlugin_csr_772_2_0
.cname execute_CsrPlugin_csr_772_2_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21179.8-21185.2"
.param INIT "0x4444"
.subckt LUT4 A=N_3978_i B=N_4001_2 C=execute_CsrPlugin_csr_768_2_9 D=execute_CsrPlugin_csr_772_2_8 Z=execute_CsrPlugin_csr_773_2_1z
.cname execute_CsrPlugin_csr_773_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16533.8-16539.2"
.param INIT "0x8000"
.subckt LUT4 A=execute_CsrPlugin_csr_833_2_0 B=N_3969_i C=execute_CsrPlugin_csr_833_2_7 D=execute_CsrPlugin_csr_833_2_9 Z=execute_CsrPlugin_csr_833_2_1z
.cname execute_CsrPlugin_csr_833_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16542.8-16548.2"
.param INIT "0x8000"
.subckt LUT4 A=dsp_join_kb_4[0] B=dsp_join_kb_6_2[0] C=GND_0 D=GND_0 Z=execute_CsrPlugin_csr_833_2_0
.cname execute_CsrPlugin_csr_833_2_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21152.8-21158.2"
.param INIT "0x1111"
.subckt LUT4 A=execute_CsrPlugin_csr_834_2_1 B=N_3969_i C=execute_CsrPlugin_csr_833_2_9 D=dsp_join_kb_6_2[0] Z=execute_CsrPlugin_csr_834_2_1z
.cname execute_CsrPlugin_csr_834_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21283.8-21289.2"
.param INIT "0x0080"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=N_3978_i C=dsp_join_kb_4[0] D=dsp_join_kb_18[5] Z=execute_CsrPlugin_csr_834_2_1
.cname execute_CsrPlugin_csr_834_2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21274.8-21280.2"
.param INIT "0x4000"
.subckt LUT4 A=execute_CsrPlugin_csr_835_2_0 B=N_3969_i C=execute_CsrPlugin_csr_833_2_7 D=execute_CsrPlugin_csr_833_2_9 Z=execute_CsrPlugin_csr_835_2_1z
.cname execute_CsrPlugin_csr_835_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16551.8-16557.2"
.param INIT "0x8000"
.subckt LUT4 A=dsp_join_kb_4[0] B=dsp_join_kb_6_2[0] C=GND_0 D=GND_0 Z=execute_CsrPlugin_csr_835_2_0
.cname execute_CsrPlugin_csr_835_2_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21161.8-21167.2"
.param INIT "0x2222"
.subckt LUT4 A=execute_CsrPlugin_csr_836_2_1 B=N_3969_i C=N_3978_i D=execute_CsrPlugin_csr_833_2_9 Z=execute_CsrPlugin_csr_836_2_1z
.cname execute_CsrPlugin_csr_836_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16515.8-16521.2"
.param INIT "0x8000"
.subckt LUT4 A=dsp_join_kb_18[5] B=dsp_join_kb_6_2[0] C=dsp_join_kb_4[0] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] Z=execute_CsrPlugin_csr_836_2_1
.cname execute_CsrPlugin_csr_836_2_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3954.8-3960.2"
.param INIT "0x0008"
.subckt LUT4 A=execute_arbitration_isStuck_2 B=decode_to_execute_CSR_WRITE_OPCODE C=when_DBusCachedPlugin_l458_RNIASQQ_1z D=when_CsrPlugin_l1180 Z=execute_CsrPlugin_writeEnable_1z
.cname execute_CsrPlugin_writeEnable
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13082.8-13088.2"
.param INIT "0x0400"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[5] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[5] Z=CsrPlugin_mepc_7[5]
.cname execute_CsrPlugin_writeEnable_RNI16CV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10887.8-10893.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[2] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[2] Z=CsrPlugin_mepc_7[2]
.cname execute_CsrPlugin_writeEnable_RNI1SVJ1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10863.8-10869.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[20] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[20] Z=CsrPlugin_mepc_7[20]
.cname execute_CsrPlugin_writeEnable_RNI2S0S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10991.8-10997.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[12] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[12] Z=CsrPlugin_mepc_7[12]
.cname execute_CsrPlugin_writeEnable_RNI38932
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10943.8-10949.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[18] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[18] Z=CsrPlugin_mepc_7[18]
.cname execute_CsrPlugin_writeEnable_RNI3NKL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11079.8-11085.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[6] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[6] Z=CsrPlugin_mepc_7[6]
.cname execute_CsrPlugin_writeEnable_RNI49CV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10895.8-10901.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[21] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[21] Z=CsrPlugin_mepc_7[21]
.cname execute_CsrPlugin_writeEnable_RNI5V0S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10999.8-11005.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[28] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[28] Z=CsrPlugin_mepc_7[28]
.cname execute_CsrPlugin_writeEnable_RNI6TNL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11087.8-11093.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[7] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[7] Z=CsrPlugin_mepc_7[7]
.cname execute_CsrPlugin_writeEnable_RNI7CCV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10903.8-10909.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[30] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[30] Z=CsrPlugin_mepc_7[30]
.cname execute_CsrPlugin_writeEnable_RNI7ELT1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11063.8-11069.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[22] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[22] Z=CsrPlugin_mepc_7[22]
.cname execute_CsrPlugin_writeEnable_RNI821S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11007.8-11013.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[11] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[11] Z=CsrPlugin_mepc_7[11]
.cname execute_CsrPlugin_writeEnable_RNIABLV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10935.8-10941.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[8] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[8] Z=CsrPlugin_mepc_7[8]
.cname execute_CsrPlugin_writeEnable_RNIAFCV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10911.8-10917.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[23] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[23] Z=CsrPlugin_mepc_7[23]
.cname execute_CsrPlugin_writeEnable_RNIB51S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11015.8-11021.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[9] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[9] Z=CsrPlugin_mepc_7[9]
.cname execute_CsrPlugin_writeEnable_RNIDICV1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10919.8-10925.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[15] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[15] Z=CsrPlugin_mepc_7[15]
.cname execute_CsrPlugin_writeEnable_RNIE5UR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10959.8-10965.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[24] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[24] Z=CsrPlugin_mepc_7[24]
.cname execute_CsrPlugin_writeEnable_RNIE81S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11023.8-11029.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[16] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[16] Z=CsrPlugin_mepc_7[16]
.cname execute_CsrPlugin_writeEnable_RNIH8UR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10967.8-10973.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[25] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[25] Z=CsrPlugin_mepc_7[25]
.cname execute_CsrPlugin_writeEnable_RNIHB1S1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11031.8-11037.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[3] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[3] Z=CsrPlugin_mepc_7[3]
.cname execute_CsrPlugin_writeEnable_RNIJSKP1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10871.8-10877.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[17] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[17] Z=CsrPlugin_mepc_7[17]
.cname execute_CsrPlugin_writeEnable_RNIKBUR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10975.8-10981.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[31] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[31] Z=CsrPlugin_mepc_7[31]
.cname execute_CsrPlugin_writeEnable_RNIKDQL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11095.8-11101.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[10] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[10] Z=CsrPlugin_mepc_7[10]
.cname execute_CsrPlugin_writeEnable_RNIMBH62
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10927.8-10933.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[26] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[26] Z=CsrPlugin_mepc_7[26]
.cname execute_CsrPlugin_writeEnable_RNIMQIT1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11039.8-11045.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[4] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[4] Z=CsrPlugin_mepc_7[4]
.cname execute_CsrPlugin_writeEnable_RNIMVKP1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10879.8-10885.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[14] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[14] Z=CsrPlugin_mepc_7[14]
.cname execute_CsrPlugin_writeEnable_RNINAKL1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11071.8-11077.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[27] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[27] Z=CsrPlugin_mepc_7[27]
.cname execute_CsrPlugin_writeEnable_RNIPTIT1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11047.8-11053.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[19] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[19] Z=CsrPlugin_mepc_7[19]
.cname execute_CsrPlugin_writeEnable_RNIQHUR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10983.8-10989.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[13] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[13] Z=CsrPlugin_mepc_7[13]
.cname execute_CsrPlugin_writeEnable_RNITRJI2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10951.8-10957.2"
.param INIT "0xBF80"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[29] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable_1z D=memory_to_writeBack_PC[29] Z=CsrPlugin_mepc_7[29]
.cname execute_CsrPlugin_writeEnable_RNIV3JT1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11055.8-11061.2"
.param INIT "0xBF80"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL[0] B=decode_to_execute_SRC1_CTRL[1] C=dsp_join_kb_11[1] D=GND_0 Z=execute_RS1_m
.cname execute_RS1_m_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18503.8-18509.2"
.param INIT "0x1010"
.subckt LUT4 A=execute_arbitration_isStuck_2 B=memory_DivPlugin_rs1_0_sqmuxa C=when_DBusCachedPlugin_l458_1z D=GND_0 Z=execute_arbitration_isStuck_1z
.cname execute_arbitration_isStuck
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14094.8-14100.2"
.param INIT "0xFEFE"
.subckt LUT4 A=dataCache_1_io_cpu_execute_refilling B=execute_arbitration_isValid C=dsp_split_kb_28 D=GND_0 Z=execute_arbitration_isStuck_2_0
.cname execute_arbitration_isStuck_2_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18934.8-18940.2"
.param INIT "0x8F8F"
.subckt LUT4 A=execute_arbitration_isStuck_2_0 B=stageB_flusher_waitDone C=decode_to_execute_MEMORY_MANAGMENT D=execute_arbitration_isValid Z=execute_arbitration_isStuck_2_1
.cname execute_arbitration_isStuck_2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17912.8-17918.2"
.param INIT "0xBAAA"
.subckt LUT4 A=execute_arbitration_isStuck_2 B=memory_DivPlugin_rs1_0_sqmuxa C=when_DBusCachedPlugin_l458_1z D=GND_0 Z=execute_arbitration_isStuck_i
.cname execute_arbitration_isStuck_2_RNIQV651
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13091.8-13097.2"
.param INIT "0x0101"
.subckt LUT4 A=execute_arbitration_isStuck_2_1 B=memory_arbitration_isValid C=when_CsrPlugin_l1180 D=writeBack_arbitration_isValid Z=execute_arbitration_isStuck_2
.cname execute_arbitration_isStuck_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16380.8-16386.2"
.param INIT "0xFAEA"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z B=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z C=decode_arbitration_isStuckByOthers D=GND_0 Z=execute_arbitration_isValid_5_1z
.cname execute_arbitration_isValid_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9320.8-9326.2"
.param INIT "0x0808"
.subckt LUT4 A=_zz_decode_RS2_1_2_sqmuxa_1z B=execute_to_memory_REGFILE_WRITE_DATA_0 C=GND_0 D=GND_0 Z=execute_to_memory_REGFILE_WRITE_DATA_m_0
.cname execute_to_memory_REGFILE_WRITE_DATA_m[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15822.8-15828.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_ways_0_tags_port1[0] B=un2_fetchStage_hit_hits_0_0_I_9_0_S1 C=GND_0 D=GND_0 Z=fetchStage_hit_hits_0
.cname fetchStage_hit_hits_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20243.8-20249.2"
.param INIT "0x8888"
.subckt LUT4 A=iBusWishbone_STB_sx B=main_basesoc_ibus_adr_1 C=GND_0 D=GND_0 Z=main_basesoc_ibus_cyc
.cname iBusWishbone_STB
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21760.8-21766.2"
.param INIT "0xEEEE"
.subckt LUT4 A=sys_rst B=builder_grant_fast C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=N_1210_i_fast
.cname iBusWishbone_STB_RNI43K61
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21600.8-21606.2"
.param INIT "0x4054"
.subckt LUT4 A=N_1221 B=builder_grant C=main_basesoc_ibus_adr_0 D=main_basesoc_ibus_cyc Z=iBusWishbone_STB_RNI5OKN_1z
.cname iBusWishbone_STB_RNI5OKN
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11167.8-11173.2"
.param INIT "0xE1F0"
.subckt LUT4 A=builder_basesoc_state B=builder_grant_rep2 C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=iBusWishbone_STB_RNIBI961_1z
.cname iBusWishbone_STB_RNIBI961
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15159.8-15165.2"
.param INIT "0x5140"
.subckt LUT4 A=sys_rst B=builder_grant_rep1 C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=N_1210_i_rep1
.cname iBusWishbone_STB_RNIEAT31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21608.8-21614.2"
.param INIT "0x4054"
.subckt LUT4 A=sys_rst B=builder_grant_rep2 C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=N_1210_i_rep2
.cname iBusWishbone_STB_RNIFAT31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21616.8-21622.2"
.param INIT "0x4054"
.subckt LUT4 A=sys_rst B=builder_grant C=main_basesoc_dbus_cyc D=main_basesoc_ibus_cyc Z=N_1210_i
.cname iBusWishbone_STB_RNIN57D1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14696.8-14702.2"
.param INIT "0x4054"
.subckt LUT4 A=builder_grant B=N_1221 C=main_basesoc_ibus_adr_1 D=iBusWishbone_STB_sx Z=_zz_iBusWishbone_ADR_0_sqmuxa
.cname iBusWishbone_STB_sx_RNIGBAP
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5655.8-5661.2"
.param INIT "0x1110"
.subckt LUT4 A=_zz_iBusWishbone_ADR_0_sqmuxa B=main_basesoc_ibus_adr_0 C=main_basesoc_ibus_adr_1 D=main_basesoc_ibus_adr_2 Z=iBusWishbone_STB_sx_RNIHJN21_1z
.cname iBusWishbone_STB_sx_RNIHJN21
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10082.8-10088.2"
.param INIT "0x7F80"
.subckt LUT4 A=lineLoader_cmdSent B=lineLoader_valid C=main_basesoc_ibus_adr_0 D=main_basesoc_ibus_adr_2 Z=iBusWishbone_STB_sx
.cname iBusWishbone_STB_sx_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21751.8-21757.2"
.param INIT "0xFFF4"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[0] Q=IBusCachedPlugin_cache_io_cpu_decode_data[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7702.11-7708.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[1] Q=IBusCachedPlugin_cache_io_cpu_decode_data[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7718.11-7724.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_fetch_data Q=dsp_join_kb_4[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7870.11-7876.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[25] Q=dsp_join_kb_18[4] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7878.11-7884.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[26] Q=dsp_join_kb_18[5] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7886.11-7892.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[27] Q=dsp_join_kb_18[6] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7894.11-7900.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[28] Q=dsp_join_kb_18[7] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7902.11-7908.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[29] Q=dsp_join_kb_18[8] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7910.11-7916.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[2] Q=IBusCachedPlugin_cache_io_cpu_decode_data[2] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7726.11-7732.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[30] Q=dsp_join_kb_18[9] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7918.11-7924.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[3] Q=IBusCachedPlugin_cache_io_cpu_decode_data[3] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7750.11-7756.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[4] Q=IBusCachedPlugin_cache_io_cpu_decode_data[4] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7782.11-7788.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[5] Q=IBusCachedPlugin_cache_io_cpu_decode_data[5] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7790.11-7796.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[6] Q=IBusCachedPlugin_cache_io_cpu_decode_data[6] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7814.11-7820.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_banks_0_port1[8] Q=dsp_join_kb_3[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7838.11-7844.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[0] Q=dsp_join_kb_6_2[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7694.11-7700.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[10] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7854.11-7860.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[11] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7862.11-7868.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[1] Q=dsp_join_kb_6_2[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7710.11-7716.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[2] Q=dsp_join_kb_6_2[2] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7766.11-7772.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[3] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7742.11-7748.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[4] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7774.11-7780.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[5] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7798.11-7804.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[6] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7806.11-7812.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[7] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7822.11-7828.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[8] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7830.11-7836.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6[9] Q=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_0_0_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7846.11-7852.2"
.subckt LUT4 A=dsp_join_kb_18[4] B=dsp_join_kb_4[0] C=dsp_join_kb_6_2[2] D=dsp_join_kb_6_2[1] Z=execute_CsrPlugin_csr_772_2_8
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIF7061[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4926.8-4932.2"
.param INIT "0x0001"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[14]
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIFQRB1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14950.8-14956.2"
.param INIT "0xFE02"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[15]
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIGRRB1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14942.8-14948.2"
.param INIT "0xFE02"
.subckt LUT4 A=dsp_join_kb_6_2[1] B=dsp_join_kb_6_2[2] C=GND_0 D=GND_0 Z=N_3969_i
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIH6HB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20810.8-20816.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[16]
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIHSRB1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14934.8-14940.2"
.param INIT "0xFE02"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Z=N_3957
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNII3MI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4575.8-4581.2"
.param INIT "0x4F44"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=GND_0 Z=N_4063
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNILBTC[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18368.8-18374.2"
.param INIT "0xEFEF"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Z=un4__zz__zz_decode_IS_RS2_SIGNED_7_i
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4980.8-4986.2"
.param INIT "0x8880"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Z=N_4072
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4962.8-4968.2"
.param INIT "0x333B"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] D=GND_0 Z=_zz__zz_decode_IS_RS2_SIGNED_121_0
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINJG8[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4017.8-4023.2"
.param INIT "0x2020"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4944.8-4950.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4935.8-4941.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3959_rep2
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3855.8-3861.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3958_rep2
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3882.8-3888.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3959_rep1
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_3[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3864.8-3870.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3958_rep1
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_4[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3891.8-3897.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3959_fast
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_5[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3873.8-3879.2"
.param INIT "0xE444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Z=N_3958_fast
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_6[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3900.8-3906.2"
.param INIT "0xE444"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[17]
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIP0DK1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14926.8-14932.2"
.param INIT "0xFE02"
.subckt LUT4 A=dsp_join_kb_18[4] B=dsp_join_kb_6_2[0] C=dsp_join_kb_6_2[2] D=dsp_join_kb_6_2[1] Z=execute_CsrPlugin_csr_768_2_8
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIPAHU[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4917.8-4923.2"
.param INIT "0x0001"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[18]
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIQ1DK1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14918.8-14924.2"
.param INIT "0xFE02"
.subckt INV A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Z=io_cpu_fetch_data_regNextWhen_0_0_mod_i_0
.cname io_cpu_fetch_data_regNextWhen_0_0_mod_RNIRLO5[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3840.7-3843.2"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[0] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=decode_to_execute_INSTRUCTION_0 D=when_CsrPlugin_l1144 Z=N_2541
.cname io_cpu_fetch_data_regNextWhen_RNI6DFP[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14910.8-14916.2"
.param INIT "0x0FDD"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] C=dsp_join_kb_18[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Z=_zz__zz_decode_IS_RS2_SIGNED_88
.cname io_cpu_fetch_data_regNextWhen_RNI7V4Q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4089.8-4095.2"
.param INIT "0x0002"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[1] B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=decode_to_execute_INSTRUCTION_1 D=when_CsrPlugin_l1144 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_29_157_1
.cname io_cpu_fetch_data_regNextWhen_RNI8FFP[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21328.8-21334.2"
.param INIT "0x0FDD"
.subckt LUT4 A=dsp_join_kb_18[7] B=dsp_join_kb_18[8] C=GND_0 D=GND_0 Z=N_3978_i
.cname io_cpu_fetch_data_regNextWhen_RNI9CFQ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20819.8-20825.2"
.param INIT "0x8888"
.subckt LUT4 A=dsp_join_kb_18[6] B=dsp_join_kb_18[4] C=dsp_join_kb_18[9] D=dsp_join_kb_4[1] Z=execute_CsrPlugin_csr_833_2_9
.cname io_cpu_fetch_data_regNextWhen_RNIEDPK1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3963.8-3969.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_18[6] B=dsp_join_kb_18[5] C=dsp_join_kb_18[9] D=dsp_join_kb_4[1] Z=execute_CsrPlugin_csr_768_2_9
.cname io_cpu_fetch_data_regNextWhen_RNIFEPK1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4080.8-4086.2"
.param INIT "0x0001"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_3[0] C=dsp_join_kb_7[5] D=GND_0 Z=N_2776
.cname io_cpu_fetch_data_regNextWhen_RNIL0NO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15636.8-15642.2"
.param INIT "0xE4E4"
.subckt LUT4 A=dsp_join_kb_18[5] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] C=dsp_join_kb_18[8] D=dsp_join_kb_18[7] Z=execute_CsrPlugin_csr_833_2_7
.cname io_cpu_fetch_data_regNextWhen_RNILKFD1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3972.8-3978.2"
.param INIT "0x8000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[0] B=IBusCachedPlugin_cache_io_cpu_decode_data[1] C=GND_0 D=GND_0 Z=N_1277
.cname io_cpu_fetch_data_regNextWhen_RNILMN2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20261.8-20267.2"
.param INIT "0x7777"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_Q[0] B=N_2776 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2778
.cname io_cpu_fetch_data_regNextWhen_RNILPRC1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5304.8-5310.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un10__zz__zz_decode_IS_RS2_SIGNED_10_i
.cname io_cpu_fetch_data_regNextWhen_RNINQF5[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16326.8-16332.2"
.param INIT "0xCE02"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=GND_0 D=GND_0 Z=N_4084_1_i
.cname io_cpu_fetch_data_regNextWhen_RNIRSN2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5943.8-5949.2"
.param INIT "0xDDDD"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[3] D=GND_0 Z=io_cpu_fetch_data_regNextWhen_RNIRT34_0
.cname io_cpu_fetch_data_regNextWhen_RNIRT34[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4044.8-4050.2"
.param INIT "0x0101"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5[0] Q=dsp_join_kb_5_4[0] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7670.11-7676.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5[1] Q=dsp_join_kb_5_4[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7678.11-7684.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5[2] Q=dsp_join_kb_5_4[2] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7686.11-7692.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5[3] Q=dsp_join_kb_3[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7734.11-7740.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5[4] Q=dsp_join_kb_4[1] SP=decodeStage_hit_error_RNIVE5V_1z
.cname io_cpu_fetch_data_regNextWhen_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7758.11-7764.2"
.subckt LUT4 A=un10__zz__zz_decode_IS_RS2_SIGNED_10 B=dsp_join_kb_2_0 C=dsp_join_kb_5_4[0] D=dsp_join_kb_6_2[0] Z=dsp_join_kb_18[1]
.cname io_cpu_fetch_data_regNextWhen_mod_RNI4FRB1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15006.8-15012.2"
.param INIT "0xF1E0"
.subckt LUT4 A=un10__zz__zz_decode_IS_RS2_SIGNED_10 B=dsp_join_kb_2_0 C=dsp_join_kb_5_4[1] D=dsp_join_kb_6_2[1] Z=dsp_join_kb_18[2]
.cname io_cpu_fetch_data_regNextWhen_mod_RNI6HRB1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14998.8-15004.2"
.param INIT "0xF1E0"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] B=N_2840 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2842
.cname io_cpu_fetch_data_regNextWhen_mod_RNI7JIB1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5322.8-5328.2"
.param INIT "0xACCC"
.subckt LUT4 A=un10__zz__zz_decode_IS_RS2_SIGNED_10 B=dsp_join_kb_2_0 C=dsp_join_kb_5_4[2] D=dsp_join_kb_6_2[2] Z=dsp_join_kb_18[3]
.cname io_cpu_fetch_data_regNextWhen_mod_RNI8JRB1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14990.8-14996.2"
.param INIT "0xF1E0"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_3[1] Z=dsp_join_kb_18[10]
.cname io_cpu_fetch_data_regNextWhen_mod_RNIALRB1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14982.8-14988.2"
.param INIT "0xFE02"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] B=N_2872 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2874
.cname io_cpu_fetch_data_regNextWhen_mod_RNIAMIB1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5331.8-5337.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_3[1] C=dsp_join_kb_7[4] D=GND_0 Z=N_2744
.cname io_cpu_fetch_data_regNextWhen_mod_RNIEIC41[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15645.8-15651.2"
.param INIT "0xE4E4"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_0_mod_Q[1] B=N_2744 C=execute_arbitration_isValid D=decode_to_execute_ENV_CTRL[1] Z=N_2746
.cname io_cpu_fetch_data_regNextWhen_mod_RNIFCHO1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5295.8-5301.2"
.param INIT "0xACCC"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_5_4[1] C=dsp_join_kb_8[2] D=GND_0 Z=N_2840
.cname io_cpu_fetch_data_regNextWhen_mod_RNIM7441[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15618.8-15624.2"
.param INIT "0xE4E4"
.subckt LUT4 A=IBusCachedPlugin_decodeExceptionPort_valid_1z B=dsp_join_kb_5_4[2] C=dsp_join_kb_8[3] D=GND_0 Z=N_2872
.cname io_cpu_fetch_data_regNextWhen_mod_RNIO9441[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15609.8-15615.2"
.param INIT "0xE4E4"
.subckt LUT4 A=lineLoader_cmdSent B=lineLoader_valid C=GND_0 D=GND_0 Z=IBusCachedPlugin_cache_io_mem_cmd_valid
.cname io_mem_cmd_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20360.8-20366.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=memory_to_writeBack_INSTRUCTION_1 C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_address[1]
.cname lastStageRegFileWrite_payload_address_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20963.8-20969.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=memory_to_writeBack_INSTRUCTION_2 C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_address[2]
.cname lastStageRegFileWrite_payload_address_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20972.8-20978.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=memory_to_writeBack_INSTRUCTION_3 C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_address[3]
.cname lastStageRegFileWrite_payload_address_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20981.8-20987.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=memory_to_writeBack_INSTRUCTION_4 C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_address[4]
.cname lastStageRegFileWrite_payload_address_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20990.8-20996.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=_zz_decode_RS2_2[0] C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_data[0]
.cname lastStageRegFileWrite_payload_data_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12125.8-12131.2"
.param INIT "0x4444"
.subckt LUT4 A=N_864 B=N_931 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[10]
.cname lastStageRegFileWrite_payload_data_cZ[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10666.8-10672.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_865 B=N_932 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[11]
.cname lastStageRegFileWrite_payload_data_cZ[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10657.8-10663.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_866 B=N_933 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[12]
.cname lastStageRegFileWrite_payload_data_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10576.8-10582.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_867 B=N_934 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[13]
.cname lastStageRegFileWrite_payload_data_cZ[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10522.8-10528.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_868 B=N_935 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[14]
.cname lastStageRegFileWrite_payload_data_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10648.8-10654.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_869 B=N_936 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[15]
.cname lastStageRegFileWrite_payload_data_cZ[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10639.8-10645.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_870 B=N_937 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[16]
.cname lastStageRegFileWrite_payload_data_cZ[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10531.8-10537.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_871 B=N_938 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[17]
.cname lastStageRegFileWrite_payload_data_cZ[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10684.8-10690.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_872 B=N_939 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[18]
.cname lastStageRegFileWrite_payload_data_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10693.8-10699.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_873 B=N_940 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[19]
.cname lastStageRegFileWrite_payload_data_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10702.8-10708.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_874 B=N_941 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[20]
.cname lastStageRegFileWrite_payload_data_cZ[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10711.8-10717.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_875 B=N_942 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[21]
.cname lastStageRegFileWrite_payload_data_cZ[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10630.8-10636.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_876 B=N_943 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[22]
.cname lastStageRegFileWrite_payload_data_cZ[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10621.8-10627.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_877 B=N_944 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[23]
.cname lastStageRegFileWrite_payload_data_cZ[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10720.8-10726.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_878 B=N_945 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[24]
.cname lastStageRegFileWrite_payload_data_cZ[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10612.8-10618.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_879 B=N_946 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[25]
.cname lastStageRegFileWrite_payload_data_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10729.8-10735.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_880 B=N_947 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[26]
.cname lastStageRegFileWrite_payload_data_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10585.8-10591.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_881 B=N_948 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[27]
.cname lastStageRegFileWrite_payload_data_cZ[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10738.8-10744.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_882 B=N_949 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[28]
.cname lastStageRegFileWrite_payload_data_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10558.8-10564.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_883 B=N_950 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[29]
.cname lastStageRegFileWrite_payload_data_cZ[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10603.8-10609.2"
.param INIT "0x0A0C"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_889 D=N_856 Z=lastStageRegFileWrite_payload_data[2]
.cname lastStageRegFileWrite_payload_data_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21952.8-21958.2"
.param INIT "0x5410"
.subckt LUT4 A=N_884 B=N_951 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[30]
.cname lastStageRegFileWrite_payload_data_cZ[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10594.8-10600.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_885 B=N_952 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[31]
.cname lastStageRegFileWrite_payload_data_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10747.8-10753.2"
.param INIT "0x0A0C"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_890 D=N_857 Z=lastStageRegFileWrite_payload_data[3]
.cname lastStageRegFileWrite_payload_data_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21961.8-21967.2"
.param INIT "0x5410"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_4151_mux D=N_858 Z=lastStageRegFileWrite_payload_data[4]
.cname lastStageRegFileWrite_payload_data_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21970.8-21976.2"
.param INIT "0x5410"
.subckt LUT4 A=_zz_7 B=when_MulPlugin_l147_1z C=N_892 D=N_859 Z=lastStageRegFileWrite_payload_data[5]
.cname lastStageRegFileWrite_payload_data_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21979.8-21985.2"
.param INIT "0x5410"
.subckt LUT4 A=N_862 B=N_929 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[8]
.cname lastStageRegFileWrite_payload_data_cZ[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10675.8-10681.2"
.param INIT "0x0A0C"
.subckt LUT4 A=N_863 B=N_930 C=_zz_7 D=when_MulPlugin_l147_1z Z=lastStageRegFileWrite_payload_data[9]
.cname lastStageRegFileWrite_payload_data_cZ[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10567.8-10573.2"
.param INIT "0x0A0C"
.subckt LUT4 A=CO0 B=DBusCachedPlugin_exceptionBus_valid_1z C=when_DBusCachedPlugin_l458_1z D=when_HazardSimplePlugin_l57 Z=lastStageRegFileWrite_valid_2_1z
.cname lastStageRegFileWrite_valid_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11104.8-11110.2"
.param INIT "0x0100"
.subckt LUT4 A=memory_to_writeBack_REGFILE_WRITE_VALID B=writeBack_arbitration_isValid C=GND_0 D=GND_0 Z=when_HazardSimplePlugin_l57
.cname lastStageRegFileWrite_valid_2_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21071.8-21077.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[21] C=main_basesoc_ibus_adr[21] D=GND_0 Z=builder_array_muxed0_Z[21]
.cname lineLoader_address_4_RNI0N2R[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19855.8-19861.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[8] C=main_basesoc_ibus_adr[8] D=GND_0 Z=builder_array_muxed0[8]
.cname lineLoader_address_4_RNI3K9O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19903.8-19909.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[14] C=main_basesoc_ibus_adr[14] D=GND_0 Z=builder_array_muxed0_Z[14]
.cname lineLoader_address_4_RNI4P0R[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19807.8-19813.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[9] C=main_basesoc_ibus_adr[9] D=GND_0 Z=builder_array_muxed0[9]
.cname lineLoader_address_4_RNI5M9O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19895.8-19901.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[11] C=main_basesoc_ibus_adr[11] D=GND_0 Z=builder_array_muxed0[11]
.cname lineLoader_address_4_RNI9Q9O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19791.8-19797.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[12] C=main_basesoc_ibus_adr[12] D=GND_0 Z=builder_array_muxed0[12]
.cname lineLoader_address_4_RNIBS9O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19799.8-19805.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[4] C=main_basesoc_ibus_adr[4] D=GND_0 Z=builder_array_muxed0[4]
.cname lineLoader_address_4_RNIDCBF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19935.8-19941.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_slave_sel_r[1] B=main_basesoc_ibus_adr[15] C=main_basesoc_dbus_adr[15] D=builder_grant_rep1 Z=N_141
.cname lineLoader_address_4_RNIEON41[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4602.8-4608.2"
.param INIT "0x0A22"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[5] C=main_basesoc_ibus_adr[5] D=GND_0 Z=builder_array_muxed0[5]
.cname lineLoader_address_4_RNIFEBF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19927.8-19933.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[6] C=main_basesoc_ibus_adr[6] D=GND_0 Z=builder_array_muxed0[6]
.cname lineLoader_address_4_RNIHGBF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19919.8-19925.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[7] C=main_basesoc_ibus_adr[7] D=GND_0 Z=builder_array_muxed0[7]
.cname lineLoader_address_4_RNIJIBF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19911.8-19917.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep1 B=main_basesoc_dbus_adr[26] C=main_basesoc_ibus_adr[26] D=GND_0 Z=builder_array_muxed0_Z[26]
.cname lineLoader_address_4_RNIK8CO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19879.8-19885.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_array_muxed0_Z[14] B=main_basesoc_ibus_adr[15] C=main_basesoc_dbus_adr[15] D=builder_grant_rep1 Z=N_1209_i
.cname lineLoader_address_4_RNIKRAJ1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4989.8-4995.2"
.param INIT "0x0A22"
.subckt LUT4 A=builder_array_muxed0_Z[14] B=main_basesoc_ibus_adr[15] C=main_basesoc_dbus_adr[15] D=builder_grant_rep1 Z=main_cs06
.cname lineLoader_address_4_RNIKRAJ1_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4881.8-4887.2"
.param INIT "0x0511"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[18] C=main_basesoc_ibus_adr[18] D=GND_0 Z=builder_array_muxed0_Z[18]
.cname lineLoader_address_4_RNIQG2R[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19831.8-19837.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[19] C=main_basesoc_ibus_adr[19] D=GND_0 Z=builder_array_muxed0_Z[19]
.cname lineLoader_address_4_RNISI2R[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19839.8-19845.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[20] C=main_basesoc_ibus_adr[20] D=GND_0 Z=builder_array_muxed0_Z[20]
.cname lineLoader_address_4_RNIUK2R[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19847.8-19853.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_fast B=main_basesoc_dbus_adr[29] C=main_basesoc_ibus_adr[29] D=GND_0 Z=builder_array_muxed0_Z[29]
.cname lineLoader_address_4_RNIUM4R[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19887.8-19893.2"
.param INIT "0xD8D8"
.subckt LUT4 A=lineLoader_address_4[0] B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=decodeStage_hit_valid D=GND_0 Z=lineLoader_address_3[0]
.cname lineLoader_address_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4035.8-4041.2"
.param INIT "0xA2A2"
.subckt LUT4 A=main_basesoc_ibus_adr[8] B=dsp_join_kb_8[2] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[10]
.cname lineLoader_address_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4683.8-4689.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[9] B=dsp_join_kb_8[3] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[11]
.cname lineLoader_address_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4692.8-4698.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr_10 B=dsp_join_kb_8[4] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[12]
.cname lineLoader_address_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4701.8-4707.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[11] B=dsp_join_kb_7[6] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[13]
.cname lineLoader_address_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4710.8-4716.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[12] B=dsp_join_kb_8[5] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[14]
.cname lineLoader_address_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4719.8-4725.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr_13 B=dsp_join_kb_7[7] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[15]
.cname lineLoader_address_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4728.8-4734.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[14] B=dsp_join_kb_7[8] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[16]
.cname lineLoader_address_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4737.8-4743.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[15] B=dsp_join_kb_7[9] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[17]
.cname lineLoader_address_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4746.8-4752.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[16] B=dsp_join_kb_8[6] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[18]
.cname lineLoader_address_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4755.8-4761.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[17] B=dsp_join_kb_7[10] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[19]
.cname lineLoader_address_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4764.8-4770.2"
.param INIT "0xAACA"
.subckt LUT4 A=lineLoader_address_4[1] B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=decodeStage_hit_valid D=GND_0 Z=lineLoader_address_3[1]
.cname lineLoader_address_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4026.8-4032.2"
.param INIT "0xA2A2"
.subckt LUT4 A=main_basesoc_ibus_adr[18] B=dsp_join_kb_8[7] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[20]
.cname lineLoader_address_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4773.8-4779.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[19] B=dsp_join_kb_7[11] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[21]
.cname lineLoader_address_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4782.8-4788.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[20] B=dsp_join_kb_7[12] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[22]
.cname lineLoader_address_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4791.8-4797.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[21] B=dsp_join_kb_7[13] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[23]
.cname lineLoader_address_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4800.8-4806.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[22] B=dsp_join_kb_7[14] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[24]
.cname lineLoader_address_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4809.8-4815.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[23] B=dsp_join_kb_8[8] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[25]
.cname lineLoader_address_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4818.8-4824.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[24] B=dsp_join_kb_7[15] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[26]
.cname lineLoader_address_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4827.8-4833.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[25] B=dsp_join_kb_7[16] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[27]
.cname lineLoader_address_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4836.8-4842.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[26] B=dsp_join_kb_7[17] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[28]
.cname lineLoader_address_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4845.8-4851.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[27] B=dsp_join_kb_7[18] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[29]
.cname lineLoader_address_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4854.8-4860.2"
.param INIT "0xAACA"
.subckt LUT4 A=dsp_join_kb_8[0] B=lineLoader_address_4[2] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[2]
.cname lineLoader_address_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4611.8-4617.2"
.param INIT "0xCCAC"
.subckt LUT4 A=main_basesoc_ibus_adr[28] B=dsp_join_kb_7[19] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[30]
.cname lineLoader_address_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4863.8-4869.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[29] B=dsp_join_kb_8[9] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[31]
.cname lineLoader_address_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4872.8-4878.2"
.param INIT "0xAACA"
.subckt LUT4 A=dsp_join_kb_7[0] B=lineLoader_address_4[3] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[3]
.cname lineLoader_address_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4620.8-4626.2"
.param INIT "0xCCAC"
.subckt LUT4 A=dsp_join_kb_7[1] B=lineLoader_address_4[4] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[4]
.cname lineLoader_address_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4629.8-4635.2"
.param INIT "0xCCAC"
.subckt LUT4 A=main_basesoc_ibus_adr[3] B=dsp_join_kb_7[2] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[5]
.cname lineLoader_address_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4638.8-4644.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[4] B=dsp_join_kb_7[3] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[6]
.cname lineLoader_address_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4647.8-4653.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[5] B=dsp_join_kb_7[4] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[7]
.cname lineLoader_address_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4656.8-4662.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[6] B=dsp_join_kb_7[5] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[8]
.cname lineLoader_address_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4665.8-4671.2"
.param INIT "0xAACA"
.subckt LUT4 A=main_basesoc_ibus_adr[7] B=dsp_join_kb_8[1] C=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid D=decodeStage_hit_valid Z=lineLoader_address_3[9]
.cname lineLoader_address_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4674.8-4680.2"
.param INIT "0xAACA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[0] Q=lineLoader_address_4[0] SP=VCC
.cname lineLoader_address_reg[0]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7414.23-7420.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[10] Q=main_basesoc_ibus_adr[8] SP=VCC
.cname lineLoader_address_reg[10]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7494.23-7500.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[11] Q=main_basesoc_ibus_adr[9] SP=VCC
.cname lineLoader_address_reg[11]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7502.23-7508.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[12] Q=main_basesoc_ibus_adr_10 SP=VCC
.cname lineLoader_address_reg[12]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7510.23-7516.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[13] Q=main_basesoc_ibus_adr[11] SP=VCC
.cname lineLoader_address_reg[13]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7518.23-7524.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[14] Q=main_basesoc_ibus_adr[12] SP=VCC
.cname lineLoader_address_reg[14]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7526.23-7532.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[15] Q=main_basesoc_ibus_adr_13 SP=VCC
.cname lineLoader_address_reg[15]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7534.23-7540.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[16] Q=main_basesoc_ibus_adr[14] SP=VCC
.cname lineLoader_address_reg[16]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7542.23-7548.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[17] Q=main_basesoc_ibus_adr[15] SP=VCC
.cname lineLoader_address_reg[17]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7550.23-7556.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[18] Q=main_basesoc_ibus_adr[16] SP=VCC
.cname lineLoader_address_reg[18]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7558.23-7564.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[19] Q=main_basesoc_ibus_adr[17] SP=VCC
.cname lineLoader_address_reg[19]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7566.23-7572.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[1] Q=lineLoader_address_4[1] SP=VCC
.cname lineLoader_address_reg[1]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7422.23-7428.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[20] Q=main_basesoc_ibus_adr[18] SP=VCC
.cname lineLoader_address_reg[20]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7574.23-7580.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[21] Q=main_basesoc_ibus_adr[19] SP=VCC
.cname lineLoader_address_reg[21]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7582.23-7588.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[22] Q=main_basesoc_ibus_adr[20] SP=VCC
.cname lineLoader_address_reg[22]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7590.23-7596.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[23] Q=main_basesoc_ibus_adr[21] SP=VCC
.cname lineLoader_address_reg[23]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7598.23-7604.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[24] Q=main_basesoc_ibus_adr[22] SP=VCC
.cname lineLoader_address_reg[24]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7606.23-7612.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[25] Q=main_basesoc_ibus_adr[23] SP=VCC
.cname lineLoader_address_reg[25]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7614.23-7620.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[26] Q=main_basesoc_ibus_adr[24] SP=VCC
.cname lineLoader_address_reg[26]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7622.23-7628.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[27] Q=main_basesoc_ibus_adr[25] SP=VCC
.cname lineLoader_address_reg[27]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7630.23-7636.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[28] Q=main_basesoc_ibus_adr[26] SP=VCC
.cname lineLoader_address_reg[28]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7638.23-7644.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[29] Q=main_basesoc_ibus_adr[27] SP=VCC
.cname lineLoader_address_reg[29]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7646.23-7652.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[2] Q=lineLoader_address_4[2] SP=VCC
.cname lineLoader_address_reg[2]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7430.23-7436.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[30] Q=main_basesoc_ibus_adr[28] SP=VCC
.cname lineLoader_address_reg[30]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7654.23-7660.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[31] Q=main_basesoc_ibus_adr[29] SP=VCC
.cname lineLoader_address_reg[31]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7662.23-7668.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[3] Q=lineLoader_address_4[3] SP=VCC
.cname lineLoader_address_reg[3]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7438.23-7444.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[4] Q=lineLoader_address_4[4] SP=VCC
.cname lineLoader_address_reg[4]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7446.23-7452.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[5] Q=main_basesoc_ibus_adr[3] SP=VCC
.cname lineLoader_address_reg[5]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7454.23-7460.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[6] Q=main_basesoc_ibus_adr[4] SP=VCC
.cname lineLoader_address_reg[6]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7462.23-7468.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[7] Q=main_basesoc_ibus_adr[5] SP=VCC
.cname lineLoader_address_reg[7]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7470.23-7476.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[8] Q=main_basesoc_ibus_adr[6] SP=VCC
.cname lineLoader_address_reg[8]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7478.23-7484.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=lineLoader_address_3[9] Q=main_basesoc_ibus_adr[7] SP=VCC
.cname lineLoader_address_reg[9]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7486.23-7492.2"
.subckt LUT4 A=N_1221 B=lineLoader_fire C=IBusCachedPlugin_cache_io_mem_cmd_valid D=builder_grant Z=lineLoader_cmdSent_1_sqmuxa_i
.cname lineLoader_cmdSent_1_sqmuxa_i_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10504.8-10510.2"
.param INIT "0xCCDC"
.subckt LUT4 A=_zz_iBus_rsp_valid B=lineLoader_wordIndex_5[2] C=lineLoader_wordIndex_5[1] D=lineLoader_wordIndex_5[0] Z=lineLoader_fire_i
.cname lineLoader_cmdSent_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5925.8-5931.2"
.param INIT "0x7FFF"
.subckt FD1P3IX CD=un1_sys_rst_1z CK=sys_clk_0 D=lineLoader_fire_i Q=lineLoader_cmdSent SP=lineLoader_cmdSent_1_sqmuxa_i
.cname lineLoader_cmdSent_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7406.11-7412.2"
.subckt LUT4 A=lineLoader_wordIndex_5[0] B=lineLoader_wordIndex_5[1] C=lineLoader_wordIndex_5[2] D=_zz_iBus_rsp_valid Z=lineLoader_fire
.cname lineLoader_fire_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18682.8-18688.2"
.param INIT "0x8000"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[0] Q=un1_lineLoader_flushCounter_1_0[0] SP=VCC
.cname lineLoader_flushCounter_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7342.11-7348.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[1] Q=un1_lineLoader_flushCounter_1_0[1] SP=VCC
.cname lineLoader_flushCounter_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7350.11-7356.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[2] Q=un1_lineLoader_flushCounter_1_0[2] SP=VCC
.cname lineLoader_flushCounter_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7358.11-7364.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[3] Q=un1_lineLoader_flushCounter_1_0[3] SP=VCC
.cname lineLoader_flushCounter_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7366.11-7372.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[4] Q=un1_lineLoader_flushCounter_1_0[4] SP=VCC
.cname lineLoader_flushCounter_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7374.11-7380.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[5] Q=un1_lineLoader_flushCounter_1_0[5] SP=VCC
.cname lineLoader_flushCounter_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7382.11-7388.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[6] Q=un1_lineLoader_flushCounter_1_0[6] SP=VCC
.cname lineLoader_flushCounter_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7390.11-7396.2"
.subckt FD1P3IX CD=when_InstructionCache_l351 CK=sys_clk_0 D=un1_lineLoader_flushCounter_1[7] Q=dsp_split_kb_29 SP=VCC
.cname lineLoader_flushCounter_0_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7398.11-7404.2"
.subckt LUT4 A=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 B=lineLoader_valid C=lineLoader_flushPending D=GND_0 Z=when_InstructionCache_l351_i
.cname lineLoader_flushPending_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5916.8-5922.2"
.param INIT "0xEFEF"
.subckt LUT4 A=IBusCachedPlugin_cache_io_flush B=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 C=lineLoader_valid D=lineLoader_flushPending Z=lineLoader_flushPending_1_sqmuxa_i
.cname lineLoader_flushPending_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5529.8-5535.2"
.param INIT "0xABAA"
.subckt FD1P3JX CK=sys_clk_0 D=when_InstructionCache_l351_i PD=un1_sys_rst_1z Q=lineLoader_flushPending SP=lineLoader_flushPending_1_sqmuxa_i
.cname lineLoader_flushPending_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7334.11-7340.2"
.subckt LUT4 A=lineLoader_fire B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=decodeStage_hit_valid D=GND_0 Z=lineLoader_valid_RNO
.cname lineLoader_valid_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4899.8-4905.2"
.param INIT "0xAEAE"
.subckt FD1P3IX CD=un1_sys_rst_1z CK=sys_clk_0 D=when_IBusCachedPlugin_l250 Q=lineLoader_valid SP=lineLoader_valid_RNO
.cname lineLoader_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7326.11-7332.2"
.subckt LUT4 A=lineLoader_wordIndex_5[0] B=_zz_iBus_rsp_valid C=GND_0 D=GND_0 Z=lineLoader_wordIndex_RNO[0]
.cname lineLoader_wordIndex_RNO_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20900.8-20906.2"
.param INIT "0x6666"
.subckt LUT4 A=lineLoader_wordIndex_5[0] B=lineLoader_wordIndex_5[1] C=_zz_iBus_rsp_valid D=GND_0 Z=lineLoader_wordIndex_RNO[1]
.cname lineLoader_wordIndex_RNO_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18440.8-18446.2"
.param INIT "0x6C6C"
.subckt LUT4 A=lineLoader_wordIndex_5[0] B=lineLoader_wordIndex_5[1] C=lineLoader_wordIndex_5[2] D=_zz_iBus_rsp_valid Z=lineLoader_wordIndex_RNO[2]
.cname lineLoader_wordIndex_RNO_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17115.8-17121.2"
.param INIT "0x78F0"
.subckt FD1P3IX CD=un1_sys_rst_1z CK=sys_clk_0 D=lineLoader_wordIndex_RNO[0] Q=lineLoader_wordIndex_5[0] SP=VCC
.cname lineLoader_wordIndex_reg[0]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7302.23-7308.2"
.subckt FD1P3IX CD=un1_sys_rst_1z CK=sys_clk_0 D=lineLoader_wordIndex_RNO[1] Q=lineLoader_wordIndex_5[1] SP=VCC
.cname lineLoader_wordIndex_reg[1]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7310.23-7316.2"
.subckt FD1P3IX CD=un1_sys_rst_1z CK=sys_clk_0 D=lineLoader_wordIndex_RNO[2] Q=lineLoader_wordIndex_5[2] SP=VCC
.cname lineLoader_wordIndex_reg[2]
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:7318.23-7324.2"
.subckt LUT4 A=lineLoader_fire B=dsp_split_kb_29 C=GND_0 D=GND_0 Z=lineLoader_write_tag_0_valid
.cname lineLoader_write_tag_0_valid_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17259.8-17265.2"
.param INIT "0xBBBB"
.subckt LUT4 A=un1_main_basesoc_bus_errors_28 B=un1_main_basesoc_bus_errors_29 C=builder_done_1z D=GND_0 Z=main_basesoc_bus_errors_0_sqmuxa_1z
.cname main_basesoc_bus_errors_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14535.8-14541.2"
.param INIT "0x7070"
.subckt LUT4 A=builder_basesoc_state B=builder_done_1z C=main_basesoc_ram_bus_ack D=main_bus_ack Z=N_1221
.cname main_basesoc_dbus_ack_i_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13883.8-13889.2"
.param INIT "0x0001"
.subckt LUT4 A=N_1221 B=_zz_dBus_cmd_ready[0] C=builder_grant D=main_basesoc_dbus_cyc Z=CO0_1
.cname main_basesoc_dbus_ack_i_a2_RNI33A61
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11131.8-11137.2"
.param INIT "0x4000"
.subckt LUT4 A=main_basesoc_ibus_adr_1 B=main_basesoc_ibus_adr_0 C=builder_grant D=N_1221 Z=main_basesoc_dbus_ack_i_a2_RNIJJQI_1z
.cname main_basesoc_dbus_ack_i_a2_RNIJJQI
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3927.8-3933.2"
.param INIT "0xAAA6"
.subckt LUT4 A=N_1212 B=builder_slave_sel_2_0 C=main_basesoc_ram_bus_ack D=GND_0 Z=main_basesoc_ram_bus_ack_r_1z
.cname main_basesoc_ram_bus_ack_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13829.8-13835.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=main_basesoc_rx_tick C=GND_0 D=GND_0 Z=main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z
.cname main_basesoc_rx_count_rs232phyrx_next_value_ce0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20432.8-20438.2"
.param INIT "0xDDDD"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=main_basesoc_rx_tick C=GND_0 D=GND_0 Z=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z
.cname main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20423.8-20429.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[0] D=GND_0 Z=main_basesoc_rx_source_payload_data[0]
.cname main_basesoc_rx_source_payload_data_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15060.8-15066.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[1] D=GND_0 Z=main_basesoc_rx_source_payload_data[1]
.cname main_basesoc_rx_source_payload_data_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15069.8-15075.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[2] D=GND_0 Z=main_basesoc_rx_source_payload_data[2]
.cname main_basesoc_rx_source_payload_data_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15078.8-15084.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[3] D=GND_0 Z=main_basesoc_rx_source_payload_data[3]
.cname main_basesoc_rx_source_payload_data_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15087.8-15093.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[4] D=GND_0 Z=main_basesoc_rx_source_payload_data[4]
.cname main_basesoc_rx_source_payload_data_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15096.8-15102.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[5] D=GND_0 Z=main_basesoc_rx_source_payload_data[5]
.cname main_basesoc_rx_source_payload_data_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15105.8-15111.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[6] D=GND_0 Z=main_basesoc_rx_source_payload_data[6]
.cname main_basesoc_rx_source_payload_data_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15114.8-15120.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=main_basesoc_rx_data[7] D=GND_0 Z=main_basesoc_rx_source_payload_data[7]
.cname main_basesoc_rx_source_payload_data_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15123.8-15129.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_rs232phyrx_state B=un5_main_basesoc_rx_phase_cry_31 C=GND_0 D=GND_0 Z=main_basesoc_rx_tick_0_1z
.cname main_basesoc_rx_tick_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21035.8-21041.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_tick C=GND_0 D=GND_0 Z=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z
.cname main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18511.8-18517.2"
.param INIT "0xDDDD"
.subckt LUT4 A=main_basesoc_timer_enable_storage B=main_basesoc_timer_zero_pending C=GND_0 D=GND_0 Z=main_basesoc_timer_irq_1z
.cname main_basesoc_timer_irq
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20531.8-20537.2"
.param INIT "0x8888"
.subckt CCU2 A0=VCC A1=main_basesoc_timer_value_7_0_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=main_basesoc_timer_value_7_0_0_cry_0 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_0_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_0_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22545.8-22558.2"
.param INIT0 "5033"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[11] A1=main_basesoc_timer_value_7_1[12] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_10 COUT=main_basesoc_timer_value_7_0_0_cry_12 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_11_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_11_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22438.8-22451.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[12] B=dsp_join_kb[12] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[12]
.cname main_basesoc_timer_value_7_0_0_cry_11_0_RNI04KB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12894.8-12900.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[11] B=dsp_join_kb[11] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[11]
.cname main_basesoc_timer_value_7_0_0_cry_11_0_RNIFOI31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12886.8-12892.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_11_0_S0 B=main_basesoc_timer_reload_storage[11] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[11]
.cname main_basesoc_timer_value_7_0_0_cry_11_0_RNILV7L
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14274.8-14280.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_11_0_S1 B=main_basesoc_timer_reload_storage[12] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[12]
.cname main_basesoc_timer_value_7_0_0_cry_11_0_RNIM08L
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14283.8-14289.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[13] A1=main_basesoc_timer_value_7_1[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_12 COUT=main_basesoc_timer_value_7_0_0_cry_14 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_13_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_13_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22420.8-22433.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[14] B=dsp_join_kb[14] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[14]
.cname main_basesoc_timer_value_7_0_0_cry_13_0_RNI6CMB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12910.8-12916.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[13] B=dsp_join_kb[13] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[13]
.cname main_basesoc_timer_value_7_0_0_cry_13_0_RNIL0L31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12902.8-12908.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_13_0_S0 B=main_basesoc_timer_reload_storage[13] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[13]
.cname main_basesoc_timer_value_7_0_0_cry_13_0_RNIP5AL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14292.8-14298.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_13_0_S1 B=main_basesoc_timer_reload_storage[14] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[14]
.cname main_basesoc_timer_value_7_0_0_cry_13_0_RNIQ6AL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14301.8-14307.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[15] A1=main_basesoc_timer_value_7_1[16] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_14 COUT=main_basesoc_timer_value_7_0_0_cry_16 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_15_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_15_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22402.8-22415.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[16] B=dsp_join_kb[16] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[16]
.cname main_basesoc_timer_value_7_0_0_cry_15_0_RNICKOB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12926.8-12932.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[15] B=dsp_join_kb[15] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[15]
.cname main_basesoc_timer_value_7_0_0_cry_15_0_RNIR8N31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12918.8-12924.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_15_0_S0 B=main_basesoc_timer_reload_storage[15] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[15]
.cname main_basesoc_timer_value_7_0_0_cry_15_0_RNITBCL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14310.8-14316.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_15_0_S1 B=main_basesoc_timer_reload_storage[16] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[16]
.cname main_basesoc_timer_value_7_0_0_cry_15_0_RNIUCCL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14319.8-14325.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[17] A1=main_basesoc_timer_value_7_1[18] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_16 COUT=main_basesoc_timer_value_7_0_0_cry_18 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_17_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_17_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22384.8-22397.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[17] B=dsp_join_kb[17] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[17]
.cname main_basesoc_timer_value_7_0_0_cry_17_0_RNI1HP31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12934.8-12940.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_17_0_S0 B=main_basesoc_timer_reload_storage[17] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[17]
.cname main_basesoc_timer_value_7_0_0_cry_17_0_RNI1IEL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14328.8-14334.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_17_0_S1 B=main_basesoc_timer_reload_storage[18] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[18]
.cname main_basesoc_timer_value_7_0_0_cry_17_0_RNI2JEL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14337.8-14343.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[18] B=dsp_join_kb[18] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[18]
.cname main_basesoc_timer_value_7_0_0_cry_17_0_RNIISQB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12942.8-12948.2"
.param INIT "0xACAC"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[19] A1=main_basesoc_timer_value_7_1[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_18 COUT=main_basesoc_timer_value_7_0_0_cry_20 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_19_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_19_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22366.8-22379.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_19_0_S0 B=main_basesoc_timer_reload_storage[19] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[19]
.cname main_basesoc_timer_value_7_0_0_cry_19_0_RNI5OGL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14346.8-14352.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[20] B=dsp_join_kb[20] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[20]
.cname main_basesoc_timer_value_7_0_0_cry_19_0_RNI6KUB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12958.8-12964.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[19] B=dsp_join_kb[19] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[19]
.cname main_basesoc_timer_value_7_0_0_cry_19_0_RNI7PR31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12950.8-12956.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_19_0_S1 B=main_basesoc_timer_reload_storage[20] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[20]
.cname main_basesoc_timer_value_7_0_0_cry_19_0_RNITGHL
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14355.8-14361.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[1] A1=main_basesoc_timer_value_7_1[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_0 COUT=main_basesoc_timer_value_7_0_0_cry_2 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_1_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_1_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22528.8-22541.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[2] B=dsp_join_kb[2] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[2]
.cname main_basesoc_timer_value_7_0_0_cry_1_0_RNIDS0L1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12814.8-12820.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_1_0_S0 B=main_basesoc_timer_reload_storage[1] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[1]
.cname main_basesoc_timer_value_7_0_0_cry_1_0_RNIJRO71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14184.8-14190.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_1_0_S1 B=main_basesoc_timer_reload_storage[2] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[2]
.cname main_basesoc_timer_value_7_0_0_cry_1_0_RNIKSO71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14193.8-14199.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[1] B=dsp_join_kb[1] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[1]
.cname main_basesoc_timer_value_7_0_0_cry_1_0_RNISVP32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12806.8-12812.2"
.param INIT "0xACAC"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[21] A1=main_basesoc_timer_value_7_1[22] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_20 COUT=main_basesoc_timer_value_7_0_0_cry_22 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_21_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_21_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22348.8-22361.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[22] B=dsp_join_kb[22] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[22]
.cname main_basesoc_timer_value_7_0_0_cry_21_0_RNI3BPC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12974.8-12980.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[21] B=dsp_join_kb[21] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[21]
.cname main_basesoc_timer_value_7_0_0_cry_21_0_RNIIVN41
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12966.8-12972.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_21_0_S0 B=main_basesoc_timer_reload_storage[21] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[21]
.cname main_basesoc_timer_value_7_0_0_cry_21_0_RNIN4CM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14364.8-14370.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_21_0_S1 B=main_basesoc_timer_reload_storage[22] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[22]
.cname main_basesoc_timer_value_7_0_0_cry_21_0_RNIO5CM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14373.8-14379.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[23] A1=main_basesoc_timer_value_7_1[24] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_22 COUT=main_basesoc_timer_value_7_0_0_cry_24 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_23_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_23_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22330.8-22343.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[24] B=dsp_join_kb[24] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[24]
.cname main_basesoc_timer_value_7_0_0_cry_23_0_RNI9JRC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12990.8-12996.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[23] B=dsp_join_kb[23] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[23]
.cname main_basesoc_timer_value_7_0_0_cry_23_0_RNIO7Q41
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12982.8-12988.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_23_0_S0 B=main_basesoc_timer_reload_storage[23] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[23]
.cname main_basesoc_timer_value_7_0_0_cry_23_0_RNIRAEM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14382.8-14388.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_23_0_S1 B=main_basesoc_timer_reload_storage[24] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[24]
.cname main_basesoc_timer_value_7_0_0_cry_23_0_RNISBEM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14391.8-14397.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[25] A1=main_basesoc_timer_value_7_1[26] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_24 COUT=main_basesoc_timer_value_7_0_0_cry_26 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_25_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_25_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22312.8-22325.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_25_0_S1 B=main_basesoc_timer_reload_storage[26] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[26]
.cname main_basesoc_timer_value_7_0_0_cry_25_0_RNI0IGM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14409.8-14415.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[26] B=dsp_split_kb_1 C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[26]
.cname main_basesoc_timer_value_7_0_0_cry_25_0_RNIFRTC1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13006.8-13012.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[25] B=dsp_join_kb[25] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[25]
.cname main_basesoc_timer_value_7_0_0_cry_25_0_RNIUFS41
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12998.8-13004.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_25_0_S0 B=main_basesoc_timer_reload_storage[25] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[25]
.cname main_basesoc_timer_value_7_0_0_cry_25_0_RNIVGGM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14400.8-14406.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[27] A1=main_basesoc_timer_value_7_1[28] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_26 COUT=main_basesoc_timer_value_7_0_0_cry_28 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_27_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_27_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22294.8-22307.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_27_0_S0 B=main_basesoc_timer_reload_storage[27] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[27]
.cname main_basesoc_timer_value_7_0_0_cry_27_0_RNI3NIM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14418.8-14424.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_27_0_S1 B=main_basesoc_timer_reload_storage[28] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[28]
.cname main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OIM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14427.8-14433.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[27] B=dsp_join_kb[26] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[27]
.cname main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OU41
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13014.8-13020.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[28] B=dsp_join_kb[27] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[28]
.cname main_basesoc_timer_value_7_0_0_cry_27_0_RNIL30D1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13022.8-13028.2"
.param INIT "0xACAC"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[29] A1=main_basesoc_timer_value_7_1[30] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_28 COUT=main_basesoc_timer_value_7_0_0_cry_30 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_29_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_29_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22276.8-22289.2"
.param INIT0 "50AA"
.param INIT1 "50FF"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_29_0_S0 B=main_basesoc_timer_reload_storage[29] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[29]
.cname main_basesoc_timer_value_7_0_0_cry_29_0_RNI7TKM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14436.8-14442.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[30] B=dsp_join_kb[29] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[30]
.cname main_basesoc_timer_value_7_0_0_cry_29_0_RNI9R3D1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13038.8-13044.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[29] B=dsp_join_kb[28] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[29]
.cname main_basesoc_timer_value_7_0_0_cry_29_0_RNIA0151
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13030.8-13036.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_29_0_S1 B=main_basesoc_timer_reload_storage[30] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[30]
.cname main_basesoc_timer_value_7_0_0_cry_29_0_RNIVLLM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14445.8-14451.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[3] A1=main_basesoc_timer_value_7_1[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_2 COUT=main_basesoc_timer_value_7_0_0_cry_4 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_3_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_3_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22510.8-22523.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[3] B=dsp_join_kb[3] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[3]
.cname main_basesoc_timer_value_7_0_0_cry_3_0_RNI28S32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12822.8-12828.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[4] B=dsp_join_kb[4] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[4]
.cname main_basesoc_timer_value_7_0_0_cry_3_0_RNIJ43L1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12830.8-12836.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_3_0_S0 B=main_basesoc_timer_reload_storage[3] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[3]
.cname main_basesoc_timer_value_7_0_0_cry_3_0_RNIN1R71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14202.8-14208.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_3_0_S1 B=main_basesoc_timer_reload_storage[4] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[4]
.cname main_basesoc_timer_value_7_0_0_cry_3_0_RNIO2R71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14211.8-14217.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[5] A1=main_basesoc_timer_value_7_1[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_4 COUT=main_basesoc_timer_value_7_0_0_cry_6 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_5_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_5_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22492.8-22505.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=N_792[5] B=dsp_join_kb[5] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[5]
.cname main_basesoc_timer_value_7_0_0_cry_5_0_RNI8GU32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12838.8-12844.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[6] B=dsp_join_kb[6] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[6]
.cname main_basesoc_timer_value_7_0_0_cry_5_0_RNIPC5L1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12846.8-12852.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_5_0_S0 B=main_basesoc_timer_reload_storage[5] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[5]
.cname main_basesoc_timer_value_7_0_0_cry_5_0_RNIR7T71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14220.8-14226.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_5_0_S1 B=main_basesoc_timer_reload_storage[6] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[6]
.cname main_basesoc_timer_value_7_0_0_cry_5_0_RNIS8T71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14229.8-14235.2"
.param INIT "0xCACA"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[7] A1=main_basesoc_timer_value_7_1[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_6 COUT=main_basesoc_timer_value_7_0_0_cry_8 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_7_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_7_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22474.8-22487.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_7_0_S1 B=main_basesoc_timer_reload_storage[8] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[8]
.cname main_basesoc_timer_value_7_0_0_cry_7_0_RNI0FV71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14247.8-14253.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[7] B=dsp_join_kb[7] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[7]
.cname main_basesoc_timer_value_7_0_0_cry_7_0_RNIEO042
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12854.8-12860.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_7_0_S0 B=main_basesoc_timer_reload_storage[7] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[7]
.cname main_basesoc_timer_value_7_0_0_cry_7_0_RNIVDV71
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14238.8-14244.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[8] B=dsp_join_kb[8] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[8]
.cname main_basesoc_timer_value_7_0_0_cry_7_0_RNIVK7L1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12862.8-12868.2"
.param INIT "0xACAC"
.subckt CCU2 A0=main_basesoc_timer_value_7_1[9] A1=main_basesoc_timer_value_7_1[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_8 COUT=main_basesoc_timer_value_7_0_0_cry_10 D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_cry_9_0_S0 S1=main_basesoc_timer_value_7_0_0_cry_9_0_S1
.cname main_basesoc_timer_value_7_0_0_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22456.8-22469.2"
.param INIT0 "50AA"
.param INIT1 "50AA"
.param INJECT "NO"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_9_0_S0 B=main_basesoc_timer_reload_storage[9] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[9]
.cname main_basesoc_timer_value_7_0_0_cry_9_0_RNI3K181
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14256.8-14262.2"
.param INIT "0xCACA"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_cry_9_0_S1 B=main_basesoc_timer_reload_storage[10] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[10]
.cname main_basesoc_timer_value_7_0_0_cry_9_0_RNIBNM21
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14265.8-14271.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_792[10] B=dsp_join_kb[10] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[10]
.cname main_basesoc_timer_value_7_0_0_cry_9_0_RNIJO2P1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12878.8-12884.2"
.param INIT "0xACAC"
.subckt LUT4 A=N_792[9] B=dsp_join_kb[9] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[9]
.cname main_basesoc_timer_value_7_0_0_cry_9_0_RNIK0342
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12870.8-12876.2"
.param INIT "0xACAC"
.subckt CCU2 A0=main_basesoc_timer_value_7_1_i A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=main_basesoc_timer_value_7_0_0_cry_30 COUT=main_basesoc_timer_value_7_0_0_s_31_0_COUT D0=VCC D1=VCC S0=main_basesoc_timer_value_7_0_0_s_31_0_S0 S1=main_basesoc_timer_value_7_0_0_s_31_0_S1
.cname main_basesoc_timer_value_7_0_0_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22258.8-22271.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=N_792[31] B=dsp_join_kb[30] C=main_basesoc_timer_en_storage D=GND_0 Z=main_basesoc_timer_value_7[31]
.cname main_basesoc_timer_value_7_0_0_s_31_0_RNIQKE81
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13046.8-13052.2"
.param INIT "0xACAC"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0_s_31_0_S0 B=main_basesoc_timer_reload_storage[31] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792[31]
.cname main_basesoc_timer_value_7_0_0_s_31_0_RNIUN1Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14454.8-14460.2"
.param INIT "0xCACA"
.subckt INV A=main_basesoc_timer_value_7_1[31] Z=main_basesoc_timer_value_7_1_i
.cname main_basesoc_timer_value_7_0_0_s_31_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3845.7-3848.2"
.subckt LUT4 A=main_basesoc_timer_zero_pending B=main_basesoc_timer_zero_clear6 C=main_basesoc_timer_zero_trigger_d D=main_basesoc_timer_zero_trigger_1z Z=N_136
.cname main_basesoc_timer_zero_clear6_RNIR1M91
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4539.8-4545.2"
.param INIT "0x2F22"
.subckt LUT4 A=main_basesoc_timer_pending_r B=main_basesoc_timer_pending_re C=GND_0 D=GND_0 Z=main_basesoc_timer_zero_clear6
.cname main_basesoc_timer_zero_clear6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20774.8-20780.2"
.param INIT "0x8888"
.subckt LUT4 A=main_basesoc_timer_zero_trigger_20 B=main_basesoc_timer_zero_trigger_21 C=main_basesoc_timer_zero_trigger_27 D=main_basesoc_timer_zero_trigger_28 Z=main_basesoc_timer_zero_trigger_1z
.cname main_basesoc_timer_zero_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15411.8-15417.2"
.param INIT "0x8000"
.subckt LUT4 A=main_basesoc_timer_value_7_1[9] B=main_basesoc_timer_value_7_1[12] C=GND_0 D=GND_0 Z=main_basesoc_timer_zero_trigger_13
.cname main_basesoc_timer_zero_trigger_13_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21170.8-21176.2"
.param INIT "0x1111"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0 B=main_basesoc_timer_value_7_1[21] C=main_basesoc_timer_value_7_1[30] D=main_basesoc_timer_value_7_1[31] Z=main_basesoc_timer_zero_trigger_16
.cname main_basesoc_timer_zero_trigger_16_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19213.8-19219.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[16] B=main_basesoc_timer_value_7_1[17] C=main_basesoc_timer_value_7_1[22] D=main_basesoc_timer_value_7_1[23] Z=main_basesoc_timer_zero_trigger_17
.cname main_basesoc_timer_zero_trigger_17_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19222.8-19228.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[18] B=main_basesoc_timer_value_7_1[19] C=main_basesoc_timer_value_7_1[24] D=main_basesoc_timer_value_7_1[25] Z=main_basesoc_timer_zero_trigger_18
.cname main_basesoc_timer_zero_trigger_18_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19231.8-19237.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[26] B=main_basesoc_timer_value_7_1[27] C=main_basesoc_timer_value_7_1[28] D=main_basesoc_timer_value_7_1[29] Z=main_basesoc_timer_zero_trigger_19
.cname main_basesoc_timer_zero_trigger_19_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19240.8-19246.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[1] B=main_basesoc_timer_value_7_1[2] C=main_basesoc_timer_value_7_1[3] D=main_basesoc_timer_value_7_1[4] Z=main_basesoc_timer_zero_trigger_20
.cname main_basesoc_timer_zero_trigger_20_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19249.8-19255.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[5] B=main_basesoc_timer_value_7_1[6] C=main_basesoc_timer_value_7_1[7] D=main_basesoc_timer_value_7_1[11] Z=main_basesoc_timer_zero_trigger_21
.cname main_basesoc_timer_zero_trigger_21_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19258.8-19264.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[13] B=main_basesoc_timer_value_7_1[14] C=main_basesoc_timer_value_7_1[15] D=main_basesoc_timer_value_7_1[20] Z=main_basesoc_timer_zero_trigger_23
.cname main_basesoc_timer_zero_trigger_23_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19267.8-19273.2"
.param INIT "0x0001"
.subckt LUT4 A=main_basesoc_timer_value_7_1[8] B=main_basesoc_timer_value_7_1[10] C=main_basesoc_timer_zero_trigger_13 D=main_basesoc_timer_zero_trigger_23 Z=main_basesoc_timer_zero_trigger_27
.cname main_basesoc_timer_zero_trigger_27_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17966.8-17972.2"
.param INIT "0x1000"
.subckt LUT4 A=main_basesoc_timer_zero_trigger_16 B=main_basesoc_timer_zero_trigger_17 C=main_basesoc_timer_zero_trigger_18 D=main_basesoc_timer_zero_trigger_19 Z=main_basesoc_timer_zero_trigger_28
.cname main_basesoc_timer_zero_trigger_28_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16587.8-16593.2"
.param INIT "0x8000"
.subckt LUT4 A=main_basesoc_timer_value_7_0_0 B=main_basesoc_timer_reload_storage[0] C=main_basesoc_timer_zero_trigger_1z D=GND_0 Z=N_792_0
.cname main_basesoc_timer_zero_trigger_RNI5MBT
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14175.8-14181.2"
.param INIT "0xC5C5"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_uart_tx_fifo_readable C=GND_0 D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z
.cname main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20666.8-20672.2"
.param INIT "0x4444"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[1] C=storage_dat1[0] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[0]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19335.8-19341.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[2] C=storage_dat1[1] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[1]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19343.8-19349.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[3] C=storage_dat1[2] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[2]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19351.8-19357.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[4] C=storage_dat1[3] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[3]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19359.8-19365.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[5] C=storage_dat1[4] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[4]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19367.8-19373.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[6] C=storage_dat1[5] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[5]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19375.8-19381.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[7] C=storage_dat1[6] D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[6]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19383.8-19389.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=storage_dat1[7] C=GND_0 D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value2[7]
.cname main_basesoc_tx_data_rs232phytx_next_value2_cZ[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20765.8-20771.2"
.param INIT "0xEEEE"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_tick C=main_basesoc_uart_tx_fifo_readable D=GND_0 Z=main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z
.cname main_basesoc_tx_data_rs232phytx_next_value_ce2_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19303.8-19309.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=un5_main_basesoc_tx_phase_cry_31 C=GND_0 D=GND_0 Z=main_basesoc_tx_tick_0_1z
.cname main_basesoc_tx_tick_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21026.8-21032.2"
.param INIT "0x8888"
.subckt LUT4 A=main_basesoc_uart_enable_storage[0] B=main_basesoc_uart_enable_storage[1] C=main_basesoc_uart_rx_pending D=main_basesoc_uart_tx_pending Z=main_basesoc_uart_irq_1z
.cname main_basesoc_uart_irq
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18404.8-18410.2"
.param INIT "0xEAC0"
.subckt LUT4 A=main_basesoc_uart_rx_pending B=main_basesoc_uart_rx_clear6 C=main_basesoc_uart_rx_trigger_d D=main_basesoc_uart_rx_fifo_readable Z=N_20
.cname main_basesoc_uart_rx_clear6_RNIB7AT
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4557.8-4563.2"
.param INIT "0x2F22"
.subckt LUT4 A=main_basesoc_uart_pending_r[1] B=main_basesoc_uart_pending_re C=GND_0 D=GND_0 Z=main_basesoc_uart_rx_clear6
.cname main_basesoc_uart_rx_clear6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20414.8-20420.2"
.param INIT "0x8888"
.subckt LUT4 A=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1 B=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0 C=main_basesoc_uart_rx_clear6 D=main_basesoc_uart_rx_fifo_readable Z=main_basesoc_uart_rx_fifo_syncfifo_re_1z
.cname main_basesoc_uart_rx_fifo_syncfifo_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15840.8-15846.2"
.param INIT "0x7077"
.subckt LUT4 A=builder_basesoc_rs232phyrx_next_state_0_sqmuxa B=builder_basesoc_rs232phyrx_state C=builder_regs1 D=un3_main_basesoc_uart_rx_fifo_syncfifo_writable Z=main_basesoc_uart_rx_fifo_wrport_we_1z
.cname main_basesoc_uart_rx_fifo_wrport_we
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15393.8-15399.2"
.param INIT "0x0080"
.subckt LUT4 A=main_basesoc_uart_tx_pending B=main_basesoc_uart_tx_clear6 C=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z D=main_basesoc_uart_tx_trigger_d Z=N_100
.cname main_basesoc_uart_tx_clear6_RNIL59V
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4521.8-4527.2"
.param INIT "0x222F"
.subckt LUT4 A=main_basesoc_uart_pending_r[0] B=main_basesoc_uart_pending_re C=GND_0 D=GND_0 Z=main_basesoc_uart_tx_clear6
.cname main_basesoc_uart_tx_clear6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20459.8-20465.2"
.param INIT "0x8888"
.subckt LUT4 A=main_basesoc_uart_tx_fifo_syncfifo_re_1 B=builder_basesoc_rs232phytx_next_state_0_sqmuxa_1 C=main_basesoc_uart_tx_fifo_readable D=un1_main_basesoc_uart_tx_fifo_level0_0[4] Z=main_basesoc_uart_tx_fifo_syncfifo_re_1z
.cname main_basesoc_uart_tx_fifo_syncfifo_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21319.8-21325.2"
.param INIT "0xCF45"
.subckt LUT4 A=un1_main_basesoc_uart_tx_fifo_level0 B=un1_main_basesoc_uart_tx_fifo_level0_0[1] C=un1_main_basesoc_uart_tx_fifo_level0_0[2] D=un1_main_basesoc_uart_tx_fifo_level0_0[3] Z=main_basesoc_uart_tx_fifo_syncfifo_re_1
.cname main_basesoc_uart_tx_fifo_syncfifo_re_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21310.8-21316.2"
.param INIT "0x0001"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0 B=N_1212 C=main_bus_ack D=GND_0 Z=main_bus_ack_r_0_a2_1z
.cname main_bus_ack_r_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12391.8-12397.2"
.param INIT "0x0808"
.subckt LUT4 A=main_bus_ack_r_0_o2_1 B=IBusCachedPlugin_cache_io_mem_cmd_valid C=builder_grant_rep2 D=main_basesoc_dbus_cyc Z=N_1212
.cname main_bus_ack_r_0_o2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21679.8-21685.2"
.param INIT "0xFD0D"
.subckt LUT4 A=main_basesoc_ibus_adr_0 B=main_basesoc_ibus_adr_1 C=main_basesoc_ibus_adr_2 D=GND_0 Z=main_bus_ack_r_0_o2_1
.cname main_bus_ack_r_0_o2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21670.8-21676.2"
.param INIT "0x0101"
.subckt LUT4 A=N_175 B=N_1212 C=builder_array_muxed0[0] D=GND_0 Z=builder_basesoc_adr_0
.cname main_bus_ack_r_0_o2_RNII1LI1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13847.8-13853.2"
.param INIT "0x8080"
.subckt LUT4 A=N_175 B=N_1212 C=builder_array_muxed0[1] D=GND_0 Z=builder_basesoc_adr_1
.cname main_bus_ack_r_0_o2_RNIL4LI1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13856.8-13862.2"
.param INIT "0x8080"
.subckt LUT4 A=N_1212 B=builder_array_muxed0[0] C=builder_basesoc_state D=GND_0 Z=main_bus_ack_r_0_o2_RNILKOR1_1z
.cname main_bus_ack_r_0_o2_RNILKOR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14103.8-14109.2"
.param INIT "0x0808"
.subckt LUT4 A=N_1212 B=builder_array_muxed0[1] C=builder_basesoc_state D=GND_0 Z=main_bus_ack_r_0_o2_RNIONOR1_1z
.cname main_bus_ack_r_0_o2_RNIONOR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14112.8-14118.2"
.param INIT "0x0808"
.subckt LUT4 A=N_1212 B=builder_slave_sel_r_r_0_a2_0_out C=builder_array_muxed0[8] D=builder_basesoc_state Z=builder_m2_0_a2_2
.cname main_bus_ack_r_0_o2_RNIT2RR1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14831.8-14837.2"
.param INIT "0x0080"
.subckt LUT4 A=main_chaser[0] B=main_mode C=main_storage[0] D=GND_0 Z=user_led0_c
.cname main_leds[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19391.8-19397.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[10] B=main_mode C=main_storage[10] D=GND_0 Z=user_led10_c
.cname main_leds[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19471.8-19477.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[11] B=main_mode C=main_storage[11] D=GND_0 Z=user_led11_c
.cname main_leds[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19479.8-19485.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[12] B=main_mode C=main_storage[12] D=GND_0 Z=user_led12_c
.cname main_leds[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19487.8-19493.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[13] B=main_mode C=main_storage[13] D=GND_0 Z=user_led13_c
.cname main_leds[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19495.8-19501.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[1] B=main_mode C=main_storage[1] D=GND_0 Z=user_led1_c
.cname main_leds[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19399.8-19405.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[2] B=main_mode C=main_storage[2] D=GND_0 Z=user_led2_c
.cname main_leds[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19407.8-19413.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[3] B=main_mode C=main_storage[3] D=GND_0 Z=user_led3_c
.cname main_leds[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19415.8-19421.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[4] B=main_mode C=main_storage[4] D=GND_0 Z=user_led4_c
.cname main_leds[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19423.8-19429.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[5] B=main_mode C=main_storage[5] D=GND_0 Z=user_led5_c
.cname main_leds[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19431.8-19437.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[6] B=main_mode C=main_storage[6] D=GND_0 Z=user_led6_c
.cname main_leds[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19439.8-19445.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[7] B=main_mode C=main_storage[7] D=GND_0 Z=user_led7_c
.cname main_leds[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19447.8-19453.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[8] B=main_mode C=main_storage[8] D=GND_0 Z=user_led8_c
.cname main_leds[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19455.8-19461.2"
.param INIT "0xE2E2"
.subckt LUT4 A=main_chaser[9] B=main_mode C=main_storage[9] D=GND_0 Z=user_led9_c
.cname main_leds[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19463.8-19469.2"
.param INIT "0xE2E2"
.subckt LUT4 A=builder_csr_bankarray_csrbank1_out0_re_1z B=sys_rst C=GND_0 D=GND_0 Z=main_storage_0_sqmuxa_1z
.cname main_storage_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8736.8-8742.2"
.param INIT "0x2222"
.subckt LUT4 A=N_167 B=N_181 C=main_wren0_0_a2_0_0 D=GND_0 Z=main_wren0
.cname main_wren0_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14472.8-14478.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_array_muxed0_Z[14] B=builder_grant C=main_basesoc_dbus_cyc D=main_basesoc_dbus_we Z=main_wren0_0_a2_0_0
.cname main_wren0_0_a2_0_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17993.8-17999.2"
.param INIT "0x4000"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_7 B=builder_slave_sel_2_0_a2_0_8_0 C=builder_array_muxed0_Z[26] D=GND_0 Z=N_167
.cname main_wren0_0_a2_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21724.8-21730.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_7_x B=builder_array_muxed0_Z[18] C=builder_array_muxed0_Z[26] D=GND_0 Z=main_wren0_0_a2_1_0_1z
.cname main_wren0_0_a2_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21742.8-21748.2"
.param INIT "0x2020"
.subckt LUT4 A=N_167 B=iBusWishbone_STB_RNIBI961_1z C=builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 D=builder_m2_0_a2_2 Z=un1_N_7_mux_i_a0_1
.cname main_wren0_0_a2_1_RNIQBPB3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21256.8-21262.2"
.param INIT "0x0080"
.subckt LUT4 A=N_167 B=N_181 C=main_wren1_0_a2_0 D=GND_0 Z=main_wren1
.cname main_wren1_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13838.8-13844.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_array_muxed0_Z[14] B=builder_grant C=main_basesoc_dbus_cyc D=main_basesoc_dbus_we Z=main_wren1_0_a2_0
.cname main_wren1_0_a2_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18002.8-18008.2"
.param INIT "0x8000"
.subckt LUT4 A=ANB2 B=memory_arbitration_isValid_5_0 C=when_CsrPlugin_l1144 D=writeBack_arbitration_flushNext Z=memory_arbitration_isValid_5_1z
.cname memory_arbitration_isValid_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9938.8-9944.2"
.param INIT "0x0004"
.subckt LUT4 A=execute_arbitration_isStuck_2 B=execute_arbitration_isValid C=memory_DivPlugin_rs1_0_sqmuxa D=when_DBusCachedPlugin_l458_1z Z=memory_arbitration_isValid_5_0
.cname memory_arbitration_isValid_5_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13316.8-13322.2"
.param INIT "0x0004"
.subckt LUT4 A=builder_basesoc_rs232phytx_state B=main_basesoc_tx_data[0] C=main_basesoc_uart_tx_fifo_readable D=GND_0 Z=serial_tx_4
.cname serial_tx_4_iv
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18422.8-18428.2"
.param INIT "0x8D8D"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[11]
.cname un10__zz__zz_decode_IS_RS2_SIGNED_10_RNICNRB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14974.8-14980.2"
.param INIT "0xFE02"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[12]
.cname un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIDORB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14966.8-14972.2"
.param INIT "0xFE02"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=un10__zz__zz_decode_IS_RS2_SIGNED_10 C=dsp_join_kb_2_0 D=dsp_join_kb_4[1] Z=dsp_join_kb_18[13]
.cname un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIEPRB1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14958.8-14964.2"
.param INIT "0xFE02"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un10__zz__zz_decode_IS_RS2_SIGNED_10
.cname un10__zz__zz_decode_IS_RS2_SIGNED_10_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17268.8-17274.2"
.param INIT "0x31FD"
.subckt LUT4 A=N_140 B=builder_csr_bankarray_interface0_bank_bus_dat_r[12] C=builder_csr_bankarray_interface1_bank_bus_dat_r[12] D=builder_csr_bankarray_interface2_bank_bus_dat_r[12] Z=un12_builder_shared_dat_r[12]
.cname un12_builder_shared_dat_r_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17597.8-17603.2"
.param INIT "0xAAA8"
.subckt LUT4 A=CsrPlugin_mie_MSIE B=CsrPlugin_mip_MSIP C=CsrPlugin_mstatus_MIE D=_zz_when_CsrPlugin_l952_2 Z=un1_CsrPlugin_interrupt_valid21_1z
.cname un1_CsrPlugin_interrupt_valid21
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16899.8-16905.2"
.param INIT "0x0F7F"
.subckt LUT4 A=_zz_when_CsrPlugin_l952_2 B=CsrPlugin_mstatus_MIE C=CsrPlugin_mip_MSIP D=CsrPlugin_mie_MSIE Z=un1_CsrPlugin_interrupt_valid21_i_1z
.cname un1_CsrPlugin_interrupt_valid21_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5934.8-5940.2"
.param INIT "0xC888"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=GND_0 D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20936.8-20942.2"
.param INIT "0x4444"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=dsp_join_kb_18[4] C=GND_0 D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_11
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_11_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20945.8-20951.2"
.param INIT "0x2222"
.subckt LUT4 A=_zz__zz_decode_IS_RS2_SIGNED_23_2 B=_zz__zz_decode_IS_RS2_SIGNED_69 C=un1_IBusCachedPlugin_cache_io_cpu_decode_data_11 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1 Z=un4__zz__zz_decode_IS_RS2_SIGNED_64_i
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_RNIEUAG
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15741.8-15747.2"
.param INIT "0xFFFD"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=GND_0 D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20792.8-20798.2"
.param INIT "0x2222"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=N_4095 D=N_4102 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_21
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_a2_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17624.8-17630.2"
.param INIT "0x2000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[5] B=dsp_join_kb_18[4] C=GND_0 D=GND_0 Z=N_4102
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_o2_i_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20288.8-20294.2"
.param INIT "0x8888"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=N_4063 C=dsp_join_kb_18[7] D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0_a2_0_a4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15831.8-15837.2"
.param INIT "0x0202"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[6] B=N_4063 C=dsp_join_kb_6_2[0] D=dsp_join_kb_18[7] Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16425.8-16431.2"
.param INIT "0x0200"
.subckt LUT4 A=un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1 B=un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1 C=N_4092_1 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_2 Z=un4__zz__zz_decode_IS_RS2_SIGNED_17_i
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_RNIMECG
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15024.8-15030.2"
.param INIT "0xEA00"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[5] Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18889.8-18895.2"
.param INIT "0x0020"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=dsp_join_kb_18[4] C=GND_0 D=GND_0 Z=N_4092_1
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21062.8-21068.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18925.8-18931.2"
.param INIT "0x0808"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=_zz__zz_decode_IS_RS2_SIGNED_69 D=dsp_join_kb_18[4] Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_31
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17894.8-17900.2"
.param INIT "0x1000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=GND_0 Z=dsp_join_kb_2_0
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18386.8-18392.2"
.param INIT "0x1010"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=GND_0 Z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0
.cname un1_IBusCachedPlugin_cache_io_cpu_decode_data_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18556.8-18562.2"
.param INIT "0x0808"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z
.cname un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17088.8-17094.2"
.param INIT "0xAABA"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=N_3960_fast
.cname un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_fast
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21625.8-21631.2"
.param INIT "0xAABA"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=N_3960_rep1
.cname un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21634.8-21640.2"
.param INIT "0xAABA"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=N_3960_rep2
.cname un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21643.8-21649.2"
.param INIT "0xAABA"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=GND_0 D=GND_0 Z=un1__zz__zz_decode_IS_RS2_SIGNED_117_1
.cname un1__zz__zz_decode_IS_RS2_SIGNED_117_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21017.8-21023.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[2] D=GND_0 Z=un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz
.cname un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18520.8-18526.2"
.param INIT "0xF1F1"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz C=_zz__zz_decode_IS_RS2_SIGNED_23_2 D=un1__zz__zz_decode_IS_RS2_SIGNED_117_1 Z=un1__zz__zz_decode_IS_RS2_SIGNED_129
.cname un1__zz__zz_decode_IS_RS2_SIGNED_129_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16560.8-16566.2"
.param INIT "0x000E"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=N_4071 D=N_4084 Z=N_66
.cname un1__zz__zz_decode_IS_RS2_SIGNED_143_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16308.8-16314.2"
.param INIT "0xFF45"
.subckt LUT4 A=dsp_join_kb_18[9] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[2] Z=N_4084
.cname un1__zz__zz_decode_IS_RS2_SIGNED_143_i_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3981.8-3987.2"
.param INIT "0x0080"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=GND_0 Z=un1__zz__zz_decode_IS_RS2_SIGNED_44_1z
.cname un1__zz__zz_decode_IS_RS2_SIGNED_44
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18547.8-18553.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r[7] B=builder_csr_bankarray_interface1_bank_bus_dat_r[7] C=builder_csr_bankarray_interface2_bank_bus_dat_r[7] D=builder_csr_bankarray_interface3_bank_bus_dat_r[7] Z=N_1635
.cname un1_builder_csr_interconnect_dat_r[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18601.8-18607.2"
.param INIT "0xFFFE"
.subckt LUT4 A=N_1221 B=un1_dBus_cmd_ready C=builder_grant D=main_basesoc_dbus_cyc Z=dataCache_1_io_mem_cmd_s2mPipe_ready_i
.cname un1_dBus_cmd_ready_RNIN8TU
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10810.8-10816.2"
.param INIT "0xBF00"
.subckt LUT4 A=_zz_dBus_cmd_ready_4 B=main_basesoc_dbus_we C=GND_0 D=GND_0 Z=un1_dBus_cmd_ready
.cname un1_dBus_cmd_ready_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15804.8-15810.2"
.param INIT "0xEEEE"
.subckt CCU2 A0=VCC A1=un1_lineLoader_flushCounter_1_0[0] B0=dsp_split_kb_29_i B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un1_lineLoader_flushCounter_1_cry_0 D0=VCC D1=VCC S0=un1_lineLoader_flushCounter_1_cry_0_0_S0 S1=un1_lineLoader_flushCounter_1[0]
.cname un1_lineLoader_flushCounter_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22240.8-22253.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt INV A=dsp_split_kb_29 Z=dsp_split_kb_29_i
.cname un1_lineLoader_flushCounter_1_cry_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3850.7-3853.2"
.subckt CCU2 A0=un1_lineLoader_flushCounter_1_0[1] A1=un1_lineLoader_flushCounter_1_0[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_lineLoader_flushCounter_1_cry_0 COUT=un1_lineLoader_flushCounter_1_cry_2 D0=VCC D1=VCC S0=un1_lineLoader_flushCounter_1[1] S1=un1_lineLoader_flushCounter_1[2]
.cname un1_lineLoader_flushCounter_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22223.8-22236.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_lineLoader_flushCounter_1_0[3] A1=un1_lineLoader_flushCounter_1_0[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_lineLoader_flushCounter_1_cry_2 COUT=un1_lineLoader_flushCounter_1_cry_4 D0=VCC D1=VCC S0=un1_lineLoader_flushCounter_1[3] S1=un1_lineLoader_flushCounter_1[4]
.cname un1_lineLoader_flushCounter_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22205.8-22218.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un1_lineLoader_flushCounter_1_0[5] A1=un1_lineLoader_flushCounter_1_0[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_lineLoader_flushCounter_1_cry_4 COUT=un1_lineLoader_flushCounter_1_cry_6 D0=VCC D1=VCC S0=un1_lineLoader_flushCounter_1[5] S1=un1_lineLoader_flushCounter_1[6]
.cname un1_lineLoader_flushCounter_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22187.8-22200.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_29 A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un1_lineLoader_flushCounter_1_cry_6 COUT=un1_lineLoader_flushCounter_1_s_7_0_COUT D0=VCC D1=VCC S0=un1_lineLoader_flushCounter_1[7] S1=un1_lineLoader_flushCounter_1_s_7_0_S1
.cname un1_lineLoader_flushCounter_1_s_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22169.8-22182.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[17] B=un1_main_basesoc_bus_errors_1_0[18] C=un1_main_basesoc_bus_errors_1_0[19] D=un1_main_basesoc_bus_errors_1_0[21] Z=un1_main_basesoc_bus_errors_16
.cname un1_main_basesoc_bus_errors_16_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18997.8-19003.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[20] B=un1_main_basesoc_bus_errors_1_0[22] C=un1_main_basesoc_bus_errors_1_0[23] D=un1_main_basesoc_bus_errors_1_0[30] Z=un1_main_basesoc_bus_errors_17
.cname un1_main_basesoc_bus_errors_17_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19006.8-19012.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[24] B=un1_main_basesoc_bus_errors_1_0[28] C=un1_main_basesoc_bus_errors_1_0[29] D=un1_main_basesoc_bus_errors_1_0[31] Z=un1_main_basesoc_bus_errors_18
.cname un1_main_basesoc_bus_errors_18_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19015.8-19021.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[0] B=un1_main_basesoc_bus_errors_1_0[25] C=un1_main_basesoc_bus_errors_1_0[26] D=un1_main_basesoc_bus_errors_1_0[27] Z=un1_main_basesoc_bus_errors_19
.cname un1_main_basesoc_bus_errors_19_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19024.8-19030.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[4] B=un1_main_basesoc_bus_errors_1_0[5] C=un1_main_basesoc_bus_errors_1_0[6] D=un1_main_basesoc_bus_errors_1_0[7] Z=un1_main_basesoc_bus_errors_20
.cname un1_main_basesoc_bus_errors_20_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19033.8-19039.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[1] B=un1_main_basesoc_bus_errors_1_0[2] C=un1_main_basesoc_bus_errors_1_0[3] D=un1_main_basesoc_bus_errors_1_0[9] Z=un1_main_basesoc_bus_errors_21
.cname un1_main_basesoc_bus_errors_21_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19042.8-19048.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[8] B=un1_main_basesoc_bus_errors_1_0[10] C=un1_main_basesoc_bus_errors_1_0[11] D=un1_main_basesoc_bus_errors_1_0[12] Z=un1_main_basesoc_bus_errors_22
.cname un1_main_basesoc_bus_errors_22_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19051.8-19057.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_1_0[13] B=un1_main_basesoc_bus_errors_1_0[14] C=un1_main_basesoc_bus_errors_1_0[15] D=un1_main_basesoc_bus_errors_1_0[16] Z=un1_main_basesoc_bus_errors_23
.cname un1_main_basesoc_bus_errors_23_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19060.8-19066.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_16 B=un1_main_basesoc_bus_errors_17 C=un1_main_basesoc_bus_errors_18 D=un1_main_basesoc_bus_errors_19 Z=un1_main_basesoc_bus_errors_28
.cname un1_main_basesoc_bus_errors_28_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16569.8-16575.2"
.param INIT "0x8000"
.subckt LUT4 A=un1_main_basesoc_bus_errors_20 B=un1_main_basesoc_bus_errors_21 C=un1_main_basesoc_bus_errors_22 D=un1_main_basesoc_bus_errors_23 Z=un1_main_basesoc_bus_errors_29
.cname un1_main_basesoc_bus_errors_29_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16578.8-16584.2"
.param INIT "0x8000"
.subckt LUT4 A=main_basesoc_reset_re B=main_basesoc_reset_storage[0] C=main_basesoc_reset_storage[1] D=sys_rst Z=un1_sys_rst_1z
.cname un1_sys_rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18592.8-18598.2"
.param INIT "0xFFF8"
.subckt LUT4 A=HazardSimplePlugin_src0Hazard_f1 B=HazardSimplePlugin_src1Hazard_f1 C=HazardSimplePlugin_src1Hazard_f0_0 D=un1__zz__zz_decode_IS_RS2_SIGNED_129 Z=un1_when_HazardSimplePlugin_l113
.cname un1_when_HazardSimplePlugin_l113_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12508.8-12514.2"
.param INIT "0xC0EA"
.subckt CCU2 A0=un2_fetchStage_hit_hits_0_0_I_15_0_RNO A1=un2_fetchStage_hit_hits_0_0_I_15_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_fetchStage_hit_hits_0_0_data_tmp[4] COUT=un2_fetchStage_hit_hits_0_0_data_tmp[6] D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_15_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_15_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22098.8-22111.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port1[12] B=_zz_ways_0_tags_port1[13] C=dsp_split_kb_3_41_0[20] D=dsp_split_kb_3_41_0[21] Z=un2_fetchStage_hit_hits_0_0_I_15_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8280.8-8286.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port1[14] B=_zz_ways_0_tags_port1[15] C=dsp_split_kb_3_37_0_0 D=dsp_split_kb_3_41_0[22] Z=un2_fetchStage_hit_hits_0_0_I_15_RNO_0
.cname un2_fetchStage_hit_hits_0_0_I_15_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8256.8-8262.2"
.param INIT "0x8241"
.subckt CCU2 A0=VCC A1=un2_fetchStage_hit_hits_0_0_I_1_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un2_fetchStage_hit_hits_0_0_data_tmp[0] D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_1_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_1_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22151.8-22164.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port1[2] B=_zz_ways_0_tags_port1[3] C=dsp_split_kb_0_0_14_0[10] D=dsp_split_kb_3_27_0_0 Z=un2_fetchStage_hit_hits_0_0_I_1_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8296.8-8302.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_fetchStage_hit_hits_0_0_I_27_0_RNO A1=un2_fetchStage_hit_hits_0_0_I_27_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_fetchStage_hit_hits_0_0_data_tmp[6] COUT=un2_fetchStage_hit_hits_0_0_data_tmp[8] D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_27_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_27_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22080.8-22093.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port1[16] B=_zz_ways_0_tags_port1[17] C=dsp_split_kb_3_43[24] D=dsp_split_kb_3_43[25] Z=un2_fetchStage_hit_hits_0_0_I_27_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_27_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8264.8-8270.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port1[18] B=_zz_ways_0_tags_port1[19] C=dsp_split_kb_3_43[26] D=dsp_split_kb_3_43[27] Z=un2_fetchStage_hit_hits_0_0_I_27_RNO_0
.cname un2_fetchStage_hit_hits_0_0_I_27_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8272.8-8278.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_fetchStage_hit_hits_0_0_I_39_0_RNO A1=un2_fetchStage_hit_hits_0_0_I_39_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_fetchStage_hit_hits_0_0_data_tmp[0] COUT=un2_fetchStage_hit_hits_0_0_data_tmp[2] D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_39_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_39_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_39_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22134.8-22147.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port1[4] B=_zz_ways_0_tags_port1[5] C=dsp_split_kb_3_29_0_0 D=dsp_split_kb_3_39_0[13] Z=un2_fetchStage_hit_hits_0_0_I_39_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_39_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8248.8-8254.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port1[6] B=_zz_ways_0_tags_port1[7] C=dsp_split_kb_3_39_0[14] D=dsp_split_kb_3_39_0[15] Z=un2_fetchStage_hit_hits_0_0_I_39_RNO_0
.cname un2_fetchStage_hit_hits_0_0_I_39_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8224.8-8230.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_fetchStage_hit_hits_0_0_I_51_0_RNO A1=un2_fetchStage_hit_hits_0_0_I_51_RNO_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_fetchStage_hit_hits_0_0_data_tmp[2] COUT=un2_fetchStage_hit_hits_0_0_data_tmp[4] D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_51_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_51_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_51_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22116.8-22129.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_ways_0_tags_port1[8] B=_zz_ways_0_tags_port1[9] C=dsp_split_kb_3_31_0_0 D=dsp_split_kb_3_33_0_0 Z=un2_fetchStage_hit_hits_0_0_I_51_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_51_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8232.8-8238.2"
.param INIT "0x8421"
.subckt LUT4 A=_zz_ways_0_tags_port1[10] B=_zz_ways_0_tags_port1[11] C=dsp_split_kb_3_35_0_0 D=dsp_split_kb_3_41_0[19] Z=un2_fetchStage_hit_hits_0_0_I_51_RNO_0
.cname un2_fetchStage_hit_hits_0_0_I_51_RNO_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8240.8-8246.2"
.param INIT "0x8421"
.subckt CCU2 A0=un2_fetchStage_hit_hits_0_0_I_9_0_RNO A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_fetchStage_hit_hits_0_0_data_tmp[8] COUT=un2_fetchStage_hit_hits_0_0_I_9_0_COUT D0=VCC D1=VCC S0=un2_fetchStage_hit_hits_0_0_I_9_0_S0 S1=un2_fetchStage_hit_hits_0_0_I_9_0_S1
.cname un2_fetchStage_hit_hits_0_0_I_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22062.8-22075.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_pc_6_0_0 B=_zz_ways_0_tags_port1[20] C=_zz_ways_0_tags_port1[21] D=dsp_split_kb_3_43[28] Z=un2_fetchStage_hit_hits_0_0_I_9_0_RNO
.cname un2_fetchStage_hit_hits_0_0_I_9_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8288.8-8294.2"
.param INIT "0x8421"
.subckt LUT4 A=main_basesoc_uart_rx_fifo_readable B=main_basesoc_uart_rx_clear6 C=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0 D=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1 Z=N_92
.cname un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_RNIKB9V
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4548.8-4554.2"
.param INIT "0x2FFF"
.subckt LUT4 A=un1_main_basesoc_uart_rx_fifo_level0 B=un1_main_basesoc_uart_rx_fifo_level0_0[1] C=un1_main_basesoc_uart_rx_fifo_level0_0[4] D=GND_0 Z=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0
.cname un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18691.8-18697.2"
.param INIT "0x0101"
.subckt LUT4 A=un1_main_basesoc_uart_rx_fifo_level0_0[2] B=un1_main_basesoc_uart_rx_fifo_level0_0[3] C=GND_0 D=GND_0 Z=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1
.cname un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21053.8-21059.2"
.param INIT "0x1111"
.subckt LUT4 A=un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1 B=un1_main_basesoc_uart_rx_fifo_level0 C=un1_main_basesoc_uart_rx_fifo_level0_0[1] D=un1_main_basesoc_uart_rx_fifo_level0_0[4] Z=un3_main_basesoc_uart_rx_fifo_syncfifo_writable
.cname un3_main_basesoc_uart_rx_fifo_syncfifo_writable_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17696.8-17702.2"
.param INIT "0x0200"
.subckt LUT4 A=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1 B=un1_main_basesoc_uart_tx_fifo_level0 C=un1_main_basesoc_uart_tx_fifo_level0_0[2] D=un1_main_basesoc_uart_tx_fifo_level0_0[4] Z=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z
.cname un3_main_basesoc_uart_tx_fifo_syncfifo_writable
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17723.8-17729.2"
.param INIT "0x0200"
.subckt LUT4 A=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1 B=un1_main_basesoc_uart_tx_fifo_level0 C=un1_main_basesoc_uart_tx_fifo_level0_0[2] D=un1_main_basesoc_uart_tx_fifo_level0_0[4] Z=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i
.cname un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_RNIICPM
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16371.8-16377.2"
.param INIT "0xFDFF"
.subckt LUT4 A=un1_main_basesoc_uart_tx_fifo_level0_0[1] B=un1_main_basesoc_uart_tx_fifo_level0_0[3] C=GND_0 D=GND_0 Z=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1
.cname un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21116.8-21122.2"
.param INIT "0x1111"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_1 C=N_4080 D=_zz__zz_decode_IS_RS2_SIGNED_23_2 Z=un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z
.cname un4__zz__zz_decode_IS_RS2_SIGNED_20_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15132.8-15138.2"
.param INIT "0xF8F0"
.subckt LUT4 A=dsp_join_kb_18[9] B=N_4013 C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Z=un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_1
.cname un4__zz__zz_decode_IS_RS2_SIGNED_20_i_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:4890.8-4896.2"
.param INIT "0x00E0"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=N_4060 D=N_4095 Z=N_4080
.cname un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17741.8-17747.2"
.param INIT "0x0200"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=GND_0 D=GND_0 Z=N_3970
.cname un4__zz__zz_decode_IS_RS2_SIGNED_37_i_o2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20315.8-20321.2"
.param INIT "0xDDDD"
.subckt LUT4 A=_zz_dBus_cmd_ready[0] B=_zz_dBus_cmd_ready[2] C=GND_0 D=GND_0 Z=un4__zz_dBus_cmd_ready_4_0
.cname un4__zz_dBus_cmd_ready_4_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21089.8-21095.2"
.param INIT "0x8888"
.subckt LUT4 A=un4__zz_when_2_0_3 B=IBusCachedPlugin_decodeExceptionPort_valid_1z C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=N_1277 Z=un4__zz_when_1
.cname un4__zz_when_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13127.8-13133.2"
.param INIT "0x0323"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un4__zz_when_2_0_1
.cname un4__zz_when_2_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16731.8-16737.2"
.param INIT "0x1B31"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=un4__zz_when_2_0_1 C=un4__zz_when_2_0_a2_2_1 D=N_4029 Z=un4__zz_when_2_0_3
.cname un4__zz_when_2_0_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14849.8-14855.2"
.param INIT "0xFDCC"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=N_3969_i D=N_4087_1 Z=un4__zz_when_2_0_a2_2_1
.cname un4__zz_when_2_0_a2_2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17930.8-17936.2"
.param INIT "0x2000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=GND_0 D=GND_0 Z=N_4010
.cname un4__zz_when_2_0_a2_3_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20279.8-20285.2"
.param INIT "0x1111"
.subckt LUT4 A=un4__zz_when_1 B=un4__zz_when_5_0_2 C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=N_3995 Z=un4__zz_when_2
.cname un4__zz_when_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12098.8-12104.2"
.param INIT "0xAA8A"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=N_1290_2 Z=un4__zz_when_5_0_0
.cname un4__zz_when_5_0_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16854.8-16860.2"
.param INIT "0xE0EF"
.subckt LUT4 A=un4__zz_when_5_0_0 B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=N_3970 D=N_4060 Z=un4__zz_when_5_0_1
.cname un4__zz_when_5_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15732.8-15738.2"
.param INIT "0xFBEA"
.subckt LUT4 A=un4__zz_when_5_0_1 B=un4__zz_when_5_0_a2_0_1 C=N_4008 D=N_4010 Z=un4__zz_when_5_0_2
.cname un4__zz_when_5_0_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14876.8-14882.2"
.param INIT "0xEAAA"
.subckt LUT4 A=un4__zz_when_5_0_a2_0 B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=N_4008 Z=N_3995
.cname un4__zz_when_5_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14732.8-14738.2"
.param INIT "0x0200"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=dsp_join_kb_18[4] Z=un4__zz_when_5_0_a2_0_1
.cname un4__zz_when_5_0_a2_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:19276.8-19282.2"
.param INIT "0x0888"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=N_3980 C=GND_0 D=GND_0 Z=un4__zz_when_5_0_a2_0
.cname un4__zz_when_5_0_a2_0_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16722.8-16728.2"
.param INIT "0x4444"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=IBusCachedPlugin_cache_io_cpu_decode_data[5] C=N_4013 D=dsp_join_kb_18[9] Z=N_3980
.cname un4__zz_when_5_0_o2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17651.8-17657.2"
.param INIT "0x40EE"
.subckt LUT4 A=un4__zz_when_7_0_0_3 B=un4__zz_when_7_0_0_a4_3_5 C=N_4061 D=N_4074 Z=un4__zz_when_7
.cname un4__zz_when_7_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:12089.8-12095.2"
.param INIT "0xFFEA"
.subckt LUT4 A=un4__zz_when_7_0_0_a4_4_1 B=N_4060 C=N_4073 D=N_4076 Z=un4__zz_when_7_0_0_1
.cname un4__zz_when_7_0_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15438.8-15444.2"
.param INIT "0xFFF8"
.subckt LUT4 A=un4__zz_when_7_0_0_1 B=un4__zz_when_7_0_0_a4_1_0 C=IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z D=N_4063 Z=un4__zz_when_7_0_0_3
.cname un4__zz_when_7_0_0_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14139.8-14145.2"
.param INIT "0xEFAF"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1 B=DBusCachedPlugin_exceptionBus_valid_1z C=un4__zz_when_2 D=un4__zz_when_7 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname un4__zz_when_7_0_0_RNINN1K
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10100.8-10106.2"
.param INIT "0xDFFF"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=dsp_join_kb_4[0] C=dsp_join_kb_6_2[0] D=GND_0 Z=N_4087_1
.cname un4__zz_when_7_0_0_a2_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18377.8-18383.2"
.param INIT "0x0101"
.subckt LUT4 A=un4__zz_when_7_0_0_a4_0 B=IBusCachedPlugin_cache_io_cpu_decode_data[2] C=IBusCachedPlugin_cache_io_cpu_decode_data[3] D=IBusCachedPlugin_cache_io_cpu_decode_data[5] Z=N_4073
.cname un4__zz_when_7_0_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16398.8-16404.2"
.param INIT "0x08AA"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un4__zz_when_7_0_0_a4_0
.cname un4__zz_when_7_0_0_a4_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17903.8-17909.2"
.param INIT "0x00F7"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=N_4008 D=N_4067 Z=N_4074
.cname un4__zz_when_7_0_0_a4_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14499.8-14505.2"
.param INIT "0x1000"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un4__zz_when_7_0_0_a4_1_0
.cname un4__zz_when_7_0_0_a4_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17921.8-17927.2"
.param INIT "0xD000"
.subckt LUT4 A=un4__zz_when_7_0_0_a4_2_1 B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[6] D=GND_0 Z=N_4076
.cname un4__zz_when_7_0_0_a4_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17633.8-17639.2"
.param INIT "0x0202"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] C=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] D=IBusCachedPlugin_cache_io_cpu_decode_data[4] Z=un4__zz_when_7_0_0_a4_2_1
.cname un4__zz_when_7_0_0_a4_2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18907.8-18913.2"
.param INIT "0x0007"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[3] B=IBusCachedPlugin_cache_io_cpu_decode_data[6] C=N_4014 D=N_4095 Z=un4__zz_when_7_0_0_a4_3_1
.cname un4__zz_when_7_0_0_a4_3_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17984.8-17990.2"
.param INIT "0x4000"
.subckt LUT4 A=dsp_join_kb_18[4] B=N_4099 C=dsp_join_kb_6_2[2] D=dsp_join_kb_6_2[1] Z=un4__zz_when_7_0_0_a4_3_2
.cname un4__zz_when_7_0_0_a4_3_5_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5007.8-5013.2"
.param INIT "0x0004"
.subckt LUT4 A=un4__zz_when_7_0_0_a4_3_1 B=un4__zz_when_7_0_0_a4_3_2 C=N_4098 D=N_4105 Z=un4__zz_when_7_0_0_a4_3_5
.cname un4__zz_when_7_0_0_a4_3_5_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14840.8-14846.2"
.param INIT "0x8000"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] C=IBusCachedPlugin_cache_io_cpu_decode_data[5] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=un4__zz_when_7_0_0_a4_4_1
.cname un4__zz_when_7_0_0_a4_4_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18898.8-18904.2"
.param INIT "0x1000"
.subckt LUT4 A=N_3961 B=N_4087_1 C=dsp_join_kb_18[7] D=dsp_join_kb_18[8] Z=N_4061
.cname un4__zz_when_7_0_0_o2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15051.8-15057.2"
.param INIT "0xA0AC"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[4] B=N_4064 C=N_4092_1 D=dsp_join_kb_18[9] Z=N_4067
.cname un4__zz_when_7_0_0_o2_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15042.8-15048.2"
.param INIT "0xC0EA"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=GND_0 Z=N_4064
.cname un4__zz_when_7_0_0_o2_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16908.8-16914.2"
.param INIT "0x9191"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] B=dsp_join_kb_18[4] C=GND_0 D=GND_0 Z=N_4013
.cname un4__zz_when_7_0_a2_11_0_a4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20864.8-20870.2"
.param INIT "0x1111"
.subckt LUT4 A=N_1277 B=dsp_join_kb_4[1] C=dsp_join_kb_18[5] D=dsp_join_kb_18[6] Z=N_4098
.cname un4__zz_when_7_0_a2_3_0_a2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:17642.8-17648.2"
.param INIT "0x0001"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] B=IBusCachedPlugin_cache_io_cpu_decode_data[4] C=GND_0 D=GND_0 Z=N_4060
.cname un4__zz_when_7_0_o2_i_o2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20297.8-20303.2"
.param INIT "0xBBBB"
.subckt LUT4 A=un6_IBusCachedPlugin_jump_pcLoad_valid_1 B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=decodeStage_hit_valid D=GND_0 Z=IBusCachedPlugin_fetchPc_pc_0_sqmuxa
.cname un6_IBusCachedPlugin_jump_pcLoad_valid_1_RNIU41S
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:3918.8-3924.2"
.param INIT "0x0808"
.subckt LUT4 A=ANB2 B=CO0 C=when_CsrPlugin_l1019_1z D=when_CsrPlugin_l1064 Z=un6_IBusCachedPlugin_jump_pcLoad_valid_1
.cname un6_IBusCachedPlugin_jump_pcLoad_valid_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14148.8-14154.2"
.param INIT "0x0001"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[12] D=main_dataout1[12] Z=un8_builder_shared_dat_r[12]
.cname un8_builder_shared_dat_r_cZ[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16362.8-16368.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[19] D=main_dataout1[19] Z=un8_builder_shared_dat_r[19]
.cname un8_builder_shared_dat_r_cZ[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16335.8-16341.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[25] D=main_dataout1[25] Z=un8_builder_shared_dat_r[25]
.cname un8_builder_shared_dat_r_cZ[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16344.8-16350.2"
.param INIT "0xA820"
.subckt LUT4 A=N_141 B=builder_array_muxed0_Z[14] C=main_dataout0[31] D=main_dataout1[31] Z=un8_builder_shared_dat_r[31]
.cname un8_builder_shared_dat_r_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16353.8-16359.2"
.param INIT "0xA820"
.subckt LUT4 A=_zz_dBus_cmd_ready[0] B=_zz_dBus_cmd_ready_5_0 C=dataCache_1_io_mem_cmd_s2mPipe_rData_address[2] D=dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 Z=main_basesoc_dbus_adr[0]
.cname un8_dBusWishbone_ADR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16802.8-16808.2"
.param INIT "0xB8F0"
.subckt LUT4 A=_zz_dBus_cmd_ready[1] B=_zz_dBus_cmd_ready_5_0 C=dataCache_1_io_mem_cmd_s2mPipe_rData_address[3] D=dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 Z=main_basesoc_dbus_adr[1]
.cname un8_dBusWishbone_ADR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16810.8-16816.2"
.param INIT "0xB8F0"
.subckt LUT4 A=_zz_dBus_cmd_ready[2] B=_zz_dBus_cmd_ready_5_0 C=dataCache_1_io_mem_cmd_s2mPipe_rData_address[4] D=dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 Z=main_basesoc_dbus_adr[2]
.cname un8_dBusWishbone_ADR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:16818.8-16824.2"
.param INIT "0xB8F0"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=VCC ADR[5]=N_1005 ADR[6]=N_1006 ADR[7]=N_1007 ADR[8]=N_5210 ADR[9]=N_1009 ADR[10]=N_1010 ADR[11]=N_1011 ADR[12]=GND_0 ADR[13]=GND_0 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=VCC ADW[5]=lineLoader_write_tag_0_payload_address[0] ADW[6]=lineLoader_write_tag_0_payload_address[1] ADW[7]=lineLoader_write_tag_0_payload_address[2] ADW[8]=lineLoader_write_tag_0_payload_address[3] ADW[9]=lineLoader_write_tag_0_payload_address[4] ADW[10]=lineLoader_write_tag_0_payload_address[5] ADW[11]=lineLoader_write_tag_0_payload_address[6] ADW[12]=GND_0 ADW[13]=GND_0 CER=decodeStage_hit_error_RNIVE5V_1z CEW=lineLoader_write_tag_0_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=dsp_split_kb_29 DI[1]=GND_0 DI[2]=main_basesoc_ibus_adr_10 DI[3]=main_basesoc_ibus_adr[11] DI[4]=main_basesoc_ibus_adr[12] DI[5]=main_basesoc_ibus_adr_13 DI[6]=main_basesoc_ibus_adr[14] DI[7]=main_basesoc_ibus_adr[15] DI[8]=main_basesoc_ibus_adr[16] DI[9]=main_basesoc_ibus_adr[17] DI[10]=main_basesoc_ibus_adr[18] DI[11]=main_basesoc_ibus_adr[19] DI[12]=main_basesoc_ibus_adr[20] DI[13]=main_basesoc_ibus_adr[21] DI[14]=main_basesoc_ibus_adr[22] DI[15]=main_basesoc_ibus_adr[23] DI[16]=main_basesoc_ibus_adr[24] DI[17]=main_basesoc_ibus_adr[25] DI[18]=main_basesoc_ibus_adr[26] DI[19]=main_basesoc_ibus_adr[27] DI[20]=main_basesoc_ibus_adr[28] DI[21]=main_basesoc_ibus_adr[29] DI[22]=GND_0 DI[23]=GND_0 DI[24]=GND_0 DI[25]=GND_0 DI[26]=GND_0 DI[27]=GND_0 DI[28]=GND_0 DI[29]=GND_0 DI[30]=GND_0 DI[31]=GND_0 DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_ways_0_tags_port1[0] DO[1]=_zz_ways_0_tags_port1[1] DO[2]=_zz_ways_0_tags_port1[2] DO[3]=_zz_ways_0_tags_port1[3] DO[4]=_zz_ways_0_tags_port1[4] DO[5]=_zz_ways_0_tags_port1[5] DO[6]=_zz_ways_0_tags_port1[6] DO[7]=_zz_ways_0_tags_port1[7] DO[8]=_zz_ways_0_tags_port1[8] DO[9]=_zz_ways_0_tags_port1[9] DO[10]=_zz_ways_0_tags_port1[10] DO[11]=_zz_ways_0_tags_port1[11] DO[12]=_zz_ways_0_tags_port1[12] DO[13]=_zz_ways_0_tags_port1[13] DO[14]=_zz_ways_0_tags_port1[14] DO[15]=_zz_ways_0_tags_port1[15] DO[16]=_zz_ways_0_tags_port1[16] DO[17]=_zz_ways_0_tags_port1[17] DO[18]=_zz_ways_0_tags_port1[18] DO[19]=_zz_ways_0_tags_port1[19] DO[20]=_zz_ways_0_tags_port1[20] DO[21]=_zz_ways_0_tags_port1[21] DO[22]=ways_0_tags_ways_0_tags_0_0_DO[22] DO[23]=ways_0_tags_ways_0_tags_0_0_DO[23] DO[24]=ways_0_tags_ways_0_tags_0_0_DO[24] DO[25]=ways_0_tags_ways_0_tags_0_0_DO[25] DO[26]=ways_0_tags_ways_0_tags_0_0_DO[26] DO[27]=ways_0_tags_ways_0_tags_0_0_DO[27] DO[28]=ways_0_tags_ways_0_tags_0_0_DO[28] DO[29]=ways_0_tags_ways_0_tags_0_0_DO[29] DO[30]=ways_0_tags_ways_0_tags_0_0_DO[30] DO[31]=ways_0_tags_ways_0_tags_0_0_DO[31] DO[32]=ways_0_tags_ways_0_tags_0_0_DO[32] DO[33]=ways_0_tags_ways_0_tags_0_0_DO[33] DO[34]=ways_0_tags_ways_0_tags_0_0_DO[34] DO[35]=ways_0_tags_ways_0_tags_0_0_DO[35] ONEBITERR=ways_0_tags_ways_0_tags_0_0_ONEBITERR RST=GND_0 TWOBITERR=ways_0_tags_ways_0_tags_0_0_TWOBITERR
.cname ways_0_tags_ways_0_tags_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:22914.10-22928.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X36"
.param DATA_WIDTH_W "X36"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[0] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[3] D=GND_0 Z=lineLoader_write_tag_0_payload_address[0]
.cname ways_0_tags_ways_0_tags_0_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20217.8-20223.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[1] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[4] D=GND_0 Z=lineLoader_write_tag_0_payload_address[1]
.cname ways_0_tags_ways_0_tags_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20209.8-20215.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[2] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[5] D=GND_0 Z=lineLoader_write_tag_0_payload_address[2]
.cname ways_0_tags_ways_0_tags_0_RNO_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20201.8-20207.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[3] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[6] D=GND_0 Z=lineLoader_write_tag_0_payload_address[3]
.cname ways_0_tags_ways_0_tags_0_RNO_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20193.8-20199.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[4] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[7] D=GND_0 Z=lineLoader_write_tag_0_payload_address[4]
.cname ways_0_tags_ways_0_tags_0_RNO_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20185.8-20191.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[5] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[8] D=GND_0 Z=lineLoader_write_tag_0_payload_address[5]
.cname ways_0_tags_ways_0_tags_0_RNO_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20177.8-20183.2"
.param INIT "0xE2E2"
.subckt LUT4 A=un1_lineLoader_flushCounter_1_0[6] B=dsp_split_kb_29 C=main_basesoc_ibus_adr[9] D=GND_0 Z=lineLoader_write_tag_0_payload_address[6]
.cname ways_0_tags_ways_0_tags_0_RNO_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20169.8-20175.2"
.param INIT "0xE2E2"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute B=CsrPlugin_hadException C=CsrPlugin_interruptJump_3 D=GND_0 Z=when_CsrPlugin_l1019_1z
.cname when_CsrPlugin_l1019
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15777.8-15783.2"
.param INIT "0xDCDC"
.subckt LUT4 A=dataCache_1_io_cpu_redo B=dataCache_1_io_cpu_writeBack_isValid_1z C=when_CsrPlugin_l1019_1z D=when_CsrPlugin_l1064 Z=CO1
.cname when_CsrPlugin_l1064_RNI3LL01
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14526.8-14532.2"
.param INIT "0xFFF8"
.subckt LUT4 A=memory_to_writeBack_ENV_CTRL_0 B=writeBack_arbitration_isValid C=GND_0 D=GND_0 Z=when_CsrPlugin_l1064
.cname when_CsrPlugin_l1064_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20252.8-20258.2"
.param INIT "0x8888"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=DBusCachedPlugin_exceptionBus_valid_5_1z C=dataCache_1_io_cpu_writeBack_isValid_1z D=when_CsrPlugin_l1144 Z=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3
.cname when_CsrPlugin_l1144_RNI80AG
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:11883.8-11889.2"
.param INIT "0x1500"
.subckt LUT4 A=decode_to_execute_ENV_CTRL[1] B=execute_arbitration_isValid C=GND_0 D=GND_0 Z=when_CsrPlugin_l1144
.cname when_CsrPlugin_l1144_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20882.8-20888.2"
.param INIT "0x8888"
.subckt LUT4 A=when_DBusCachedPlugin_l458_537_1z B=N_6_mux C=stageB_mmuRsp_isIoAccess_rep1 D=when_DataCache_l980 Z=when_DBusCachedPlugin_l458_1z
.cname when_DBusCachedPlugin_l458
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:15150.8-15156.2"
.param INIT "0x02A2"
.subckt LUT4 A=dataCache_1_io_cpu_writeBack_accessError B=stageB_unaligned C=writeBack_arbitration_isValid D=memory_to_writeBack_MEMORY_ENABLE Z=when_DBusCachedPlugin_l458_537_1z
.cname when_DBusCachedPlugin_l458_537
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21943.8-21949.2"
.param INIT "0x1000"
.subckt LUT4 A=when_DBusCachedPlugin_l458_1z B=memory_arbitration_isValid C=memory_DivPlugin_div_done D=execute_to_memory_IS_DIV Z=when_DBusCachedPlugin_l458_RNIASQQ_1z
.cname when_DBusCachedPlugin_l458_RNIASQQ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5493.8-5499.2"
.param INIT "0xAEAA"
.subckt LUT4 A=when_DBusCachedPlugin_l458_1z B=memory_arbitration_isValid C=memory_DivPlugin_div_done D=execute_to_memory_IS_DIV Z=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname when_DBusCachedPlugin_l458_RNIASQQ_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5520.8-5526.2"
.param INIT "0x5D55"
.subckt LUT4 A=when_DBusCachedPlugin_l458_1z B=memory_arbitration_isValid C=memory_DivPlugin_div_done D=execute_to_memory_IS_DIV Z=memory_arbitration_isStuck_i
.cname when_DBusCachedPlugin_l458_RNIASQQ_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:5502.8-5508.2"
.param INIT "0x5155"
.subckt LUT4 A=un1_sys_rst_1z B=memory_DivPlugin_rs1_0_sqmuxa C=when_DBusCachedPlugin_l458_1z D=GND_0 Z=when_DBusCachedPlugin_l458_RNIT1AA1_1z
.cname when_DBusCachedPlugin_l458_RNIT1AA1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:13891.8-13897.2"
.param INIT "0xABAB"
.subckt LUT4 A=when_DBusCachedPlugin_l458_537_1z B=N_6_mux C=stageB_mmuRsp_isIoAccess D=when_DataCache_l980 Z=when_DBusCachedPlugin_l458_i_1z
.cname when_DBusCachedPlugin_l458_i
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:14705.8-14711.2"
.param INIT "0xFD5D"
.subckt LUT4 A=IBusCachedPlugin_fetchPc_booted B=IBusCachedPlugin_fetchPc_pc_1_sqmuxa C=decodeStage_hit_error_RNIVE5V_1z D=GND_0 Z=when_Fetcher_l158_1z
.cname when_Fetcher_l158
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:8870.8-8876.2"
.param INIT "0xA2A2"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] B=memory_to_writeBack_INSTRUCTION_3 C=GND_0 D=GND_0 Z=when_HazardSimplePlugin_l48_3
.cname when_HazardSimplePlugin_l48_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21008.8-21014.2"
.param INIT "0x6666"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=memory_to_writeBack_INSTRUCTION_0 C=GND_0 D=GND_0 Z=when_HazardSimplePlugin_l51_0
.cname when_HazardSimplePlugin_l51_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20999.8-21005.2"
.param INIT "0x6666"
.subckt LUT4 A=decode_to_execute_REGFILE_WRITE_VALID B=execute_arbitration_isValid C=GND_0 D=GND_0 Z=when_HazardSimplePlugin_l57_2_1z
.cname when_HazardSimplePlugin_l57_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20333.8-20339.2"
.param INIT "0x8888"
.subckt LUT4 A=decodeStage_hit_valid B=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid C=GND_0 D=GND_0 Z=when_IBusCachedPlugin_l250
.cname when_IBusCachedPlugin_l250_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20342.8-20348.2"
.param INIT "0x4444"
.subckt LUT4 A=lineLoader_flushPending B=lineLoader_valid C=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 D=GND_0 Z=when_InstructionCache_l351
.cname when_InstructionCache_l351_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:18664.8-18670.2"
.param INIT "0x0202"
.subckt LUT4 A=execute_to_memory_IS_DIV B=memory_arbitration_isValid C=GND_0 D=GND_0 Z=when_MulDivIterativePlugin_l128_1z
.cname when_MulDivIterativePlugin_l128
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20369.8-20375.2"
.param INIT "0x8888"
.subckt LUT4 A=memory_to_writeBack_IS_MUL B=writeBack_arbitration_isValid C=GND_0 D=GND_0 Z=when_MulPlugin_l147_1z
.cname when_MulPlugin_l147
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:20396.8-20402.2"
.param INIT "0x8888"
.subckt LUT4 A=CO0 B=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack C=DBusCachedPlugin_exceptionBus_valid_1z D=when_DBusCachedPlugin_l458_1z Z=when_Pipeline_l124_2_1z
.cname when_Pipeline_l124_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10181.8-10187.2"
.param INIT "0x00AB"
.subckt LUT4 A=ANB2 B=execute_arbitration_isStuck_1z C=when_CsrPlugin_l1144 D=writeBack_arbitration_flushNext Z=when_Pipeline_l151_1z
.cname when_Pipeline_l151
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:9374.8-9380.2"
.param INIT "0xFFFB"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=CO1 C=DBusCachedPlugin_exceptionBus_valid_1z D=when_DBusCachedPlugin_l458_RNIASQQ_1z Z=when_Pipeline_l151_1_1z
.cname when_Pipeline_l151_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10190.8-10196.2"
.param INIT "0xFEFF"
.subckt LUT4 A=CO0 B=when_DBusCachedPlugin_l458_1z C=GND_0 D=GND_0 Z=when_Pipeline_l151_2_1z
.cname when_Pipeline_l151_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:21206.8-21212.2"
.param INIT "0xBBBB"
.subckt LUT4 A=BranchPlugin_branchExceptionPort_valid_1z B=when_DBusCachedPlugin_l458_RNIASQQ_1z C=memory_arbitration_isValid D=writeBack_arbitration_flushNext Z=writeBack_arbitration_isValid_5_1z
.cname writeBack_arbitration_isValid_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:10315.8-10321.2"
.param INIT "0x0010"
.end

.model VexRiscv
.inputs main_basesoc_timer_value_status[0] main_basesoc_timer_value_status[1] main_basesoc_timer_value_status[2] main_basesoc_timer_value_status[3] main_basesoc_timer_value_status[4] main_basesoc_timer_value_status[5] main_basesoc_timer_value_status[6] main_basesoc_timer_value_status[7] main_basesoc_timer_value_status[8] main_basesoc_timer_value_status[9] main_basesoc_timer_value_status[10] main_basesoc_timer_value_status[11] main_basesoc_timer_value_status[12] main_basesoc_timer_value_status[13] main_basesoc_timer_value_status[14] main_basesoc_timer_value_status[15] main_basesoc_timer_value_status[16] main_basesoc_timer_value_status[17] main_basesoc_timer_value_status[18] main_basesoc_timer_value_status[19] main_basesoc_timer_value_status[20] main_basesoc_timer_value_status[21] main_basesoc_timer_value_status[22] main_basesoc_timer_value_status[23] main_basesoc_timer_value_status[24] main_basesoc_timer_value_status[25] main_basesoc_timer_value_status[26] main_basesoc_timer_value_status[27] main_basesoc_timer_value_status[28] main_basesoc_timer_value_status[29] main_basesoc_timer_value_status[30] main_basesoc_timer_value_status[31] storage_1_dat1[0] storage_1_dat1[1] main_basesoc_uart_enable_storage[0] main_basesoc_uart_enable_storage[1] builder_csr_bankarray_dat_r[1] builder_csr_bankarray_dat_r[2] builder_csr_bankarray_dat_r[3] builder_csr_bankarray_dat_r[4] builder_csr_bankarray_dat_r[5] builder_csr_bankarray_dat_r[6] builder_csr_bankarray_dat_r[7] dsp_join_kb[0] dsp_join_kb[1] dsp_join_kb[2] dsp_join_kb[3] dsp_join_kb[4] dsp_join_kb[5] dsp_join_kb[6] dsp_join_kb[7] dsp_join_kb[8] dsp_join_kb[9] dsp_join_kb[10] dsp_join_kb[11] dsp_join_kb[12] dsp_join_kb[13] dsp_join_kb[14] dsp_join_kb[15] dsp_join_kb[16] dsp_join_kb[17] dsp_join_kb[18] dsp_join_kb[19] dsp_join_kb[20] dsp_join_kb[21] dsp_join_kb[22] dsp_join_kb[23] dsp_join_kb[24] dsp_join_kb[25] dsp_join_kb[26] dsp_join_kb[27] dsp_join_kb[28] dsp_join_kb[29] dsp_join_kb[30] main_basesoc_timer_reload_storage[0] main_basesoc_timer_reload_storage[1] main_basesoc_timer_reload_storage[2] main_basesoc_timer_reload_storage[3] main_basesoc_timer_reload_storage[4] main_basesoc_timer_reload_storage[5] main_basesoc_timer_reload_storage[6] main_basesoc_timer_reload_storage[7] main_basesoc_timer_reload_storage[8] main_basesoc_timer_reload_storage[9] main_basesoc_timer_reload_storage[10] main_basesoc_timer_reload_storage[11] main_basesoc_timer_reload_storage[12] main_basesoc_timer_reload_storage[13] main_basesoc_timer_reload_storage[14] main_basesoc_timer_reload_storage[15] main_basesoc_timer_reload_storage[16] main_basesoc_timer_reload_storage[17] main_basesoc_timer_reload_storage[18] main_basesoc_timer_reload_storage[19] main_basesoc_timer_reload_storage[20] main_basesoc_timer_reload_storage[21] main_basesoc_timer_reload_storage[22] main_basesoc_timer_reload_storage[23] main_basesoc_timer_reload_storage[24] main_basesoc_timer_reload_storage[25] main_basesoc_timer_reload_storage[26] main_basesoc_timer_reload_storage[27] main_basesoc_timer_reload_storage[28] main_basesoc_timer_reload_storage[29] main_basesoc_timer_reload_storage[30] main_basesoc_timer_reload_storage[31] builder_slave_sel_r[0] builder_slave_sel_r[1] builder_slave_sel_r[2] main_basesoc_rx_data[0] main_basesoc_rx_data[1] main_basesoc_rx_data[2] main_basesoc_rx_data[3] main_basesoc_rx_data[4] main_basesoc_rx_data[5] main_basesoc_rx_data[6] main_basesoc_rx_data[7] rom_dat0[0] rom_dat0[1] rom_dat0[2] rom_dat0[3] rom_dat0[4] rom_dat0[5] rom_dat0[6] rom_dat0[7] rom_dat0[8] rom_dat0[9] rom_dat0[10] rom_dat0[11] rom_dat0[12] rom_dat0[13] rom_dat0[14] rom_dat0[15] rom_dat0[16] rom_dat0[17] rom_dat0[18] rom_dat0[19] rom_dat0[20] rom_dat0[21] rom_dat0[22] rom_dat0[23] rom_dat0[24] rom_dat0[25] rom_dat0[26] rom_dat0[27] rom_dat0[28] rom_dat0[29] rom_dat0[30] rom_dat0[31] main_basesoc_rx_count[1] main_basesoc_rx_count[2] main_basesoc_rx_count[3] main_basesoc_tx_count[1] main_basesoc_tx_count[2] main_basesoc_tx_count[3] main_dataout0[0] main_dataout0[1] main_dataout0[2] main_dataout0[3] main_dataout0[4] main_dataout0[5] main_dataout0[6] main_dataout0[7] main_dataout0[8] main_dataout0[9] main_dataout0[10] main_dataout0[11] main_dataout0[12] main_dataout0[13] main_dataout0[14] main_dataout0[15] main_dataout0[16] main_dataout0[17] main_dataout0[18] main_dataout0[19] main_dataout0[20] main_dataout0[21] main_dataout0[22] main_dataout0[23] main_dataout0[24] main_dataout0[25] main_dataout0[26] main_dataout0[27] main_dataout0[28] main_dataout0[29] main_dataout0[30] main_dataout0[31] main_dataout1[0] main_dataout1[1] main_dataout1[2] main_dataout1[3] main_dataout1[4] main_dataout1[5] main_dataout1[6] main_dataout1[7] main_dataout1[8] main_dataout1[9] main_dataout1[10] main_dataout1[11] main_dataout1[12] main_dataout1[13] main_dataout1[14] main_dataout1[15] main_dataout1[16] main_dataout1[17] main_dataout1[18] main_dataout1[19] main_dataout1[20] main_dataout1[21] main_dataout1[22] main_dataout1[23] main_dataout1[24] main_dataout1[25] main_dataout1[26] main_dataout1[27] main_dataout1[28] main_dataout1[29] main_dataout1[30] main_dataout1[31] builder_csr_bankarray_interface0_bank_bus_dat_r[0] builder_csr_bankarray_interface0_bank_bus_dat_r[1] builder_csr_bankarray_interface0_bank_bus_dat_r[2] builder_csr_bankarray_interface0_bank_bus_dat_r[3] builder_csr_bankarray_interface0_bank_bus_dat_r[4] builder_csr_bankarray_interface0_bank_bus_dat_r[5] builder_csr_bankarray_interface0_bank_bus_dat_r[6] builder_csr_bankarray_interface0_bank_bus_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[8] builder_csr_bankarray_interface0_bank_bus_dat_r[9] builder_csr_bankarray_interface0_bank_bus_dat_r[10] builder_csr_bankarray_interface0_bank_bus_dat_r[11] builder_csr_bankarray_interface0_bank_bus_dat_r[12] builder_csr_bankarray_interface0_bank_bus_dat_r[13] builder_csr_bankarray_interface0_bank_bus_dat_r[14] builder_csr_bankarray_interface0_bank_bus_dat_r[15] builder_csr_bankarray_interface0_bank_bus_dat_r[16] builder_csr_bankarray_interface0_bank_bus_dat_r[17] builder_csr_bankarray_interface0_bank_bus_dat_r[18] builder_csr_bankarray_interface0_bank_bus_dat_r[19] builder_csr_bankarray_interface0_bank_bus_dat_r[20] builder_csr_bankarray_interface0_bank_bus_dat_r[21] builder_csr_bankarray_interface0_bank_bus_dat_r[22] builder_csr_bankarray_interface0_bank_bus_dat_r[23] builder_csr_bankarray_interface0_bank_bus_dat_r[24] builder_csr_bankarray_interface0_bank_bus_dat_r[25] builder_csr_bankarray_interface0_bank_bus_dat_r[26] builder_csr_bankarray_interface0_bank_bus_dat_r[27] builder_csr_bankarray_interface0_bank_bus_dat_r[28] builder_csr_bankarray_interface0_bank_bus_dat_r[29] builder_csr_bankarray_interface0_bank_bus_dat_r[30] builder_csr_bankarray_interface0_bank_bus_dat_r[31] builder_csr_bankarray_interface1_bank_bus_dat_r[0] builder_csr_bankarray_interface1_bank_bus_dat_r[1] builder_csr_bankarray_interface1_bank_bus_dat_r[2] builder_csr_bankarray_interface1_bank_bus_dat_r[3] builder_csr_bankarray_interface1_bank_bus_dat_r[4] builder_csr_bankarray_interface1_bank_bus_dat_r[5] builder_csr_bankarray_interface1_bank_bus_dat_r[6] builder_csr_bankarray_interface1_bank_bus_dat_r[7] builder_csr_bankarray_interface1_bank_bus_dat_r[8] builder_csr_bankarray_interface1_bank_bus_dat_r[9] builder_csr_bankarray_interface1_bank_bus_dat_r[10] builder_csr_bankarray_interface1_bank_bus_dat_r[11] builder_csr_bankarray_interface1_bank_bus_dat_r[12] builder_csr_bankarray_interface1_bank_bus_dat_r[13] un1_main_basesoc_bus_errors_1_0[0] un1_main_basesoc_bus_errors_1_0[1] un1_main_basesoc_bus_errors_1_0[2] un1_main_basesoc_bus_errors_1_0[3] un1_main_basesoc_bus_errors_1_0[4] un1_main_basesoc_bus_errors_1_0[5] un1_main_basesoc_bus_errors_1_0[6] un1_main_basesoc_bus_errors_1_0[7] un1_main_basesoc_bus_errors_1_0[8] un1_main_basesoc_bus_errors_1_0[9] un1_main_basesoc_bus_errors_1_0[10] un1_main_basesoc_bus_errors_1_0[11] un1_main_basesoc_bus_errors_1_0[12] un1_main_basesoc_bus_errors_1_0[13] un1_main_basesoc_bus_errors_1_0[14] un1_main_basesoc_bus_errors_1_0[15] un1_main_basesoc_bus_errors_1_0[16] un1_main_basesoc_bus_errors_1_0[17] un1_main_basesoc_bus_errors_1_0[18] un1_main_basesoc_bus_errors_1_0[19] un1_main_basesoc_bus_errors_1_0[20] un1_main_basesoc_bus_errors_1_0[21] un1_main_basesoc_bus_errors_1_0[22] un1_main_basesoc_bus_errors_1_0[23] un1_main_basesoc_bus_errors_1_0[24] un1_main_basesoc_bus_errors_1_0[25] un1_main_basesoc_bus_errors_1_0[26] un1_main_basesoc_bus_errors_1_0[27] un1_main_basesoc_bus_errors_1_0[28] un1_main_basesoc_bus_errors_1_0[29] un1_main_basesoc_bus_errors_1_0[30] un1_main_basesoc_bus_errors_1_0[31] main_basesoc_tx_data[0] main_basesoc_tx_data[1] main_basesoc_tx_data[2] main_basesoc_tx_data[3] main_basesoc_tx_data[4] main_basesoc_tx_data[5] main_basesoc_tx_data[6] main_basesoc_tx_data[7] main_chaser[0] main_chaser[1] main_chaser[2] main_chaser[3] main_chaser[4] main_chaser[5] main_chaser[6] main_chaser[7] main_chaser[8] main_chaser[9] main_chaser[10] main_chaser[11] main_chaser[12] main_chaser[13] main_storage[0] main_storage[1] main_storage[2] main_storage[3] main_storage[4] main_storage[5] main_storage[6] main_storage[7] main_storage[8] main_storage[9] main_storage[10] main_storage[11] main_storage[12] main_storage[13] main_basesoc_uart_pending_r[0] main_basesoc_uart_pending_r[1] storage_dat1[0] storage_dat1[1] storage_dat1[2] storage_dat1[3] storage_dat1[4] storage_dat1[5] storage_dat1[6] storage_dat1[7] un1_main_basesoc_uart_rx_fifo_level0_0[1] un1_main_basesoc_uart_rx_fifo_level0_0[2] un1_main_basesoc_uart_rx_fifo_level0_0[3] un1_main_basesoc_uart_rx_fifo_level0_0[4] builder_csr_bankarray_interface2_bank_bus_dat_r[0] builder_csr_bankarray_interface2_bank_bus_dat_r[1] builder_csr_bankarray_interface2_bank_bus_dat_r[2] builder_csr_bankarray_interface2_bank_bus_dat_r[3] builder_csr_bankarray_interface2_bank_bus_dat_r[4] builder_csr_bankarray_interface2_bank_bus_dat_r[5] builder_csr_bankarray_interface2_bank_bus_dat_r[6] builder_csr_bankarray_interface2_bank_bus_dat_r[7] builder_csr_bankarray_interface2_bank_bus_dat_r[8] builder_csr_bankarray_interface2_bank_bus_dat_r[9] builder_csr_bankarray_interface2_bank_bus_dat_r[10] builder_csr_bankarray_interface2_bank_bus_dat_r[11] builder_csr_bankarray_interface2_bank_bus_dat_r[12] builder_csr_bankarray_interface2_bank_bus_dat_r[13] builder_csr_bankarray_interface2_bank_bus_dat_r[14] builder_csr_bankarray_interface2_bank_bus_dat_r[15] builder_csr_bankarray_interface2_bank_bus_dat_r[16] builder_csr_bankarray_interface2_bank_bus_dat_r[17] builder_csr_bankarray_interface2_bank_bus_dat_r[18] builder_csr_bankarray_interface2_bank_bus_dat_r[19] builder_csr_bankarray_interface2_bank_bus_dat_r[20] builder_csr_bankarray_interface2_bank_bus_dat_r[21] builder_csr_bankarray_interface2_bank_bus_dat_r[22] builder_csr_bankarray_interface2_bank_bus_dat_r[23] builder_csr_bankarray_interface2_bank_bus_dat_r[24] builder_csr_bankarray_interface2_bank_bus_dat_r[25] builder_csr_bankarray_interface2_bank_bus_dat_r[26] builder_csr_bankarray_interface2_bank_bus_dat_r[27] builder_csr_bankarray_interface2_bank_bus_dat_r[28] builder_csr_bankarray_interface2_bank_bus_dat_r[29] builder_csr_bankarray_interface2_bank_bus_dat_r[30] builder_csr_bankarray_interface2_bank_bus_dat_r[31] builder_csr_bankarray_interface3_bank_bus_dat_r[0] builder_csr_bankarray_interface3_bank_bus_dat_r[1] builder_csr_bankarray_interface3_bank_bus_dat_r[2] builder_csr_bankarray_interface3_bank_bus_dat_r[3] builder_csr_bankarray_interface3_bank_bus_dat_r[4] builder_csr_bankarray_interface3_bank_bus_dat_r[5] builder_csr_bankarray_interface3_bank_bus_dat_r[6] builder_csr_bankarray_interface3_bank_bus_dat_r[7] un1_main_basesoc_uart_tx_fifo_level0_0[1] un1_main_basesoc_uart_tx_fifo_level0_0[2] un1_main_basesoc_uart_tx_fifo_level0_0[3] un1_main_basesoc_uart_tx_fifo_level0_0[4] dsp_join_kb_25[1] dsp_join_kb_25[2] dsp_join_kb_25[3] dsp_join_kb_25[4] dsp_join_kb_25[5] dsp_join_kb_25[6] dsp_join_kb_25[7] dsp_join_kb_25[8] dsp_join_kb_25[9] dsp_join_kb_25[10] dsp_join_kb_25[11] dsp_join_kb_25[12] dsp_join_kb_25[13] dsp_join_kb_25[14] dsp_join_kb_25[15] dsp_join_kb_25[16] dsp_join_kb_25[17] dsp_join_kb_25[18] dsp_join_kb_25[19] main_basesoc_timer_value_7_1[1] main_basesoc_timer_value_7_1[2] main_basesoc_timer_value_7_1[3] main_basesoc_timer_value_7_1[4] main_basesoc_timer_value_7_1[5] main_basesoc_timer_value_7_1[6] main_basesoc_timer_value_7_1[7] main_basesoc_timer_value_7_1[8] main_basesoc_timer_value_7_1[9] main_basesoc_timer_value_7_1[10] main_basesoc_timer_value_7_1[11] main_basesoc_timer_value_7_1[12] main_basesoc_timer_value_7_1[13] main_basesoc_timer_value_7_1[14] main_basesoc_timer_value_7_1[15] main_basesoc_timer_value_7_1[16] main_basesoc_timer_value_7_1[17] main_basesoc_timer_value_7_1[18] main_basesoc_timer_value_7_1[19] main_basesoc_timer_value_7_1[20] main_basesoc_timer_value_7_1[21] main_basesoc_timer_value_7_1[22] main_basesoc_timer_value_7_1[23] main_basesoc_timer_value_7_1[24] main_basesoc_timer_value_7_1[25] main_basesoc_timer_value_7_1[26] main_basesoc_timer_value_7_1[27] main_basesoc_timer_value_7_1[28] main_basesoc_timer_value_7_1[29] main_basesoc_timer_value_7_1[30] main_basesoc_timer_value_7_1[31] main_basesoc_scratch_storage[0] main_basesoc_scratch_storage[1] main_basesoc_scratch_storage[2] main_basesoc_scratch_storage[3] main_basesoc_scratch_storage[4] main_basesoc_scratch_storage[5] main_basesoc_scratch_storage[6] main_basesoc_scratch_storage[7] main_basesoc_scratch_storage[8] main_basesoc_scratch_storage[9] main_basesoc_scratch_storage[10] main_basesoc_scratch_storage[11] main_basesoc_scratch_storage[12] main_basesoc_scratch_storage[13] main_basesoc_scratch_storage[14] main_basesoc_scratch_storage[15] main_basesoc_scratch_storage[16] main_basesoc_scratch_storage[17] main_basesoc_scratch_storage[18] main_basesoc_scratch_storage[19] main_basesoc_scratch_storage[20] main_basesoc_scratch_storage[21] main_basesoc_scratch_storage[22] main_basesoc_scratch_storage[23] main_basesoc_scratch_storage[24] main_basesoc_scratch_storage[25] main_basesoc_scratch_storage[26] main_basesoc_scratch_storage[27] main_basesoc_scratch_storage[28] main_basesoc_scratch_storage[29] main_basesoc_scratch_storage[30] main_basesoc_scratch_storage[31] builder_count_1_2_13 builder_count_1_2_12 builder_count_1_2_11 builder_count_1_2_10 builder_count_1_2_8 builder_count_1_2_3 builder_count_1_2_0 main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0 sys_clk_0 main_basesoc_reset_storage[0] main_basesoc_reset_storage[1] builder_basesoc_rs232phyrx_state main_basesoc_rx_rx_d builder_regs1 main_basesoc_uart_tx_fifo_readable builder_csr_bankarray_sel_r main_basesoc_uart_tx_pending main_basesoc_uart_tx_trigger_d main_basesoc_timer_zero_trigger_d main_basesoc_uart_rx_fifo_readable main_basesoc_uart_rx_pending main_basesoc_uart_rx_trigger_d builder_grant_rep1 dsp_split_kb_1 m71 main_bus_ack builder_count_1_cry_15_0_S0 builder_count_1_cry_11_0_S1 main_basesoc_ram_bus_ack main_basesoc_timer_value_7_0_0 builder_basesoc_rs232phytx_state CO0 CO0_0 un1_main_basesoc_uart_rx_fifo_level0 main_basesoc_rx_tick main_basesoc_tx_tick builder_count_1 main_mode builder_grant_fast main_basesoc_uart_pending_re main_basesoc_timer_pending_r main_basesoc_timer_pending_re un5_main_basesoc_tx_phase_cry_31 un5_main_basesoc_rx_phase_cry_31 main_basesoc_timer_update_value_storage main_basesoc_timer_enable_storage builder_grant_rep2 main_basesoc_timer_zero_pending main_basesoc_timer_en_storage sys_rst main_basesoc_reset_re builder_grant builder_basesoc_state un1_main_basesoc_uart_tx_fifo_level0_1z
.outputs un1_main_basesoc_uart_tx_fifo_level0_0_d0 dsp_join_kb_0[0] dsp_join_kb_0[1] dsp_join_kb_0[2] dsp_join_kb_0[3] dsp_join_kb_0[4] dsp_join_kb_0[5] dsp_join_kb_0[6] dsp_join_kb_0[7] dsp_join_kb_0[8] dsp_join_kb_0[9] dsp_join_kb_0[10] dsp_join_kb_0[11] dsp_join_kb_0[12] dsp_join_kb_0[13] dsp_join_kb_0[14] dsp_join_kb_0[15] dsp_join_kb_0[16] dsp_join_kb_0[17] dsp_join_kb_0[18] dsp_join_kb_0[19] dsp_join_kb_0[20] dsp_join_kb_0[21] dsp_join_kb_0[22] dsp_join_kb_0[23] dsp_join_kb_0[24] dsp_join_kb_0[25] dsp_join_kb_0[26] dsp_join_kb_0[27] dsp_join_kb_0[28] dsp_join_kb_0[29] dsp_join_kb_0[30] builder_csr_bankarray_interface3_bank_bus_dat_r_11[0] builder_csr_bankarray_interface3_bank_bus_dat_r_11[1] builder_csr_bankarray_interface2_bank_bus_dat_r_11[0] builder_csr_bankarray_interface2_bank_bus_dat_r_11[1] builder_csr_bankarray_interface2_bank_bus_dat_r_11[2] builder_csr_bankarray_interface2_bank_bus_dat_r_11[3] builder_csr_bankarray_interface2_bank_bus_dat_r_11[4] builder_csr_bankarray_interface2_bank_bus_dat_r_11[5] builder_csr_bankarray_interface2_bank_bus_dat_r_11[6] builder_csr_bankarray_interface2_bank_bus_dat_r_11[7] builder_csr_bankarray_interface2_bank_bus_dat_r_11[8] builder_csr_bankarray_interface2_bank_bus_dat_r_11[9] builder_csr_bankarray_interface2_bank_bus_dat_r_11[10] builder_csr_bankarray_interface2_bank_bus_dat_r_11[11] builder_csr_bankarray_interface2_bank_bus_dat_r_11[12] builder_csr_bankarray_interface2_bank_bus_dat_r_11[13] builder_csr_bankarray_interface2_bank_bus_dat_r_11[14] builder_csr_bankarray_interface2_bank_bus_dat_r_11[15] builder_csr_bankarray_interface2_bank_bus_dat_r_11[16] builder_csr_bankarray_interface2_bank_bus_dat_r_11[17] builder_csr_bankarray_interface2_bank_bus_dat_r_11[18] builder_csr_bankarray_interface2_bank_bus_dat_r_11[19] builder_csr_bankarray_interface2_bank_bus_dat_r_11[20] builder_csr_bankarray_interface2_bank_bus_dat_r_11[21] builder_csr_bankarray_interface2_bank_bus_dat_r_11[22] builder_csr_bankarray_interface2_bank_bus_dat_r_11[23] builder_csr_bankarray_interface2_bank_bus_dat_r_11[24] builder_csr_bankarray_interface2_bank_bus_dat_r_11[25] builder_csr_bankarray_interface2_bank_bus_dat_r_11[26] builder_csr_bankarray_interface2_bank_bus_dat_r_11[27] builder_csr_bankarray_interface2_bank_bus_dat_r_11[28] builder_csr_bankarray_interface2_bank_bus_dat_r_11[29] builder_csr_bankarray_interface2_bank_bus_dat_r_11[30] builder_csr_bankarray_interface2_bank_bus_dat_r_11[31] N_443_0 builder_slave_sel_r_r_0_a2_0 main_basesoc_timer_value_7[1] main_basesoc_timer_value_7[2] main_basesoc_timer_value_7[3] main_basesoc_timer_value_7[4] main_basesoc_timer_value_7[5] main_basesoc_timer_value_7[6] main_basesoc_timer_value_7[7] main_basesoc_timer_value_7[8] main_basesoc_timer_value_7[9] main_basesoc_timer_value_7[10] main_basesoc_timer_value_7[11] main_basesoc_timer_value_7[12] main_basesoc_timer_value_7[13] main_basesoc_timer_value_7[14] main_basesoc_timer_value_7[15] main_basesoc_timer_value_7[16] main_basesoc_timer_value_7[17] main_basesoc_timer_value_7[18] main_basesoc_timer_value_7[19] main_basesoc_timer_value_7[20] main_basesoc_timer_value_7[21] main_basesoc_timer_value_7[22] main_basesoc_timer_value_7[23] main_basesoc_timer_value_7[24] main_basesoc_timer_value_7[25] main_basesoc_timer_value_7[26] main_basesoc_timer_value_7[27] main_basesoc_timer_value_7[28] main_basesoc_timer_value_7[29] main_basesoc_timer_value_7[30] main_basesoc_timer_value_7[31] builder_count_r_3 builder_count_r_0 builder_slave_sel_2_0 builder_basesoc_adr[0] builder_basesoc_adr[1] builder_basesoc_adr[2] builder_basesoc_adr[3] builder_basesoc_adr[4] builder_basesoc_adr[5] N_792_0 un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 main_basesoc_rx_source_payload_data[0] main_basesoc_rx_source_payload_data[1] main_basesoc_rx_source_payload_data[2] main_basesoc_rx_source_payload_data[3] main_basesoc_rx_source_payload_data[4] main_basesoc_rx_source_payload_data[5] main_basesoc_rx_source_payload_data[6] main_basesoc_rx_source_payload_data[7] builder_array_muxed0[0] builder_array_muxed0[1] builder_array_muxed0[2] builder_array_muxed0[3] builder_array_muxed0[4] builder_array_muxed0[5] builder_array_muxed0[6] builder_array_muxed0[7] builder_array_muxed0[8] builder_array_muxed0[9] builder_array_muxed0[10] builder_array_muxed0[11] builder_array_muxed0[12] builder_array_muxed0[13] main_basesoc_rx_count_rs232phyrx_next_value0[1] main_basesoc_rx_count_rs232phyrx_next_value0[2] main_basesoc_rx_count_rs232phyrx_next_value0[3] main_basesoc_tx_count_rs232phytx_next_value0[1] main_basesoc_tx_count_rs232phytx_next_value0[2] main_basesoc_tx_count_rs232phytx_next_value0[3] builder_array_muxed1[0] builder_array_muxed1[1] builder_array_muxed1[2] builder_array_muxed1[3] builder_array_muxed1[4] builder_array_muxed1[5] builder_array_muxed1[6] builder_array_muxed1[7] builder_array_muxed1[8] builder_array_muxed1[9] builder_array_muxed1[10] builder_array_muxed1[11] builder_array_muxed1[12] builder_array_muxed1[13] builder_array_muxed1[14] builder_array_muxed1[15] builder_array_muxed1[16] builder_array_muxed1[17] builder_array_muxed1[18] builder_array_muxed1[19] builder_array_muxed1[20] builder_array_muxed1[21] builder_array_muxed1[22] builder_array_muxed1[23] builder_array_muxed1[24] builder_array_muxed1[25] builder_array_muxed1[26] builder_array_muxed1[27] builder_array_muxed1[28] builder_array_muxed1[29] builder_array_muxed1[30] builder_array_muxed1[31] main_basesoc_tx_data_rs232phytx_next_value2[0] main_basesoc_tx_data_rs232phytx_next_value2[1] main_basesoc_tx_data_rs232phytx_next_value2[2] main_basesoc_tx_data_rs232phytx_next_value2[3] main_basesoc_tx_data_rs232phytx_next_value2[4] main_basesoc_tx_data_rs232phytx_next_value2[5] main_basesoc_tx_data_rs232phytx_next_value2[6] main_basesoc_tx_data_rs232phytx_next_value2[7] builder_csr_bankarray_interface0_bank_bus_dat_r_6[0] builder_csr_bankarray_interface0_bank_bus_dat_r_6[1] builder_csr_bankarray_interface0_bank_bus_dat_r_6[2] builder_csr_bankarray_interface0_bank_bus_dat_r_6[3] builder_csr_bankarray_interface0_bank_bus_dat_r_6[4] builder_csr_bankarray_interface0_bank_bus_dat_r_6[5] builder_csr_bankarray_interface0_bank_bus_dat_r_6[6] builder_csr_bankarray_interface0_bank_bus_dat_r_6[7] builder_csr_bankarray_interface0_bank_bus_dat_r_6[8] builder_csr_bankarray_interface0_bank_bus_dat_r_6[9] builder_csr_bankarray_interface0_bank_bus_dat_r_6[10] builder_csr_bankarray_interface0_bank_bus_dat_r_6[11] builder_csr_bankarray_interface0_bank_bus_dat_r_6[12] builder_csr_bankarray_interface0_bank_bus_dat_r_6[13] builder_csr_bankarray_interface0_bank_bus_dat_r_6[14] builder_csr_bankarray_interface0_bank_bus_dat_r_6[15] builder_csr_bankarray_interface0_bank_bus_dat_r_6[16] builder_csr_bankarray_interface0_bank_bus_dat_r_6[17] builder_csr_bankarray_interface0_bank_bus_dat_r_6[18] builder_csr_bankarray_interface0_bank_bus_dat_r_6[19] builder_csr_bankarray_interface0_bank_bus_dat_r_6[20] builder_csr_bankarray_interface0_bank_bus_dat_r_6[21] builder_csr_bankarray_interface0_bank_bus_dat_r_6[22] builder_csr_bankarray_interface0_bank_bus_dat_r_6[23] builder_csr_bankarray_interface0_bank_bus_dat_r_6[24] builder_csr_bankarray_interface0_bank_bus_dat_r_6[25] builder_csr_bankarray_interface0_bank_bus_dat_r_6[26] builder_csr_bankarray_interface0_bank_bus_dat_r_6[27] builder_csr_bankarray_interface0_bank_bus_dat_r_6[28] builder_csr_bankarray_interface0_bank_bus_dat_r_6[29] builder_csr_bankarray_interface0_bank_bus_dat_r_6[30] builder_csr_bankarray_interface0_bank_bus_dat_r_6[31] builder_array_muxed2_i[0] builder_array_muxed2_i[1] builder_array_muxed2_i[2] builder_array_muxed2_i[3] N_110 N_148 N_100 N_136 N_92 N_20 main_cs06 N_1209_i builder_csr_bankarray_csrbank1_out0_re main_storage_0_sqmuxa builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i builder_csr_bankarray_csrbank3_ev_enable0_re builder_csr_bankarray_csrbank2_reload0_re builder_wait N_152_i builder_csr_bankarray_sel_r_r_0_a2 main_bus_ack_r_0_a2 builder_basesoc_next_state_1_sqmuxa_1 main_basesoc_ram_bus_ack_r main_wren1 main_wren0 main_basesoc_bus_errors_0_sqmuxa N_1210_i main_basesoc_uart_rx_fifo_wrport_we main_basesoc_uart_rx_fifo_syncfifo_re un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i serial_tx_4 main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i main_basesoc_tx_data_rs232phytx_next_value_ce2_1 user_led0_c user_led1_c user_led2_c user_led3_c user_led4_c user_led5_c user_led6_c user_led7_c user_led8_c user_led9_c user_led10_c user_led11_c user_led12_c user_led13_c main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa main_basesoc_rx_count_rs232phyrx_next_value_ce0 main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa main_basesoc_tx_tick_0 main_basesoc_rx_tick_0 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 main_basesoc_uart_tx_fifo_syncfifo_re builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso N_1210_i_fast N_1210_i_rep1 N_1210_i_rep2 N_124_i N_123_i N_1218_i N_121_i N_120_i N_1219_i N_137_i un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 main_m1_e_0_1 builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z builder_slave_sel_r_r_0_a2_0_out N_167 N_175 builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z main_basesoc_timer_zero_trigger builder_csr_bankarray_csrbank2_ev_enable0_re_1z builder_csr_bankarray_csrbank0_scratch0_re_1z builder_csr_bankarray_csrbank3_ev_pending_re_1z builder_csr_bankarray_csrbank3_sel builder_csr_bankarray_csrbank2_en0_re_1z builder_csr_bankarray_csrbank2_ev_pending_re_1z builder_csr_bankarray_csrbank2_update_value0_re_1z main_basesoc_reset_storage_0_sqmuxa_1z builder_csr_bankarray_csrbank0_reset0_re_1z main_basesoc_uart_pending_r_0_sqmuxa_1z main_basesoc_timer_update_value_storage_0_sqmuxa_1z main_basesoc_timer_pending_r_0_sqmuxa_1z N_103 dsp_split_kb_0 main_basesoc_uart_tx_fifo_wrport_we builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z
.names $false
.names $true
1
.names $undef
.subckt LUT4 A=CsrPlugin_mcause_exceptionCode[0] B=CsrPlugin_mtval[0] C=execute_CsrPlugin_csr_834 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_0[0]
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45020.8-45026.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[14] B=_zz_CsrPlugin_csrMapping_readDataInit[14] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0[14]
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44921.8-44927.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[18] B=_zz_CsrPlugin_csrMapping_readDataInit[18] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0[18]
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44930.8-44936.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mtval[28] B=_zz_CsrPlugin_csrMapping_readDataInit[28] C=execute_CsrPlugin_csr_835 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_0[28]
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44912.8-44918.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mcause_interrupt B=CsrPlugin_mtval[31] C=execute_CsrPlugin_csr_834 D=execute_CsrPlugin_csr_835 Z=CsrPlugin_csrMapping_readDataInit_0[31]
.cname CsrPlugin_csrMapping_readDataInit_0_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44939.8-44945.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_mepc[0] B=_zz_CsrPlugin_csrMapping_readDataInit[0] C=execute_CsrPlugin_csr_833 D=execute_CsrPlugin_csr_3008 Z=CsrPlugin_csrMapping_readDataInit_1
.cname CsrPlugin_csrMapping_readDataInit_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45029.8-45035.2"
.param INIT "0xECA0"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[18] B=_zz_execute_SRC1[18] C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_CsrPlugin_csrMapping_writeDataSignal[18]
.cname CsrPlugin_csrMapping_readDataInit_RNI0JEM[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44277.8-44283.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[28] B=_zz_execute_SRC1[28] C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_CsrPlugin_csrMapping_writeDataSignal[28]
.cname CsrPlugin_csrMapping_readDataInit_RNI2NGM[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44285.8-44291.2"
.param INIT "0x2ECC"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[0] B=_zz_execute_SRC1[0] C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_CsrPlugin_csrMapping_writeDataSignal[0]
.cname CsrPlugin_csrMapping_readDataInit_RNIEOOP[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44216.8-44222.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[14] A1=_zz_execute_SRC1[14] B0=_zz_execute_SRC1[14] B1=_zz_execute_SRC2_5[14] C0=_zz_execute_SRC2_5[14] C1=decode_to_execute_ALU_BITWISE_CTRL D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_764
.cname CsrPlugin_csrMapping_readDataInit_RNIII7B4[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31514.11-31525.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[0] A1=_zz_execute_SRC1[0] B0=_zz_execute_SRC1[0] B1=_zz_execute_SRC2_5[0] C0=_zz_execute_SRC2_5[0] C1=decode_to_execute_ALU_BITWISE_CTRL D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_750
.cname CsrPlugin_csrMapping_readDataInit_RNILL3M4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31499.11-31510.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[31] B=_zz_execute_SRC1[31] C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_CsrPlugin_csrMapping_writeDataSignal[31]
.cname CsrPlugin_csrMapping_readDataInit_RNIMCIM[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44293.8-44299.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[28] A1=_zz_execute_SRC1[28] B0=_zz_execute_SRC1[28] B1=_zz_execute_SRC2_5[28] C0=_zz_execute_SRC2_5[28] C1=decode_to_execute_ALU_BITWISE_CTRL D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_778
.cname CsrPlugin_csrMapping_readDataInit_RNINM8M3[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31544.11-31555.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit[14] B=_zz_execute_SRC1[14] C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_CsrPlugin_csrMapping_writeDataSignal[14]
.cname CsrPlugin_csrMapping_readDataInit_RNIOAEM[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44269.8-44275.2"
.param INIT "0x2ECC"
.subckt WIDEFN9 A0=CsrPlugin_csrMapping_readDataInit[31] A1=_zz_execute_SRC1[31] B0=_zz_execute_SRC1[31] B1=_zz_execute_SRC2_5[31] C0=_zz_execute_SRC2_5[31] C1=decode_to_execute_ALU_BITWISE_CTRL D0=when_CsrPlugin_l1180 D1=GND_0 SEL=_zz_decode_RS2_sn_N_4 Z=N_781
.cname CsrPlugin_csrMapping_readDataInit_RNIRVMS3[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31529.11-31540.2"
.param INIT0 "0xaac0"
.param INIT1 "0xe6e6"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0[0] B=CsrPlugin_csrMapping_readDataInit_1 C=_zz_CsrPlugin_csrMapping_readDataInit_1 D=execute_CsrPlugin_csr_4032 Z=CsrPlugin_csrMapping_readDataInit[0]
.cname CsrPlugin_csrMapping_readDataInit_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44634.8-44640.2"
.param INIT "0xFEEE"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0[14] B=CsrPlugin_mepc[14] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[14]
.cname CsrPlugin_csrMapping_readDataInit_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44807.8-44813.2"
.param INIT "0xEAEA"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0[18] B=CsrPlugin_mepc[18] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[18]
.cname CsrPlugin_csrMapping_readDataInit_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44834.8-44840.2"
.param INIT "0xEAEA"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0[28] B=CsrPlugin_mepc[28] C=execute_CsrPlugin_csr_833 D=GND_0 Z=CsrPlugin_csrMapping_readDataInit[28]
.cname CsrPlugin_csrMapping_readDataInit_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44825.8-44831.2"
.param INIT "0xEAEA"
.subckt LUT4 A=CsrPlugin_csrMapping_readDataInit_0[31] B=CsrPlugin_mepc[31] C=_zz_CsrPlugin_csrMapping_readDataInit_9 D=execute_CsrPlugin_csr_833 Z=CsrPlugin_csrMapping_readDataInit[31]
.cname CsrPlugin_csrMapping_readDataInit_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44816.8-44822.2"
.param INIT "0xFEFA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2537_i Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42923.11-42929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2846 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43003.11-43009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2878 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43011.11-43017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2910 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43019.11-43025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2942 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43027.11-43033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2974 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43035.11-43041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3006 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43043.11-43049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43051.11-43057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43059.11-43065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3102 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43067.11-43073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIOD732 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43075.11-43081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_RNIUK6B1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42931.11-42937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43083.11-43089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43091.11-43097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43099.11-43105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43107.11-43113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNI359V1 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43115.11-43121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIKN822 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43123.11-43129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIPS822 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43131.11-43137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid_5_RNIU1922 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43139.11-43145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3422 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43147.11-43153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43155.11-43161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2590 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42939.11-42945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43163.11-43169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43171.11-43177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2622 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42947.11-42953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2654 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42955.11-42961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2686 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42963.11-42969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2718 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42971.11-42977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2750 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42979.11-42985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2782 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42987.11-42993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_2814 Q=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42995.11-43001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[0] Q=CsrPlugin_exceptionPortCtrl_exceptionContext_code[0] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42891.11-42897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i Q=CsrPlugin_exceptionPortCtrl_exceptionContext_code[1] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42899.11-42905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=DBusCachedPlugin_exceptionBus_valid Q=CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42907.11-42913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[3] Q=CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] SP=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i
.cname CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42915.11-42921.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4 Q=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode SP=VCC
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42883.11-42889.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5 Q=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute SP=VCC
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42875.11-42881.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 Q=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory SP=VCC
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42867.11-42873.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2 Q=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack SP=VCC
.cname CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42859.11-42865.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack Q=CsrPlugin_hadException SP=VCC
.cname CsrPlugin_hadException_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42851.11-42857.2"
.subckt LUT4 A=CsrPlugin_interrupt_code[3] B=un1_CsrPlugin_interrupt_valid21 C=GND_0 D=GND_0 Z=fb
.cname CsrPlugin_interrupt_code_3_.fb
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33074.8-33080.2"
.param INIT "0x8888"
.subckt FD1P3IX CD=CsrPlugin_interrupt_code_0_sqmuxa CK=sys_clk_0 D=_zz_when_CsrPlugin_l952_1_i Q=CsrPlugin_interrupt_code[2] SP=un1_CsrPlugin_interrupt_valid21_i
.cname CsrPlugin_interrupt_code_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42835.11-42841.2"
.subckt FD1P3JX CK=sys_clk_0 D=CsrPlugin_interrupt_code_0_sqmuxa PD=fb Q=CsrPlugin_interrupt_code[3] SP=VCC
.cname CsrPlugin_interrupt_code_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42843.11-42849.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_interrupt_valid_7 Q=CsrPlugin_interrupt_valid SP=VCC
.cname CsrPlugin_interrupt_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42827.11-42833.2"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code[0] B=CsrPlugin_hadException C=GND_0 D=GND_0 Z=CsrPlugin_mcause_exceptionCode_4[0]
.cname CsrPlugin_mcause_exceptionCode_4_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45495.8-45501.2"
.param INIT "0xBBBB"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code[1] B=CsrPlugin_hadException C=GND_0 D=GND_0 Z=CsrPlugin_mcause_exceptionCode_4[1]
.cname CsrPlugin_mcause_exceptionCode_4_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45486.8-45492.2"
.param INIT "0xBBBB"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] B=CsrPlugin_hadException C=CsrPlugin_interrupt_code[2] D=GND_0 Z=CsrPlugin_mcause_exceptionCode_4[2]
.cname CsrPlugin_mcause_exceptionCode_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45109.8-45115.2"
.param INIT "0xB8B8"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] B=CsrPlugin_hadException C=CsrPlugin_interrupt_code[3] D=GND_0 Z=CsrPlugin_mcause_exceptionCode_4[3]
.cname CsrPlugin_mcause_exceptionCode_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45117.8-45123.2"
.param INIT "0xB8B8"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mcause_exceptionCode_4[0] Q=CsrPlugin_mcause_exceptionCode[0] SP=when_CsrPlugin_l1019
.cname CsrPlugin_mcause_exceptionCode_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42795.11-42801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mcause_exceptionCode_4[1] Q=CsrPlugin_mcause_exceptionCode[1] SP=when_CsrPlugin_l1019
.cname CsrPlugin_mcause_exceptionCode_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42803.11-42809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mcause_exceptionCode_4[2] Q=CsrPlugin_mcause_exceptionCode[2] SP=when_CsrPlugin_l1019
.cname CsrPlugin_mcause_exceptionCode_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42811.11-42817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mcause_exceptionCode_4[3] Q=CsrPlugin_mcause_exceptionCode[3] SP=when_CsrPlugin_l1019
.cname CsrPlugin_mcause_exceptionCode_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42819.11-42825.2"
.subckt INV A=CsrPlugin_hadException Z=CsrPlugin_hadException_i
.cname CsrPlugin_mcause_interrupt_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31205.7-31208.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_hadException_i Q=CsrPlugin_mcause_interrupt SP=when_CsrPlugin_l1019
.cname CsrPlugin_mcause_interrupt_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42787.11-42793.2"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_writeDataSignal[0] B=execute_CsrPlugin_csr_833 C=execute_CsrPlugin_writeEnable D=GND_0 Z=CsrPlugin_mepc_7[0]
.cname CsrPlugin_mepc_7_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43941.8-43947.2"
.param INIT "0x8080"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[0] Q=CsrPlugin_mepc[0] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42531.11-42537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[10] Q=CsrPlugin_mepc[10] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42611.11-42617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[11] Q=CsrPlugin_mepc[11] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42619.11-42625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[12] Q=CsrPlugin_mepc[12] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42627.11-42633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[13] Q=CsrPlugin_mepc[13] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42635.11-42641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[14] Q=CsrPlugin_mepc[14] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42643.11-42649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[15] Q=CsrPlugin_mepc[15] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42651.11-42657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[16] Q=CsrPlugin_mepc[16] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42659.11-42665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[17] Q=CsrPlugin_mepc[17] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42667.11-42673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[18] Q=CsrPlugin_mepc[18] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42675.11-42681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[19] Q=CsrPlugin_mepc[19] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42683.11-42689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[1] Q=CsrPlugin_mepc[1] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42539.11-42545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[20] Q=CsrPlugin_mepc[20] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42691.11-42697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[21] Q=CsrPlugin_mepc[21] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42699.11-42705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[22] Q=CsrPlugin_mepc[22] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42707.11-42713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[23] Q=CsrPlugin_mepc[23] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42715.11-42721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[24] Q=CsrPlugin_mepc[24] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42723.11-42729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[25] Q=CsrPlugin_mepc[25] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42731.11-42737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[26] Q=CsrPlugin_mepc[26] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42739.11-42745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[27] Q=CsrPlugin_mepc[27] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42747.11-42753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[28] Q=CsrPlugin_mepc[28] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42755.11-42761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[29] Q=CsrPlugin_mepc[29] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42763.11-42769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[2] Q=CsrPlugin_mepc[2] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42547.11-42553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[30] Q=CsrPlugin_mepc[30] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42771.11-42777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[31] Q=CsrPlugin_mepc[31] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42779.11-42785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[3] Q=CsrPlugin_mepc[3] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42555.11-42561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[4] Q=CsrPlugin_mepc[4] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42563.11-42569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[5] Q=CsrPlugin_mepc[5] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42571.11-42577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[6] Q=CsrPlugin_mepc[6] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42579.11-42585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[7] Q=CsrPlugin_mepc[7] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42587.11-42593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[8] Q=CsrPlugin_mepc[8] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42595.11-42601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_mepc_7[9] Q=CsrPlugin_mepc[9] SP=CsrPlugin_mepc_1_sqmuxa_i
.cname CsrPlugin_mepc_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42603.11-42609.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[11] Q=CsrPlugin_mie_MEIE SP=CsrPlugin_mie_MSIE_0_sqmuxa
.cname CsrPlugin_mie_MEIE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42523.11-42529.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[3] Q=CsrPlugin_mie_MSIE SP=CsrPlugin_mie_MSIE_0_sqmuxa
.cname CsrPlugin_mie_MSIE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42515.11-42521.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[7] Q=CsrPlugin_mie_MTIE SP=CsrPlugin_mie_MSIE_0_sqmuxa
.cname CsrPlugin_mie_MTIE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42507.11-42513.2"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit_1 B=externalInterruptArray_regNext[1] C=_zz_CsrPlugin_csrMapping_readDataInit[1] D=GND_0 Z=un3_externalInterrupt_i
.cname CsrPlugin_mip_MEIP_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31427.8-31433.2"
.param INIT "0xEAEA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un3_externalInterrupt_i Q=CsrPlugin_mip_MEIP SP=VCC
.cname CsrPlugin_mip_MEIP_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42499.11-42505.2"
.subckt FD1P3IX CD=CsrPlugin_mip_MSIPc_i CK=sys_clk_0 D=execute_arbitration_isValid Q=CsrPlugin_mip_MSIP SP=VCC
.cname CsrPlugin_mip_MSIP_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42491.11-42497.2"
.subckt LUT4 A=CsrPlugin_mip_MSIPc_0 B=_zz_CsrPlugin_csrMapping_writeDataSignal[3] C=execute_CsrPlugin_csr_836 D=execute_arbitration_isStuck Z=CsrPlugin_mip_MSIPc_i
.cname CsrPlugin_mip_MSIPc
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44004.8-44010.2"
.param INIT "0xFF7F"
.subckt LUT4 A=decode_to_execute_CSR_WRITE_OPCODE B=decode_to_execute_IS_CSR C=GND_0 D=GND_0 Z=CsrPlugin_mip_MSIPc_0
.cname CsrPlugin_mip_MSIPc_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45567.8-45573.2"
.param INIT "0x8888"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_mstatus_MIE_10 Q=CsrPlugin_mstatus_MIE SP=CsrPlugin_mstatus_MIE_2_sqmuxa_i
.cname CsrPlugin_mstatus_MIE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42483.11-42489.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_mstatus_MPIE_10 Q=CsrPlugin_mstatus_MPIE SP=CsrPlugin_mstatus_MIE_2_sqmuxa_i
.cname CsrPlugin_mstatus_MPIE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42475.11-42481.2"
.subckt FD1P3JX CK=sys_clk_0 D=CsrPlugin_mstatus_MPP_10_iv_i[0] PD=un1_sys_rst Q=CsrPlugin_mstatus_MPP[0] SP=CsrPlugin_mstatus_MIE_2_sqmuxa_i
.cname CsrPlugin_mstatus_MPP_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42459.11-42465.2"
.subckt FD1P3JX CK=sys_clk_0 D=CsrPlugin_mstatus_MPP_10_iv_i[1] PD=un1_sys_rst Q=CsrPlugin_mstatus_MPP[1] SP=CsrPlugin_mstatus_MIE_2_sqmuxa_i
.cname CsrPlugin_mstatus_MPP_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42467.11-42473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0] Q=CsrPlugin_mtval[0] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42203.11-42209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10] Q=CsrPlugin_mtval[10] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42283.11-42289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11] Q=CsrPlugin_mtval[11] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42291.11-42297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12] Q=CsrPlugin_mtval[12] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42299.11-42305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13] Q=CsrPlugin_mtval[13] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42307.11-42313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14] Q=CsrPlugin_mtval[14] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42315.11-42321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15] Q=CsrPlugin_mtval[15] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42323.11-42329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16] Q=CsrPlugin_mtval[16] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42331.11-42337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17] Q=CsrPlugin_mtval[17] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42339.11-42345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18] Q=CsrPlugin_mtval[18] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42347.11-42353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19] Q=CsrPlugin_mtval[19] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42355.11-42361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1] Q=CsrPlugin_mtval[1] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42211.11-42217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20] Q=CsrPlugin_mtval[20] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42363.11-42369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21] Q=CsrPlugin_mtval[21] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42371.11-42377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22] Q=CsrPlugin_mtval[22] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42379.11-42385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23] Q=CsrPlugin_mtval[23] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42387.11-42393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24] Q=CsrPlugin_mtval[24] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42395.11-42401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25] Q=CsrPlugin_mtval[25] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42403.11-42409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26] Q=CsrPlugin_mtval[26] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42411.11-42417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27] Q=CsrPlugin_mtval[27] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42419.11-42425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28] Q=CsrPlugin_mtval[28] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42427.11-42433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29] Q=CsrPlugin_mtval[29] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42435.11-42441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2] Q=CsrPlugin_mtval[2] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42219.11-42225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30] Q=CsrPlugin_mtval[30] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42443.11-42449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31] Q=CsrPlugin_mtval[31] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42451.11-42457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3] Q=CsrPlugin_mtval[3] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42227.11-42233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4] Q=CsrPlugin_mtval[4] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42235.11-42241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5] Q=CsrPlugin_mtval[5] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42243.11-42249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6] Q=CsrPlugin_mtval[6] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42251.11-42257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7] Q=CsrPlugin_mtval[7] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42259.11-42265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8] Q=CsrPlugin_mtval[8] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42267.11-42273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9] Q=CsrPlugin_mtval[9] SP=CsrPlugin_hadException
.cname CsrPlugin_mtval_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42275.11-42281.2"
.subckt LUT4 A=decode_to_execute_CSR_WRITE_OPCODE B=execute_CsrPlugin_csr_773 C=execute_arbitration_isStuck D=when_CsrPlugin_l1180 Z=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44040.8-44046.2"
.param INIT "0x0800"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[2] Q=CsrPlugin_mtvec_base[0] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41963.11-41969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[12] Q=CsrPlugin_mtvec_base[10] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42043.11-42049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[13] Q=CsrPlugin_mtvec_base[11] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42051.11-42057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[14] Q=CsrPlugin_mtvec_base[12] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42059.11-42065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[15] Q=CsrPlugin_mtvec_base[13] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42067.11-42073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[16] Q=CsrPlugin_mtvec_base[14] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42075.11-42081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[17] Q=CsrPlugin_mtvec_base[15] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42083.11-42089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[18] Q=CsrPlugin_mtvec_base[16] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42091.11-42097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[19] Q=CsrPlugin_mtvec_base[17] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42099.11-42105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[20] Q=CsrPlugin_mtvec_base[18] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42107.11-42113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[21] Q=CsrPlugin_mtvec_base[19] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42115.11-42121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[3] Q=CsrPlugin_mtvec_base[1] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41971.11-41977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[22] Q=CsrPlugin_mtvec_base[20] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42123.11-42129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[23] Q=CsrPlugin_mtvec_base[21] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42131.11-42137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[24] Q=CsrPlugin_mtvec_base[22] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42139.11-42145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[25] Q=CsrPlugin_mtvec_base[23] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42147.11-42153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[26] Q=CsrPlugin_mtvec_base[24] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42155.11-42161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[27] Q=CsrPlugin_mtvec_base[25] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42163.11-42169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[28] Q=CsrPlugin_mtvec_base[26] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42171.11-42177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[29] Q=CsrPlugin_mtvec_base[27] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42179.11-42185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[30] Q=CsrPlugin_mtvec_base[28] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42187.11-42193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[31] Q=CsrPlugin_mtvec_base[29] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42195.11-42201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[4] Q=CsrPlugin_mtvec_base[2] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41979.11-41985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[5] Q=CsrPlugin_mtvec_base[3] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41987.11-41993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[6] Q=CsrPlugin_mtvec_base[4] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41995.11-42001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[7] Q=CsrPlugin_mtvec_base[5] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42003.11-42009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[8] Q=CsrPlugin_mtvec_base[6] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42011.11-42017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[9] Q=CsrPlugin_mtvec_base[7] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42019.11-42025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[10] Q=CsrPlugin_mtvec_base[8] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42027.11-42033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[11] Q=CsrPlugin_mtvec_base[9] SP=CsrPlugin_mtvec_base_0_sqmuxa
.cname CsrPlugin_mtvec_base_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:42035.11-42041.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=when_CsrPlugin_l985_i Q=CsrPlugin_pipelineLiberator_pcValids_0 SP=CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i
.cname CsrPlugin_pipelineLiberator_pcValids_0_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41955.11-41961.2"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa B=CsrPlugin_interrupt_valid C=IBusCachedPlugin_iBusRsp_stages_2_output_valid D=when_DBusCachedPlugin_l458_RNIASQQ Z=CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i
.cname CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43308.8-43314.2"
.param INIT "0x7FFF"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa B=CsrPlugin_interrupt_valid C=CsrPlugin_pipelineLiberator_pcValids_0 D=IBusCachedPlugin_iBusRsp_stages_2_output_valid Z=CsrPlugin_pipelineLiberator_pcValids_1_6
.cname CsrPlugin_pipelineLiberator_pcValids_1_6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43530.8-43536.2"
.param INIT "0x8000"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_pipelineLiberator_pcValids_1_6 Q=CsrPlugin_pipelineLiberator_pcValids_1 SP=CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i
.cname CsrPlugin_pipelineLiberator_pcValids_1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41947.11-41953.2"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa B=CsrPlugin_interrupt_valid C=IBusCachedPlugin_iBusRsp_stages_2_output_valid D=when_DBusCachedPlugin_l458 Z=CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i
.cname CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43299.8-43305.2"
.param INIT "0x7FFF"
.subckt LUT4 A=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa B=CsrPlugin_interrupt_valid C=CsrPlugin_pipelineLiberator_pcValids_1 D=IBusCachedPlugin_iBusRsp_stages_2_output_valid Z=CsrPlugin_pipelineLiberator_pcValids_2_6
.cname CsrPlugin_pipelineLiberator_pcValids_2_6_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43539.8-43545.2"
.param INIT "0x8000"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=CsrPlugin_pipelineLiberator_pcValids_2_6 Q=CsrPlugin_pipelineLiberator_pcValids_2 SP=CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i
.cname CsrPlugin_pipelineLiberator_pcValids_2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41939.11-41945.2"
.subckt VLO Z=GND_0
.cname GND_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:50418.7-50420.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_INSTRUCTION[7] Q=HazardSimplePlugin_writeBackBuffer_payload_address[0] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_address_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41899.11-41905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_INSTRUCTION[8] Q=HazardSimplePlugin_writeBackBuffer_payload_address[1] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41907.11-41913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_INSTRUCTION[9] Q=HazardSimplePlugin_writeBackBuffer_payload_address[2] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41915.11-41921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_INSTRUCTION[10] Q=HazardSimplePlugin_writeBackBuffer_payload_address[3] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_address_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41923.11-41929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_INSTRUCTION[11] Q=HazardSimplePlugin_writeBackBuffer_payload_address[4] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_address_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41931.11-41937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[0] Q=HazardSimplePlugin_writeBackBuffer_payload_data[0] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41643.11-41649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[10] Q=HazardSimplePlugin_writeBackBuffer_payload_data[10] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41723.11-41729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[11] Q=HazardSimplePlugin_writeBackBuffer_payload_data[11] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41731.11-41737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[12] Q=HazardSimplePlugin_writeBackBuffer_payload_data[12] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41739.11-41745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[13] Q=HazardSimplePlugin_writeBackBuffer_payload_data[13] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41747.11-41753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[14] Q=HazardSimplePlugin_writeBackBuffer_payload_data[14] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41755.11-41761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[15] Q=HazardSimplePlugin_writeBackBuffer_payload_data[15] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41763.11-41769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[16] Q=HazardSimplePlugin_writeBackBuffer_payload_data[16] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41771.11-41777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[17] Q=HazardSimplePlugin_writeBackBuffer_payload_data[17] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41779.11-41785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[18] Q=HazardSimplePlugin_writeBackBuffer_payload_data[18] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41787.11-41793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[19] Q=HazardSimplePlugin_writeBackBuffer_payload_data[19] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41795.11-41801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[1] Q=HazardSimplePlugin_writeBackBuffer_payload_data[1] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41651.11-41657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[20] Q=HazardSimplePlugin_writeBackBuffer_payload_data[20] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41803.11-41809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[21] Q=HazardSimplePlugin_writeBackBuffer_payload_data[21] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41811.11-41817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[22] Q=HazardSimplePlugin_writeBackBuffer_payload_data[22] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41819.11-41825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[23] Q=HazardSimplePlugin_writeBackBuffer_payload_data[23] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41827.11-41833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[24] Q=HazardSimplePlugin_writeBackBuffer_payload_data[24] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41835.11-41841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[25] Q=HazardSimplePlugin_writeBackBuffer_payload_data[25] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41843.11-41849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[26] Q=HazardSimplePlugin_writeBackBuffer_payload_data[26] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41851.11-41857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[27] Q=HazardSimplePlugin_writeBackBuffer_payload_data[27] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41859.11-41865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[28] Q=HazardSimplePlugin_writeBackBuffer_payload_data[28] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41867.11-41873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[29] Q=HazardSimplePlugin_writeBackBuffer_payload_data[29] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41875.11-41881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[2] Q=HazardSimplePlugin_writeBackBuffer_payload_data[2] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41659.11-41665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[30] Q=HazardSimplePlugin_writeBackBuffer_payload_data[30] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41883.11-41889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[31] Q=HazardSimplePlugin_writeBackBuffer_payload_data[31] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41891.11-41897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[3] Q=HazardSimplePlugin_writeBackBuffer_payload_data[3] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41667.11-41673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[4] Q=HazardSimplePlugin_writeBackBuffer_payload_data[4] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41675.11-41681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[5] Q=HazardSimplePlugin_writeBackBuffer_payload_data[5] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41683.11-41689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[6] Q=HazardSimplePlugin_writeBackBuffer_payload_data[6] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41691.11-41697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[7] Q=HazardSimplePlugin_writeBackBuffer_payload_data[7] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41699.11-41705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[8] Q=HazardSimplePlugin_writeBackBuffer_payload_data[8] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41707.11-41713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_2[9] Q=HazardSimplePlugin_writeBackBuffer_payload_data[9] SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_payload_data_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41715.11-41721.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=lastStageRegFileWrite_valid_2 Q=HazardSimplePlugin_writeBackBuffer_valid SP=VCC
.cname HazardSimplePlugin_writeBackBuffer_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41635.11-41641.2"
.subckt InstructionCache BranchPlugin_branchExceptionPort_valid_1z=BranchPlugin_branchExceptionPort_valid CO0_0=CO0 CO0_0_0=CO0_0 CsrPlugin_csrMapping_readDataInit_0=CsrPlugin_csrMapping_readDataInit[10] CsrPlugin_csrMapping_readDataInit_1=CsrPlugin_csrMapping_readDataInit[11] CsrPlugin_csrMapping_readDataInit_8=CsrPlugin_csrMapping_readDataInit[18] CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i=CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[0] CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3=CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[3] CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z=CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z=CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack=CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack CsrPlugin_hadException=CsrPlugin_hadException CsrPlugin_interrupt_code_0_sqmuxa_1z=CsrPlugin_interrupt_code_0_sqmuxa CsrPlugin_interrupt_valid=CsrPlugin_interrupt_valid CsrPlugin_interrupt_valid_7_1z=CsrPlugin_interrupt_valid_7 CsrPlugin_mcause_exceptionCode[1]=CsrPlugin_mcause_exceptionCode[1] CsrPlugin_mcause_exceptionCode[2]=CsrPlugin_mcause_exceptionCode[2] CsrPlugin_mcause_exceptionCode[3]=CsrPlugin_mcause_exceptionCode[3] CsrPlugin_mepc[1]=CsrPlugin_mepc[1] CsrPlugin_mepc[2]=CsrPlugin_mepc[2] CsrPlugin_mepc[3]=CsrPlugin_mepc[3] CsrPlugin_mepc[4]=CsrPlugin_mepc[4] CsrPlugin_mepc[5]=CsrPlugin_mepc[5] CsrPlugin_mepc[6]=CsrPlugin_mepc[6] CsrPlugin_mepc[7]=CsrPlugin_mepc[7] CsrPlugin_mepc[8]=CsrPlugin_mepc[8] CsrPlugin_mepc[9]=CsrPlugin_mepc[9] CsrPlugin_mepc[10]=CsrPlugin_mepc[10] CsrPlugin_mepc[11]=CsrPlugin_mepc[11] CsrPlugin_mepc[12]=CsrPlugin_mepc[12] CsrPlugin_mepc[13]=CsrPlugin_mepc[13] CsrPlugin_mepc[14]=CsrPlugin_mepc[14] CsrPlugin_mepc[15]=CsrPlugin_mepc[15] CsrPlugin_mepc[16]=CsrPlugin_mepc[16] CsrPlugin_mepc[17]=CsrPlugin_mepc[17] CsrPlugin_mepc[18]=CsrPlugin_mepc[18] CsrPlugin_mepc[19]=CsrPlugin_mepc[19] CsrPlugin_mepc[20]=CsrPlugin_mepc[20] CsrPlugin_mepc[21]=CsrPlugin_mepc[21] CsrPlugin_mepc[22]=CsrPlugin_mepc[22] CsrPlugin_mepc[23]=CsrPlugin_mepc[23] CsrPlugin_mepc[24]=CsrPlugin_mepc[24] CsrPlugin_mepc[25]=CsrPlugin_mepc[25] CsrPlugin_mepc[26]=CsrPlugin_mepc[26] CsrPlugin_mepc[27]=CsrPlugin_mepc[27] CsrPlugin_mepc[28]=CsrPlugin_mepc[28] CsrPlugin_mepc[29]=CsrPlugin_mepc[29] CsrPlugin_mepc[30]=CsrPlugin_mepc[30] CsrPlugin_mepc[31]=CsrPlugin_mepc[31] CsrPlugin_mepc_1_sqmuxa_i_1z=CsrPlugin_mepc_1_sqmuxa_i CsrPlugin_mepc_7[1]=CsrPlugin_mepc_7[1] CsrPlugin_mepc_7[2]=CsrPlugin_mepc_7[2] CsrPlugin_mepc_7[3]=CsrPlugin_mepc_7[3] CsrPlugin_mepc_7[4]=CsrPlugin_mepc_7[4] CsrPlugin_mepc_7[5]=CsrPlugin_mepc_7[5] CsrPlugin_mepc_7[6]=CsrPlugin_mepc_7[6] CsrPlugin_mepc_7[7]=CsrPlugin_mepc_7[7] CsrPlugin_mepc_7[8]=CsrPlugin_mepc_7[8] CsrPlugin_mepc_7[9]=CsrPlugin_mepc_7[9] CsrPlugin_mepc_7[10]=CsrPlugin_mepc_7[10] CsrPlugin_mepc_7[11]=CsrPlugin_mepc_7[11] CsrPlugin_mepc_7[12]=CsrPlugin_mepc_7[12] CsrPlugin_mepc_7[13]=CsrPlugin_mepc_7[13] CsrPlugin_mepc_7[14]=CsrPlugin_mepc_7[14] CsrPlugin_mepc_7[15]=CsrPlugin_mepc_7[15] CsrPlugin_mepc_7[16]=CsrPlugin_mepc_7[16] CsrPlugin_mepc_7[17]=CsrPlugin_mepc_7[17] CsrPlugin_mepc_7[18]=CsrPlugin_mepc_7[18] CsrPlugin_mepc_7[19]=CsrPlugin_mepc_7[19] CsrPlugin_mepc_7[20]=CsrPlugin_mepc_7[20] CsrPlugin_mepc_7[21]=CsrPlugin_mepc_7[21] CsrPlugin_mepc_7[22]=CsrPlugin_mepc_7[22] CsrPlugin_mepc_7[23]=CsrPlugin_mepc_7[23] CsrPlugin_mepc_7[24]=CsrPlugin_mepc_7[24] CsrPlugin_mepc_7[25]=CsrPlugin_mepc_7[25] CsrPlugin_mepc_7[26]=CsrPlugin_mepc_7[26] CsrPlugin_mepc_7[27]=CsrPlugin_mepc_7[27] CsrPlugin_mepc_7[28]=CsrPlugin_mepc_7[28] CsrPlugin_mepc_7[29]=CsrPlugin_mepc_7[29] CsrPlugin_mepc_7[30]=CsrPlugin_mepc_7[30] CsrPlugin_mepc_7[31]=CsrPlugin_mepc_7[31] CsrPlugin_mie_MEIE=CsrPlugin_mie_MEIE CsrPlugin_mie_MSIE=CsrPlugin_mie_MSIE CsrPlugin_mie_MSIE_0_sqmuxa_1z=CsrPlugin_mie_MSIE_0_sqmuxa CsrPlugin_mie_MTIE=CsrPlugin_mie_MTIE CsrPlugin_mip_MEIP=CsrPlugin_mip_MEIP CsrPlugin_mip_MSIP=CsrPlugin_mip_MSIP CsrPlugin_mstatus_MIE=CsrPlugin_mstatus_MIE CsrPlugin_mstatus_MIE_10=CsrPlugin_mstatus_MIE_10 CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z=CsrPlugin_mstatus_MIE_2_sqmuxa_i CsrPlugin_mstatus_MPIE=CsrPlugin_mstatus_MPIE CsrPlugin_mstatus_MPIE_10=CsrPlugin_mstatus_MPIE_10 CsrPlugin_mstatus_MPP[0]=CsrPlugin_mstatus_MPP[0] CsrPlugin_mstatus_MPP[1]=CsrPlugin_mstatus_MPP[1] CsrPlugin_mstatus_MPP_10_iv_i[0]=CsrPlugin_mstatus_MPP_10_iv_i[0] CsrPlugin_mstatus_MPP_10_iv_i[1]=CsrPlugin_mstatus_MPP_10_iv_i[1] CsrPlugin_mtval[1]=CsrPlugin_mtval[1] CsrPlugin_mtval[2]=CsrPlugin_mtval[2] CsrPlugin_mtval[3]=CsrPlugin_mtval[3] CsrPlugin_mtval[4]=CsrPlugin_mtval[4] CsrPlugin_mtval[5]=CsrPlugin_mtval[5] CsrPlugin_mtval[6]=CsrPlugin_mtval[6] CsrPlugin_mtval[7]=CsrPlugin_mtval[7] CsrPlugin_mtval[8]=CsrPlugin_mtval[8] CsrPlugin_mtval[9]=CsrPlugin_mtval[9] CsrPlugin_mtval[10]=N_22635 CsrPlugin_mtval[11]=CsrPlugin_mtval[11] CsrPlugin_mtval[12]=CsrPlugin_mtval[12] CsrPlugin_mtval[13]=CsrPlugin_mtval[13] CsrPlugin_mtval[14]=N_22636 CsrPlugin_mtval[15]=CsrPlugin_mtval[15] CsrPlugin_mtval[16]=CsrPlugin_mtval[16] CsrPlugin_mtval[17]=CsrPlugin_mtval[17] CsrPlugin_mtval[18]=N_22637 CsrPlugin_mtval[19]=CsrPlugin_mtval[19] CsrPlugin_mtval[20]=CsrPlugin_mtval[20] CsrPlugin_mtval[21]=CsrPlugin_mtval[21] CsrPlugin_mtval[22]=CsrPlugin_mtval[22] CsrPlugin_mtval[23]=CsrPlugin_mtval[23] CsrPlugin_mtval[24]=CsrPlugin_mtval[24] CsrPlugin_mtval[25]=CsrPlugin_mtval[25] CsrPlugin_mtval[26]=CsrPlugin_mtval[26] CsrPlugin_mtval[27]=CsrPlugin_mtval[27] CsrPlugin_mtval[28]=N_22638 CsrPlugin_mtval[29]=CsrPlugin_mtval[29] CsrPlugin_mtval[30]=CsrPlugin_mtval[30] CsrPlugin_mtvec_base[0]=CsrPlugin_mtvec_base[0] CsrPlugin_mtvec_base[1]=CsrPlugin_mtvec_base[1] CsrPlugin_mtvec_base[2]=CsrPlugin_mtvec_base[2] CsrPlugin_mtvec_base[3]=CsrPlugin_mtvec_base[3] CsrPlugin_mtvec_base[4]=CsrPlugin_mtvec_base[4] CsrPlugin_mtvec_base[5]=CsrPlugin_mtvec_base[5] CsrPlugin_mtvec_base[6]=CsrPlugin_mtvec_base[6] CsrPlugin_mtvec_base[7]=CsrPlugin_mtvec_base[7] CsrPlugin_mtvec_base[8]=CsrPlugin_mtvec_base[8] CsrPlugin_mtvec_base[9]=CsrPlugin_mtvec_base[9] CsrPlugin_mtvec_base[10]=CsrPlugin_mtvec_base[10] CsrPlugin_mtvec_base[11]=CsrPlugin_mtvec_base[11] CsrPlugin_mtvec_base[12]=CsrPlugin_mtvec_base[12] CsrPlugin_mtvec_base[13]=CsrPlugin_mtvec_base[13] CsrPlugin_mtvec_base[14]=CsrPlugin_mtvec_base[14] CsrPlugin_mtvec_base[15]=CsrPlugin_mtvec_base[15] CsrPlugin_mtvec_base[16]=CsrPlugin_mtvec_base[16] CsrPlugin_mtvec_base[17]=CsrPlugin_mtvec_base[17] CsrPlugin_mtvec_base[18]=CsrPlugin_mtvec_base[18] CsrPlugin_mtvec_base[19]=CsrPlugin_mtvec_base[19] CsrPlugin_mtvec_base[20]=CsrPlugin_mtvec_base[20] CsrPlugin_mtvec_base[21]=CsrPlugin_mtvec_base[21] CsrPlugin_mtvec_base[22]=CsrPlugin_mtvec_base[22] CsrPlugin_mtvec_base[23]=CsrPlugin_mtvec_base[23] CsrPlugin_mtvec_base[24]=CsrPlugin_mtvec_base[24] CsrPlugin_mtvec_base[25]=CsrPlugin_mtvec_base[25] CsrPlugin_mtvec_base[26]=CsrPlugin_mtvec_base[26] CsrPlugin_mtvec_base[27]=CsrPlugin_mtvec_base[27] CsrPlugin_mtvec_base[28]=CsrPlugin_mtvec_base[28] CsrPlugin_mtvec_base[29]=CsrPlugin_mtvec_base[29] CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z=CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i CsrPlugin_pipelineLiberator_pcValids_2=CsrPlugin_pipelineLiberator_pcValids_2 DBusCachedPlugin_exceptionBus_valid_1z=DBusCachedPlugin_exceptionBus_valid DBusCachedPlugin_exceptionBus_valid_5_1z=DBusCachedPlugin_exceptionBus_valid_5 DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1 DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNI359V1 DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1 DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1 DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1 DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIKN822 DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIOD732 DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1 DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIPS822 DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIU1922 DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z=DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1 DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z=DBusCachedPlugin_exceptionBus_valid_RNIUK6B1 HazardSimplePlugin_writeBackBuffer_payload_address[0]=HazardSimplePlugin_writeBackBuffer_payload_address[0] HazardSimplePlugin_writeBackBuffer_payload_address[1]=HazardSimplePlugin_writeBackBuffer_payload_address[1] HazardSimplePlugin_writeBackBuffer_payload_address[2]=HazardSimplePlugin_writeBackBuffer_payload_address[2] HazardSimplePlugin_writeBackBuffer_payload_address[3]=HazardSimplePlugin_writeBackBuffer_payload_address[3] HazardSimplePlugin_writeBackBuffer_payload_address[4]=HazardSimplePlugin_writeBackBuffer_payload_address[4] HazardSimplePlugin_writeBackBuffer_valid=HazardSimplePlugin_writeBackBuffer_valid IBusCachedPlugin_cache_io_cpu_decode_data[0]=IBusCachedPlugin_cache_io_cpu_decode_data[0] IBusCachedPlugin_cache_io_cpu_decode_data[1]=IBusCachedPlugin_cache_io_cpu_decode_data[1] IBusCachedPlugin_cache_io_cpu_decode_data[2]=IBusCachedPlugin_cache_io_cpu_decode_data[2] IBusCachedPlugin_cache_io_cpu_decode_data[3]=IBusCachedPlugin_cache_io_cpu_decode_data[3] IBusCachedPlugin_cache_io_cpu_decode_data[4]=IBusCachedPlugin_cache_io_cpu_decode_data[4] IBusCachedPlugin_cache_io_cpu_decode_data[5]=IBusCachedPlugin_cache_io_cpu_decode_data[5] IBusCachedPlugin_cache_io_cpu_decode_data[6]=IBusCachedPlugin_cache_io_cpu_decode_data[6] IBusCachedPlugin_decodeExceptionPort_valid_1z=IBusCachedPlugin_decodeExceptionPort_valid IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z=IBusCachedPlugin_decodePrediction_cmd_hadBranch IBusCachedPlugin_fetchPc_booted=IBusCachedPlugin_fetchPc_booted IBusCachedPlugin_fetchPc_output_fire_1_1z=IBusCachedPlugin_fetchPc_output_fire_1 IBusCachedPlugin_fetchPc_pc_6_0_0=IBusCachedPlugin_fetchPc_pc_6_0 IBusCachedPlugin_fetchPc_pc_cry_0_0_S1=IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 IBusCachedPlugin_fetchPc_pc_cry_11_0_S0=IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 IBusCachedPlugin_fetchPc_pc_cry_11_0_S1=IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 IBusCachedPlugin_fetchPc_pc_cry_13_0_S0=IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 IBusCachedPlugin_fetchPc_pc_cry_13_0_S1=IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 IBusCachedPlugin_fetchPc_pc_cry_15_0_S0=IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 IBusCachedPlugin_fetchPc_pc_cry_15_0_S1=IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 IBusCachedPlugin_fetchPc_pc_cry_17_0_S0=IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 IBusCachedPlugin_fetchPc_pc_cry_17_0_S1=IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 IBusCachedPlugin_fetchPc_pc_cry_19_0_S0=IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 IBusCachedPlugin_fetchPc_pc_cry_19_0_S1=IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 IBusCachedPlugin_fetchPc_pc_cry_1_0_S0=IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 IBusCachedPlugin_fetchPc_pc_cry_1_0_S1=IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 IBusCachedPlugin_fetchPc_pc_cry_21_0_S0=IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 IBusCachedPlugin_fetchPc_pc_cry_21_0_S1=IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 IBusCachedPlugin_fetchPc_pc_cry_23_0_S0=IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 IBusCachedPlugin_fetchPc_pc_cry_23_0_S1=IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 IBusCachedPlugin_fetchPc_pc_cry_25_0_S0=IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 IBusCachedPlugin_fetchPc_pc_cry_25_0_S1=IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 IBusCachedPlugin_fetchPc_pc_cry_27_0_S0=IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 IBusCachedPlugin_fetchPc_pc_cry_27_0_S1=IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 IBusCachedPlugin_fetchPc_pc_cry_3_0_S0=IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 IBusCachedPlugin_fetchPc_pc_cry_3_0_S1=IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 IBusCachedPlugin_fetchPc_pc_cry_5_0_S0=IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 IBusCachedPlugin_fetchPc_pc_cry_5_0_S1=IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 IBusCachedPlugin_fetchPc_pc_cry_7_0_S0=IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 IBusCachedPlugin_fetchPc_pc_cry_7_0_S1=IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 IBusCachedPlugin_fetchPc_pc_cry_9_0_S0=IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 IBusCachedPlugin_fetchPc_pc_cry_9_0_S1=IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 IBusCachedPlugin_fetchPc_pc_s_29_0_S0=IBusCachedPlugin_fetchPc_pc_s_29_0_S0 IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z=IBusCachedPlugin_iBusRsp_stages_2_output_valid IBusCachedPlugin_injector_nextPcCalc_valids_0=IBusCachedPlugin_injector_nextPcCalc_valids_0 IBusCachedPlugin_injector_nextPcCalc_valids_1=IBusCachedPlugin_injector_nextPcCalc_valids_1 IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i=IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z=IBusCachedPlugin_injector_nextPcCalc_valids_1_6 IBusCachedPlugin_predictionJumpInterface_payload[2]=IBusCachedPlugin_predictionJumpInterface_payload[2] IBusCachedPlugin_predictionJumpInterface_payload[3]=IBusCachedPlugin_predictionJumpInterface_payload[3] IBusCachedPlugin_predictionJumpInterface_payload[4]=IBusCachedPlugin_predictionJumpInterface_payload[4] IBusCachedPlugin_predictionJumpInterface_payload[5]=IBusCachedPlugin_predictionJumpInterface_payload[5] IBusCachedPlugin_predictionJumpInterface_payload[6]=IBusCachedPlugin_predictionJumpInterface_payload[6] IBusCachedPlugin_predictionJumpInterface_payload[7]=IBusCachedPlugin_predictionJumpInterface_payload[7] IBusCachedPlugin_predictionJumpInterface_payload[8]=IBusCachedPlugin_predictionJumpInterface_payload[8] IBusCachedPlugin_predictionJumpInterface_payload[9]=IBusCachedPlugin_predictionJumpInterface_payload[9] IBusCachedPlugin_predictionJumpInterface_payload[10]=IBusCachedPlugin_predictionJumpInterface_payload[10] IBusCachedPlugin_predictionJumpInterface_payload[11]=IBusCachedPlugin_predictionJumpInterface_payload[11] IBusCachedPlugin_predictionJumpInterface_payload[12]=IBusCachedPlugin_predictionJumpInterface_payload[12] IBusCachedPlugin_predictionJumpInterface_payload[13]=IBusCachedPlugin_predictionJumpInterface_payload[13] IBusCachedPlugin_predictionJumpInterface_payload[14]=IBusCachedPlugin_predictionJumpInterface_payload[14] IBusCachedPlugin_predictionJumpInterface_payload[15]=IBusCachedPlugin_predictionJumpInterface_payload[15] IBusCachedPlugin_predictionJumpInterface_payload[16]=IBusCachedPlugin_predictionJumpInterface_payload[16] IBusCachedPlugin_predictionJumpInterface_payload[17]=IBusCachedPlugin_predictionJumpInterface_payload[17] IBusCachedPlugin_predictionJumpInterface_payload[18]=IBusCachedPlugin_predictionJumpInterface_payload[18] IBusCachedPlugin_predictionJumpInterface_payload[19]=IBusCachedPlugin_predictionJumpInterface_payload[19] IBusCachedPlugin_predictionJumpInterface_payload[20]=IBusCachedPlugin_predictionJumpInterface_payload[20] IBusCachedPlugin_predictionJumpInterface_payload[21]=IBusCachedPlugin_predictionJumpInterface_payload[21] IBusCachedPlugin_predictionJumpInterface_payload[22]=IBusCachedPlugin_predictionJumpInterface_payload[22] IBusCachedPlugin_predictionJumpInterface_payload[23]=IBusCachedPlugin_predictionJumpInterface_payload[23] IBusCachedPlugin_predictionJumpInterface_payload[24]=IBusCachedPlugin_predictionJumpInterface_payload[24] IBusCachedPlugin_predictionJumpInterface_payload[25]=IBusCachedPlugin_predictionJumpInterface_payload[25] IBusCachedPlugin_predictionJumpInterface_payload[26]=IBusCachedPlugin_predictionJumpInterface_payload[26] IBusCachedPlugin_predictionJumpInterface_payload[27]=IBusCachedPlugin_predictionJumpInterface_payload[27] IBusCachedPlugin_predictionJumpInterface_payload[28]=IBusCachedPlugin_predictionJumpInterface_payload[28] IBusCachedPlugin_predictionJumpInterface_payload[29]=IBusCachedPlugin_predictionJumpInterface_payload[29] IBusCachedPlugin_predictionJumpInterface_payload[30]=IBusCachedPlugin_predictionJumpInterface_payload[30] IBusCachedPlugin_predictionJumpInterface_payload[31]=IBusCachedPlugin_predictionJumpInterface_payload[31] N_100=N_100 N_1003=N_1003 N_1005=N_1005 N_1006=N_1006 N_1007=N_1007 N_1009=N_1009 N_1010=N_1010 N_1011=N_1011 N_1013=N_1013 N_1014=N_1014 N_1015=N_1015 N_1017=N_1017 N_1018=N_1018 N_1019=N_1019 N_1021=N_1021 N_1022=N_1022 N_1023=N_1023 N_1025=N_1025 N_1026=N_1026 N_1027=N_1027 N_1029=N_1029 N_103=N_103 N_1030=N_1030 N_1031=N_1031 N_110=N_110 N_1131=N_1131 N_1146=N_1146 N_1209_i=N_1209_i N_120_i=N_120_i N_1210_i=N_1210_i N_1210_i_fast=N_1210_i_fast N_1210_i_rep1=N_1210_i_rep1 N_1210_i_rep2=N_1210_i_rep2 N_1212=N_1212 N_1218_i=N_1218_i N_1219_i=N_1219_i N_121_0=N_121_0 N_121_i=N_121_i N_1221=N_1221 N_122_0=N_122_0 N_123_i=N_123_i N_124_i=N_124_i N_136=N_136 N_137_i=N_137_i N_148=N_148 N_152_i=N_152_i N_167=N_167 N_175=N_175 N_20=N_20 N_2537_i=N_2537_i N_2590=N_2590 N_26=N_26 N_2622=N_2622 N_2654=N_2654 N_2686=N_2686 N_27=N_27 N_2718=N_2718 N_2750=N_2750 N_2782=N_2782 N_28=N_28 N_2814=N_2814 N_2846=N_2846 N_2878=N_2878 N_29=N_29 N_2910=N_2910 N_2942=N_2942 N_2974=N_2974 N_3006=N_3006 N_3102=N_3102 N_32=N_32 N_3422=N_3422 N_3480=N_3480 N_3957=N_3957 N_3958_fast=N_3958_fast N_3958_rep1=N_3958_rep1 N_3958_rep2=N_3958_rep2 N_3959_fast=N_3959_fast N_3959_rep1=N_3959_rep1 N_3959_rep2=N_3959_rep2 N_3960_fast=N_3960_fast N_3960_rep1=N_3960_rep1 N_3960_rep2=N_3960_rep2 N_4059_i=N_4059_i N_4084_1_i=N_4084_1_i N_4148=N_4148 N_4151_mux=N_4151_mux N_443_0=N_443_0 N_48=N_48 N_52=N_52 N_5209=N_5209 N_5210=N_5210 N_5211=N_5211 N_5212=N_5212 N_5213=N_5213 N_5214=N_5214 N_5215=N_5215 N_55=N_55 N_56=N_56 N_58=N_58 N_59=N_59 N_62=N_62 N_63=N_63 N_64=N_64 N_66=N_66 N_6_mux=N_6_mux N_717=N_717 N_718=N_718 N_719=N_719 N_721=N_721 N_722=N_722 N_723=N_723 N_724=N_724 N_727=N_727 N_728=N_728 N_729=N_729 N_732=N_732 N_751=N_751 N_752=N_752 N_753=N_753 N_754=N_754 N_755=N_755 N_756=N_756 N_757=N_757 N_758=N_758 N_759=N_759 N_762=N_762 N_763=N_763 N_765=N_765 N_766=N_766 N_768=N_768 N_769=N_769 N_771=N_771 N_775=N_775 N_776=N_776 N_792_0=N_792_0 N_81_0=N_81_0 N_855=N_855 N_856=N_856 N_857=N_857 N_858=N_858 N_859=N_859 N_85_0=N_85_0 N_860=N_860 N_861=N_861 N_862=N_862 N_863=N_863 N_864=N_864 N_865=N_865 N_866=N_866 N_867=N_867 N_868=N_868 N_869=N_869 N_872=N_872 N_873=N_873 N_875=N_875 N_876=N_876 N_877=N_877 N_879=N_879 N_880=N_880 N_882=N_882 N_883=N_883 N_884=N_884 N_885=N_885 N_888=N_888 N_889=N_889 N_88_0=N_88_0 N_890=N_890 N_892=N_892 N_893=N_893 N_894=N_894 N_89_0=N_89_0 N_91_0=N_91_0 N_92=N_92 N_929=N_929 N_930=N_930 N_931=N_931 N_932=N_932 N_933=N_933 N_934=N_934 N_935=N_935 N_936=N_936 N_939=N_939 N_93_0=N_93_0 N_940=N_940 N_942=N_942 N_943=N_943 N_944=N_944 N_946=N_946 N_947=N_947 N_949=N_949 N_950=N_950 N_951=N_951 N_952=N_952 N_95_0=N_95_0 N_97_0=N_97_0 _zz_7=_zz_7 _zz_CsrPlugin_csrMapping_readDataInit[1]=_zz_CsrPlugin_csrMapping_readDataInit[1] _zz_CsrPlugin_csrMapping_readDataInit[2]=_zz_CsrPlugin_csrMapping_readDataInit[2] _zz_CsrPlugin_csrMapping_readDataInit[3]=_zz_CsrPlugin_csrMapping_readDataInit[3] _zz_CsrPlugin_csrMapping_readDataInit[4]=_zz_CsrPlugin_csrMapping_readDataInit[4] _zz_CsrPlugin_csrMapping_readDataInit[5]=_zz_CsrPlugin_csrMapping_readDataInit[5] _zz_CsrPlugin_csrMapping_readDataInit[6]=_zz_CsrPlugin_csrMapping_readDataInit[6] _zz_CsrPlugin_csrMapping_readDataInit[7]=_zz_CsrPlugin_csrMapping_readDataInit[7] _zz_CsrPlugin_csrMapping_readDataInit[8]=_zz_CsrPlugin_csrMapping_readDataInit[8] _zz_CsrPlugin_csrMapping_readDataInit[9]=_zz_CsrPlugin_csrMapping_readDataInit[9] _zz_CsrPlugin_csrMapping_readDataInit[10]=N_22622 _zz_CsrPlugin_csrMapping_readDataInit[11]=_zz_CsrPlugin_csrMapping_readDataInit[11] _zz_CsrPlugin_csrMapping_readDataInit[12]=_zz_CsrPlugin_csrMapping_readDataInit[12] _zz_CsrPlugin_csrMapping_readDataInit[13]=_zz_CsrPlugin_csrMapping_readDataInit[13] _zz_CsrPlugin_csrMapping_readDataInit[14]=N_22623 _zz_CsrPlugin_csrMapping_readDataInit[15]=_zz_CsrPlugin_csrMapping_readDataInit[15] _zz_CsrPlugin_csrMapping_readDataInit[16]=_zz_CsrPlugin_csrMapping_readDataInit[16] _zz_CsrPlugin_csrMapping_readDataInit[17]=_zz_CsrPlugin_csrMapping_readDataInit[17] _zz_CsrPlugin_csrMapping_readDataInit[18]=N_22624 _zz_CsrPlugin_csrMapping_readDataInit[19]=_zz_CsrPlugin_csrMapping_readDataInit[19] _zz_CsrPlugin_csrMapping_readDataInit[20]=_zz_CsrPlugin_csrMapping_readDataInit[20] _zz_CsrPlugin_csrMapping_readDataInit[21]=_zz_CsrPlugin_csrMapping_readDataInit[21] _zz_CsrPlugin_csrMapping_readDataInit[22]=_zz_CsrPlugin_csrMapping_readDataInit[22] _zz_CsrPlugin_csrMapping_readDataInit[23]=_zz_CsrPlugin_csrMapping_readDataInit[23] _zz_CsrPlugin_csrMapping_readDataInit[24]=_zz_CsrPlugin_csrMapping_readDataInit[24] _zz_CsrPlugin_csrMapping_readDataInit[25]=_zz_CsrPlugin_csrMapping_readDataInit[25] _zz_CsrPlugin_csrMapping_readDataInit[26]=_zz_CsrPlugin_csrMapping_readDataInit[26] _zz_CsrPlugin_csrMapping_readDataInit[27]=_zz_CsrPlugin_csrMapping_readDataInit[27] _zz_CsrPlugin_csrMapping_readDataInit[28]=N_22625 _zz_CsrPlugin_csrMapping_readDataInit[29]=_zz_CsrPlugin_csrMapping_readDataInit[29] _zz_CsrPlugin_csrMapping_readDataInit[30]=_zz_CsrPlugin_csrMapping_readDataInit[30] _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa _zz_CsrPlugin_csrMapping_writeDataSignal[1]=_zz_CsrPlugin_csrMapping_writeDataSignal[1] _zz_CsrPlugin_csrMapping_writeDataSignal[2]=_zz_CsrPlugin_csrMapping_writeDataSignal[2] _zz_CsrPlugin_csrMapping_writeDataSignal[3]=_zz_CsrPlugin_csrMapping_writeDataSignal[3] _zz_CsrPlugin_csrMapping_writeDataSignal[4]=_zz_CsrPlugin_csrMapping_writeDataSignal[4] _zz_CsrPlugin_csrMapping_writeDataSignal[5]=_zz_CsrPlugin_csrMapping_writeDataSignal[5] _zz_CsrPlugin_csrMapping_writeDataSignal[6]=_zz_CsrPlugin_csrMapping_writeDataSignal[6] _zz_CsrPlugin_csrMapping_writeDataSignal[7]=_zz_CsrPlugin_csrMapping_writeDataSignal[7] _zz_CsrPlugin_csrMapping_writeDataSignal[8]=_zz_CsrPlugin_csrMapping_writeDataSignal[8] _zz_CsrPlugin_csrMapping_writeDataSignal[9]=_zz_CsrPlugin_csrMapping_writeDataSignal[9] _zz_CsrPlugin_csrMapping_writeDataSignal[10]=_zz_CsrPlugin_csrMapping_writeDataSignal[10] _zz_CsrPlugin_csrMapping_writeDataSignal[11]=_zz_CsrPlugin_csrMapping_writeDataSignal[11] _zz_CsrPlugin_csrMapping_writeDataSignal[12]=_zz_CsrPlugin_csrMapping_writeDataSignal[12] _zz_CsrPlugin_csrMapping_writeDataSignal[13]=_zz_CsrPlugin_csrMapping_writeDataSignal[13] _zz_CsrPlugin_csrMapping_writeDataSignal[14]=_zz_CsrPlugin_csrMapping_writeDataSignal[14] _zz_CsrPlugin_csrMapping_writeDataSignal[15]=_zz_CsrPlugin_csrMapping_writeDataSignal[15] _zz_CsrPlugin_csrMapping_writeDataSignal[16]=_zz_CsrPlugin_csrMapping_writeDataSignal[16] _zz_CsrPlugin_csrMapping_writeDataSignal[17]=_zz_CsrPlugin_csrMapping_writeDataSignal[17] _zz_CsrPlugin_csrMapping_writeDataSignal[18]=_zz_CsrPlugin_csrMapping_writeDataSignal[18] _zz_CsrPlugin_csrMapping_writeDataSignal[19]=_zz_CsrPlugin_csrMapping_writeDataSignal[19] _zz_CsrPlugin_csrMapping_writeDataSignal[20]=_zz_CsrPlugin_csrMapping_writeDataSignal[20] _zz_CsrPlugin_csrMapping_writeDataSignal[21]=_zz_CsrPlugin_csrMapping_writeDataSignal[21] _zz_CsrPlugin_csrMapping_writeDataSignal[22]=_zz_CsrPlugin_csrMapping_writeDataSignal[22] _zz_CsrPlugin_csrMapping_writeDataSignal[23]=_zz_CsrPlugin_csrMapping_writeDataSignal[23] _zz_CsrPlugin_csrMapping_writeDataSignal[24]=_zz_CsrPlugin_csrMapping_writeDataSignal[24] _zz_CsrPlugin_csrMapping_writeDataSignal[25]=_zz_CsrPlugin_csrMapping_writeDataSignal[25] _zz_CsrPlugin_csrMapping_writeDataSignal[26]=_zz_CsrPlugin_csrMapping_writeDataSignal[26] _zz_CsrPlugin_csrMapping_writeDataSignal[27]=_zz_CsrPlugin_csrMapping_writeDataSignal[27] _zz_CsrPlugin_csrMapping_writeDataSignal[28]=_zz_CsrPlugin_csrMapping_writeDataSignal[28] _zz_CsrPlugin_csrMapping_writeDataSignal[29]=_zz_CsrPlugin_csrMapping_writeDataSignal[29] _zz_CsrPlugin_csrMapping_writeDataSignal[30]=_zz_CsrPlugin_csrMapping_writeDataSignal[30] _zz_CsrPlugin_csrMapping_writeDataSignal[31]=_zz_CsrPlugin_csrMapping_writeDataSignal[31] _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5 _zz__zz_decode_IS_RS2_SIGNED_121_0=_zz__zz_decode_IS_RS2_SIGNED_121 _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0=_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK _zz_dBus_cmd_ready[0]=_zz_dBus_cmd_ready[0] _zz_dBus_cmd_ready[1]=_zz_dBus_cmd_ready[1] _zz_dBus_cmd_ready[2]=_zz_dBus_cmd_ready[2] _zz_dBus_cmd_ready_5_0=_zz_dBus_cmd_ready_5_0 _zz_dBus_cmd_ready_5_1[0]=_zz_dBus_cmd_ready_5_1[0] _zz_dBus_cmd_ready_5_1[1]=_zz_dBus_cmd_ready_5_1[1] _zz_dBus_cmd_ready_5_1[2]=_zz_dBus_cmd_ready_5_1[2] _zz_dBus_rsp_valid=_zz_dBus_rsp_valid _zz_dBus_rsp_valid_2_1z=_zz_dBus_rsp_valid_2 _zz_decode_RS2[1]=_zz_decode_RS2[1] _zz_decode_RS2[2]=_zz_decode_RS2[2] _zz_decode_RS2[3]=_zz_decode_RS2[3] _zz_decode_RS2[4]=_zz_decode_RS2[4] _zz_decode_RS2[5]=_zz_decode_RS2[5] _zz_decode_RS2[6]=_zz_decode_RS2[6] _zz_decode_RS2[7]=_zz_decode_RS2[7] _zz_decode_RS2[8]=_zz_decode_RS2[8] _zz_decode_RS2[9]=_zz_decode_RS2[9] _zz_decode_RS2[10]=N_22643 _zz_decode_RS2[11]=N_22644 _zz_decode_RS2[12]=_zz_decode_RS2[12] _zz_decode_RS2[13]=_zz_decode_RS2[13] _zz_decode_RS2[14]=N_22645 _zz_decode_RS2[15]=_zz_decode_RS2[15] _zz_decode_RS2[16]=_zz_decode_RS2[16] _zz_decode_RS2[17]=_zz_decode_RS2[17] _zz_decode_RS2[18]=_zz_decode_RS2[18] _zz_decode_RS2[19]=_zz_decode_RS2[19] _zz_decode_RS2[20]=_zz_decode_RS2[20] _zz_decode_RS2[21]=_zz_decode_RS2[21] _zz_decode_RS2[22]=_zz_decode_RS2[22] _zz_decode_RS2[23]=_zz_decode_RS2[23] _zz_decode_RS2[24]=_zz_decode_RS2[24] _zz_decode_RS2[25]=_zz_decode_RS2[25] _zz_decode_RS2[26]=_zz_decode_RS2[26] _zz_decode_RS2[27]=_zz_decode_RS2[27] _zz_decode_RS2[28]=N_22646 _zz_decode_RS2[29]=_zz_decode_RS2[29] _zz_decode_RS2[30]=_zz_decode_RS2[30] _zz_decode_RS2_1_0=_zz_decode_RS2_1[0] _zz_decode_RS2_1_0_iv_0_0=_zz_decode_RS2_1_0_iv_0[0] _zz_decode_RS2_1_0_iv_0_26=_zz_decode_RS2_1_0_iv_0[26] _zz_decode_RS2_1_0_iv_0_27=_zz_decode_RS2_1_0_iv_0[27] _zz_decode_RS2_1_0_sqmuxa_1z=_zz_decode_RS2_1_0_sqmuxa _zz_decode_RS2_1_1=_zz_decode_RS2_1[1] _zz_decode_RS2_1_1_sqmuxa_1z=_zz_decode_RS2_1_1_sqmuxa _zz_decode_RS2_1_2=_zz_decode_RS2_1[2] _zz_decode_RS2_1_26=_zz_decode_RS2_1[26] _zz_decode_RS2_1_27=_zz_decode_RS2_1[27] _zz_decode_RS2_1_28=_zz_decode_RS2_1[28] _zz_decode_RS2_1_29=_zz_decode_RS2_1[29] _zz_decode_RS2_1_2_sqmuxa_1z=_zz_decode_RS2_1_2_sqmuxa _zz_decode_RS2_1_3=_zz_decode_RS2_1[3] _zz_decode_RS2_1_30=_zz_decode_RS2_1[30] _zz_decode_RS2_1_31=_zz_decode_RS2_1[31] _zz_decode_RS2_1_4=_zz_decode_RS2_1[4] _zz_decode_RS2_1_5=_zz_decode_RS2_1[5] _zz_decode_RS2_2[0]=_zz_decode_RS2_2[0] _zz_decode_RS2_2[1]=_zz_decode_RS2_2[1] _zz_decode_RS2_2[2]=_zz_decode_RS2_2[2] _zz_decode_RS2_2[3]=_zz_decode_RS2_2[3] _zz_decode_RS2_2[4]=_zz_decode_RS2_2[4] _zz_decode_RS2_2[5]=_zz_decode_RS2_2[5] _zz_decode_RS2_2[6]=_zz_decode_RS2_2[6] _zz_decode_RS2_2[7]=_zz_decode_RS2_2[7] _zz_decode_RS2_2[8]=_zz_decode_RS2_2[8] _zz_decode_RS2_2[9]=_zz_decode_RS2_2[9] _zz_decode_RS2_2[10]=_zz_decode_RS2_2[10] _zz_decode_RS2_2[11]=_zz_decode_RS2_2[11] _zz_decode_RS2_2[12]=_zz_decode_RS2_2[12] _zz_decode_RS2_2[13]=_zz_decode_RS2_2[13] _zz_decode_RS2_2[14]=_zz_decode_RS2_2[14] _zz_decode_RS2_2[15]=_zz_decode_RS2_2[15] _zz_decode_RS2_2[16]=_zz_decode_RS2_2[16] _zz_decode_RS2_2[17]=_zz_decode_RS2_2[17] _zz_decode_RS2_2[18]=_zz_decode_RS2_2[18] _zz_decode_RS2_2[19]=_zz_decode_RS2_2[19] _zz_decode_RS2_2[20]=_zz_decode_RS2_2[20] _zz_decode_RS2_2[21]=_zz_decode_RS2_2[21] _zz_decode_RS2_2[22]=_zz_decode_RS2_2[22] _zz_decode_RS2_2[23]=_zz_decode_RS2_2[23] _zz_decode_RS2_2[24]=_zz_decode_RS2_2[24] _zz_decode_RS2_2[25]=_zz_decode_RS2_2[25] _zz_decode_RS2_2[26]=_zz_decode_RS2_2[26] _zz_decode_RS2_2[27]=_zz_decode_RS2_2[27] _zz_decode_RS2_2[28]=_zz_decode_RS2_2[28] _zz_decode_RS2_2[29]=_zz_decode_RS2_2[29] _zz_decode_RS2_2[30]=_zz_decode_RS2_2[30] _zz_decode_RS2_2[31]=_zz_decode_RS2_2[31] _zz_decode_RS2_2_sn_N_2=_zz_decode_RS2_2_sn_N_2 _zz_decode_RS2_2_sn_N_4=_zz_decode_RS2_2_sn_N_4 _zz_decode_RS2_sn_N_4=_zz_decode_RS2_sn_N_4 _zz_decode_RS2_sn_N_5=_zz_decode_RS2_sn_N_5 _zz_execute_MEMORY_STORE_DATA_RF_0=_zz_execute_MEMORY_STORE_DATA_RF[17] _zz_execute_MEMORY_STORE_DATA_RF_1=_zz_execute_MEMORY_STORE_DATA_RF[18] _zz_execute_MEMORY_STORE_DATA_RF_10=_zz_execute_MEMORY_STORE_DATA_RF[27] _zz_execute_MEMORY_STORE_DATA_RF_12=_zz_execute_MEMORY_STORE_DATA_RF[29] _zz_execute_MEMORY_STORE_DATA_RF_2=_zz_execute_MEMORY_STORE_DATA_RF[19] _zz_execute_MEMORY_STORE_DATA_RF_3=_zz_execute_MEMORY_STORE_DATA_RF[20] _zz_execute_MEMORY_STORE_DATA_RF_4=_zz_execute_MEMORY_STORE_DATA_RF[21] _zz_execute_MEMORY_STORE_DATA_RF_5=_zz_execute_MEMORY_STORE_DATA_RF[22] _zz_execute_MEMORY_STORE_DATA_RF_8=_zz_execute_MEMORY_STORE_DATA_RF[25] _zz_execute_MEMORY_STORE_DATA_RF_9=_zz_execute_MEMORY_STORE_DATA_RF[26] _zz_execute_SHIFT_RIGHT_1[0]=_zz_execute_SHIFT_RIGHT_1[0] _zz_execute_SHIFT_RIGHT_1[1]=_zz_execute_SHIFT_RIGHT_1[1] _zz_execute_SHIFT_RIGHT_1[2]=_zz_execute_SHIFT_RIGHT_1[2] _zz_execute_SHIFT_RIGHT_1[3]=_zz_execute_SHIFT_RIGHT_1[3] _zz_execute_SHIFT_RIGHT_1[4]=_zz_execute_SHIFT_RIGHT_1[4] _zz_execute_SHIFT_RIGHT_1[5]=_zz_execute_SHIFT_RIGHT_1[5] _zz_execute_SHIFT_RIGHT_1[6]=_zz_execute_SHIFT_RIGHT_1[6] _zz_execute_SHIFT_RIGHT_1[7]=_zz_execute_SHIFT_RIGHT_1[7] _zz_execute_SHIFT_RIGHT_1[8]=_zz_execute_SHIFT_RIGHT_1[8] _zz_execute_SHIFT_RIGHT_1[9]=_zz_execute_SHIFT_RIGHT_1[9] _zz_execute_SHIFT_RIGHT_1[10]=_zz_execute_SHIFT_RIGHT_1[10] _zz_execute_SHIFT_RIGHT_1[11]=_zz_execute_SHIFT_RIGHT_1[11] _zz_execute_SHIFT_RIGHT_1[12]=_zz_execute_SHIFT_RIGHT_1[12] _zz_execute_SHIFT_RIGHT_1[13]=_zz_execute_SHIFT_RIGHT_1[13] _zz_execute_SHIFT_RIGHT_1[14]=_zz_execute_SHIFT_RIGHT_1[14] _zz_execute_SHIFT_RIGHT_1[15]=_zz_execute_SHIFT_RIGHT_1[15] _zz_execute_SHIFT_RIGHT_1[16]=_zz_execute_SHIFT_RIGHT_1[16] _zz_execute_SHIFT_RIGHT_1[17]=_zz_execute_SHIFT_RIGHT_1[17] _zz_execute_SHIFT_RIGHT_1[18]=_zz_execute_SHIFT_RIGHT_1[18] _zz_execute_SHIFT_RIGHT_1[19]=_zz_execute_SHIFT_RIGHT_1[19] _zz_execute_SHIFT_RIGHT_1[20]=_zz_execute_SHIFT_RIGHT_1[20] _zz_execute_SHIFT_RIGHT_1[21]=_zz_execute_SHIFT_RIGHT_1[21] _zz_execute_SHIFT_RIGHT_1[22]=_zz_execute_SHIFT_RIGHT_1[22] _zz_execute_SHIFT_RIGHT_1[23]=_zz_execute_SHIFT_RIGHT_1[23] _zz_execute_SHIFT_RIGHT_1[24]=_zz_execute_SHIFT_RIGHT_1[24] _zz_execute_SHIFT_RIGHT_1[25]=_zz_execute_SHIFT_RIGHT_1[25] _zz_execute_SHIFT_RIGHT_1[26]=N_22651 _zz_execute_SHIFT_RIGHT_1[27]=_zz_execute_SHIFT_RIGHT_1[27] _zz_execute_SHIFT_RIGHT_1[28]=_zz_execute_SHIFT_RIGHT_1[28] _zz_execute_SHIFT_RIGHT_1[29]=_zz_execute_SHIFT_RIGHT_1[29] _zz_execute_SHIFT_RIGHT_1[30]=N_22652 _zz_execute_SHIFT_RIGHT_1[31]=_zz_execute_SHIFT_RIGHT_1[31] _zz_execute_SHIFT_RIGHT_1[32]=_zz_execute_SHIFT_RIGHT_1[32] _zz_execute_SRC1[0]=_zz_execute_SRC1[0] _zz_execute_SRC1[1]=_zz_execute_SRC1[1] _zz_execute_SRC1[2]=_zz_execute_SRC1[2] _zz_execute_SRC1[3]=_zz_execute_SRC1[3] _zz_execute_SRC1[4]=_zz_execute_SRC1[4] _zz_execute_SRC1[5]=_zz_execute_SRC1[5] _zz_execute_SRC1[6]=_zz_execute_SRC1[6] _zz_execute_SRC1[7]=_zz_execute_SRC1[7] _zz_execute_SRC1[8]=_zz_execute_SRC1[8] _zz_execute_SRC1[9]=_zz_execute_SRC1[9] _zz_execute_SRC1[10]=_zz_execute_SRC1[10] _zz_execute_SRC1[11]=_zz_execute_SRC1[11] _zz_execute_SRC1[12]=_zz_execute_SRC1[12] _zz_execute_SRC1[13]=_zz_execute_SRC1[13] _zz_execute_SRC1[14]=_zz_execute_SRC1[14] _zz_execute_SRC1[15]=_zz_execute_SRC1[15] _zz_execute_SRC1[16]=_zz_execute_SRC1[16] _zz_execute_SRC1[17]=_zz_execute_SRC1[17] _zz_execute_SRC1[18]=_zz_execute_SRC1[18] _zz_execute_SRC1[19]=_zz_execute_SRC1[19] _zz_execute_SRC1[20]=_zz_execute_SRC1[20] _zz_execute_SRC1[21]=_zz_execute_SRC1[21] _zz_execute_SRC1[22]=_zz_execute_SRC1[22] _zz_execute_SRC1[23]=_zz_execute_SRC1[23] _zz_execute_SRC1[24]=_zz_execute_SRC1[24] _zz_execute_SRC1[25]=_zz_execute_SRC1[25] _zz_execute_SRC1[26]=_zz_execute_SRC1[26] _zz_execute_SRC1[27]=_zz_execute_SRC1[27] _zz_execute_SRC1[28]=_zz_execute_SRC1[28] _zz_execute_SRC1[29]=_zz_execute_SRC1[29] _zz_execute_SRC1[30]=_zz_execute_SRC1[30] _zz_execute_SRC1[31]=_zz_execute_SRC1[31] _zz_execute_SRC1_0_iv_RNI93S73_0=_zz_execute_SRC1_0_iv_RNI93S73 _zz_execute_SRC1_0_iv_RNIB4PQ2_0=_zz_execute_SRC1_0_iv_RNIB4PQ2 _zz_execute_SRC1_0_iv_RNIEAQB3_0=_zz_execute_SRC1_0_iv_RNIEAQB3 _zz_execute_SRC1_0_iv_RNILDOQ2_0=_zz_execute_SRC1_0_iv_RNILDOQ2 _zz_execute_SRC1_0_iv_RNISU3R2_0=_zz_execute_SRC1_0_iv_RNISU3R2 _zz_execute_SRC1_0_iv_RNITNA53_0=_zz_execute_SRC1_0_iv_RNITNA53 _zz_execute_SRC2_5_0=_zz_execute_SRC2_5[0] _zz_execute_SRC2_5_1=_zz_execute_SRC2_5[1] _zz_execute_SRC2_5_10=_zz_execute_SRC2_5[10] _zz_execute_SRC2_5_15=_zz_execute_SRC2_5[15] _zz_execute_SRC2_5_18=_zz_execute_SRC2_5[18] _zz_execute_SRC2_5_2=_zz_execute_SRC2_5[2] _zz_execute_SRC2_5_24=_zz_execute_SRC2_5[24] _zz_execute_SRC2_5_25=_zz_execute_SRC2_5[25] _zz_execute_SRC2_5_29=_zz_execute_SRC2_5[29] _zz_execute_SRC2_5_3=_zz_execute_SRC2_5[3] _zz_execute_SRC2_5_30=_zz_execute_SRC2_5[30] _zz_execute_SRC2_5_4=_zz_execute_SRC2_5[4] _zz_execute_SrcPlugin_addSub_3[0]=_zz_execute_SrcPlugin_addSub_3[0] _zz_execute_SrcPlugin_addSub_3[1]=_zz_execute_SrcPlugin_addSub_3[1] _zz_execute_SrcPlugin_addSub_3[2]=_zz_execute_SrcPlugin_addSub_3[2] _zz_execute_SrcPlugin_addSub_3[3]=_zz_execute_SrcPlugin_addSub_3[3] _zz_execute_SrcPlugin_addSub_3[4]=_zz_execute_SrcPlugin_addSub_3[4] _zz_execute_SrcPlugin_addSub_3[5]=_zz_execute_SrcPlugin_addSub_3[5] _zz_execute_SrcPlugin_addSub_3[6]=_zz_execute_SrcPlugin_addSub_3[6] _zz_execute_SrcPlugin_addSub_3[7]=_zz_execute_SrcPlugin_addSub_3[7] _zz_execute_SrcPlugin_addSub_3[8]=_zz_execute_SrcPlugin_addSub_3[8] _zz_execute_SrcPlugin_addSub_3[9]=_zz_execute_SrcPlugin_addSub_3[9] _zz_execute_SrcPlugin_addSub_3[10]=N_22615 _zz_execute_SrcPlugin_addSub_3[11]=N_22616 _zz_execute_SrcPlugin_addSub_3[12]=_zz_execute_SrcPlugin_addSub_3[12] _zz_execute_SrcPlugin_addSub_3[13]=_zz_execute_SrcPlugin_addSub_3[13] _zz_execute_SrcPlugin_addSub_3[14]=N_22617 _zz_execute_SrcPlugin_addSub_3[15]=_zz_execute_SrcPlugin_addSub_3[15] _zz_execute_SrcPlugin_addSub_3[16]=_zz_execute_SrcPlugin_addSub_3[16] _zz_execute_SrcPlugin_addSub_3[17]=_zz_execute_SrcPlugin_addSub_3[17] _zz_execute_SrcPlugin_addSub_3[18]=N_22618 _zz_execute_SrcPlugin_addSub_3[19]=_zz_execute_SrcPlugin_addSub_3[19] _zz_execute_SrcPlugin_addSub_3[20]=_zz_execute_SrcPlugin_addSub_3[20] _zz_execute_SrcPlugin_addSub_3[21]=_zz_execute_SrcPlugin_addSub_3[21] _zz_execute_SrcPlugin_addSub_3[22]=_zz_execute_SrcPlugin_addSub_3[22] _zz_execute_SrcPlugin_addSub_3[23]=_zz_execute_SrcPlugin_addSub_3[23] _zz_execute_SrcPlugin_addSub_3[24]=_zz_execute_SrcPlugin_addSub_3[24] _zz_execute_SrcPlugin_addSub_3[25]=N_22619 _zz_execute_SrcPlugin_addSub_3[26]=_zz_execute_SrcPlugin_addSub_3[26] _zz_execute_SrcPlugin_addSub_3[27]=_zz_execute_SrcPlugin_addSub_3[27] _zz_execute_SrcPlugin_addSub_3[28]=N_22620 _zz_execute_SrcPlugin_addSub_3[29]=_zz_execute_SrcPlugin_addSub_3[29] _zz_execute_SrcPlugin_addSub_3[30]=_zz_execute_SrcPlugin_addSub_3[30] _zz_iBus_rsp_valid=_zz_iBus_rsp_valid _zz_memory_DivPlugin_rs2_1z=_zz_memory_DivPlugin_rs2 _zz_when_CsrPlugin_l952_1_i_1z=_zz_when_CsrPlugin_l952_1_i _zz_when_CsrPlugin_l952_2=_zz_when_CsrPlugin_l952_2 _zz_writeBack_DBusCachedPlugin_rspShifted_0=_zz_writeBack_DBusCachedPlugin_rspShifted[2] _zz_writeBack_DBusCachedPlugin_rspShifted_5=_zz_writeBack_DBusCachedPlugin_rspShifted[7] builder_array_muxed0[0]=builder_array_muxed0[0] builder_array_muxed0[1]=builder_array_muxed0[1] builder_array_muxed0[2]=builder_array_muxed0[2] builder_array_muxed0[3]=N_22641 builder_array_muxed0[4]=builder_array_muxed0[4] builder_array_muxed0[5]=builder_array_muxed0[5] builder_array_muxed0[6]=builder_array_muxed0[6] builder_array_muxed0[7]=builder_array_muxed0[7] builder_array_muxed0[8]=builder_array_muxed0[8] builder_array_muxed0[9]=builder_array_muxed0[9] builder_array_muxed0[10]=builder_array_muxed0[10] builder_array_muxed0[11]=builder_array_muxed0[11] builder_array_muxed0[12]=builder_array_muxed0[12] builder_array_muxed0[13]=builder_array_muxed0[13] builder_array_muxed1[0]=builder_array_muxed1[0] builder_array_muxed1[1]=builder_array_muxed1[1] builder_array_muxed1[2]=builder_array_muxed1[2] builder_array_muxed1[3]=builder_array_muxed1[3] builder_array_muxed1[4]=builder_array_muxed1[4] builder_array_muxed1[5]=builder_array_muxed1[5] builder_array_muxed1[6]=builder_array_muxed1[6] builder_array_muxed1[7]=builder_array_muxed1[7] builder_array_muxed1[8]=builder_array_muxed1[8] builder_array_muxed1[9]=builder_array_muxed1[9] builder_array_muxed1[10]=builder_array_muxed1[10] builder_array_muxed1[11]=builder_array_muxed1[11] builder_array_muxed1[12]=builder_array_muxed1[12] builder_array_muxed1[13]=builder_array_muxed1[13] builder_array_muxed1[14]=builder_array_muxed1[14] builder_array_muxed1[15]=builder_array_muxed1[15] builder_array_muxed1[16]=builder_array_muxed1[16] builder_array_muxed1[17]=builder_array_muxed1[17] builder_array_muxed1[18]=builder_array_muxed1[18] builder_array_muxed1[19]=builder_array_muxed1[19] builder_array_muxed1[20]=builder_array_muxed1[20] builder_array_muxed1[21]=builder_array_muxed1[21] builder_array_muxed1[22]=builder_array_muxed1[22] builder_array_muxed1[23]=builder_array_muxed1[23] builder_array_muxed1[24]=builder_array_muxed1[24] builder_array_muxed1[25]=builder_array_muxed1[25] builder_array_muxed1[26]=N_22627 builder_array_muxed1[27]=builder_array_muxed1[27] builder_array_muxed1[28]=builder_array_muxed1[28] builder_array_muxed1[29]=builder_array_muxed1[29] builder_array_muxed1[30]=builder_array_muxed1[30] builder_array_muxed1[31]=builder_array_muxed1[31] builder_basesoc_adr_0=builder_basesoc_adr[0] builder_basesoc_adr_1=builder_basesoc_adr[1] builder_basesoc_adr_2=builder_basesoc_adr[2] builder_basesoc_adr_3=builder_basesoc_adr[3] builder_basesoc_adr_4=builder_basesoc_adr[4] builder_basesoc_adr_5=builder_basesoc_adr[5] builder_basesoc_adr_8=builder_basesoc_adr_Z builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z=builder_basesoc_next_state_0_sqmuxa_0_a2dup builder_basesoc_next_state_1_sqmuxa_1_1z=builder_basesoc_next_state_1_sqmuxa_1 builder_basesoc_rs232phyrx_state=builder_basesoc_rs232phyrx_state builder_basesoc_rs232phytx_state=builder_basesoc_rs232phytx_state builder_basesoc_state=builder_basesoc_state builder_basesoc_we=builder_basesoc_we builder_count_1=builder_count_1 builder_count_1_2_0=builder_count_1_2_0 builder_count_1_2_10=builder_count_1_2_10 builder_count_1_2_11=builder_count_1_2_11 builder_count_1_2_12=builder_count_1_2_12 builder_count_1_2_13=builder_count_1_2_13 builder_count_1_2_3=builder_count_1_2_3 builder_count_1_2_8=builder_count_1_2_8 builder_count_1_cry_11_0_S1=builder_count_1_cry_11_0_S1 builder_count_1_cry_15_0_S0=builder_count_1_cry_15_0_S0 builder_count_r_0=builder_count_r_0 builder_count_r_3=builder_count_r_3 builder_csr_bankarray_csrbank0_sel_1_1z=builder_csr_bankarray_csrbank0_sel_1 builder_csr_bankarray_csrbank0_sel_2=builder_csr_bankarray_csrbank0_sel_2 builder_csr_bankarray_csrbank1_out0_re_1z=builder_csr_bankarray_csrbank1_out0_re builder_csr_bankarray_csrbank2_reload0_re_1z=builder_csr_bankarray_csrbank2_reload0_re builder_csr_bankarray_csrbank2_sel_1z=builder_csr_bankarray_csrbank2_sel builder_csr_bankarray_csrbank3_ev_enable0_re_1z=builder_csr_bankarray_csrbank3_ev_enable0_re builder_csr_bankarray_csrbank3_sel=builder_csr_bankarray_csrbank3_sel builder_csr_bankarray_csrbank3_sel_a0_a0_3_4=builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 builder_csr_bankarray_dat_r[1]=builder_csr_bankarray_dat_r[1] builder_csr_bankarray_dat_r[2]=builder_csr_bankarray_dat_r[2] builder_csr_bankarray_dat_r[3]=builder_csr_bankarray_dat_r[3] builder_csr_bankarray_dat_r[4]=builder_csr_bankarray_dat_r[4] builder_csr_bankarray_dat_r[5]=N_22642 builder_csr_bankarray_dat_r[6]=builder_csr_bankarray_dat_r[6] builder_csr_bankarray_dat_r[7]=builder_csr_bankarray_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[0]=builder_csr_bankarray_interface0_bank_bus_dat_r[0] builder_csr_bankarray_interface0_bank_bus_dat_r[1]=N_22639 builder_csr_bankarray_interface0_bank_bus_dat_r[2]=builder_csr_bankarray_interface0_bank_bus_dat_r[2] builder_csr_bankarray_interface0_bank_bus_dat_r[3]=builder_csr_bankarray_interface0_bank_bus_dat_r[3] builder_csr_bankarray_interface0_bank_bus_dat_r[4]=builder_csr_bankarray_interface0_bank_bus_dat_r[4] builder_csr_bankarray_interface0_bank_bus_dat_r[5]=builder_csr_bankarray_interface0_bank_bus_dat_r[5] builder_csr_bankarray_interface0_bank_bus_dat_r[6]=builder_csr_bankarray_interface0_bank_bus_dat_r[6] builder_csr_bankarray_interface0_bank_bus_dat_r[7]=builder_csr_bankarray_interface0_bank_bus_dat_r[7] builder_csr_bankarray_interface0_bank_bus_dat_r[8]=builder_csr_bankarray_interface0_bank_bus_dat_r[8] builder_csr_bankarray_interface0_bank_bus_dat_r[9]=builder_csr_bankarray_interface0_bank_bus_dat_r[9] builder_csr_bankarray_interface0_bank_bus_dat_r[10]=builder_csr_bankarray_interface0_bank_bus_dat_r[10] builder_csr_bankarray_interface0_bank_bus_dat_r[11]=builder_csr_bankarray_interface0_bank_bus_dat_r[11] builder_csr_bankarray_interface0_bank_bus_dat_r[12]=builder_csr_bankarray_interface0_bank_bus_dat_r[12] builder_csr_bankarray_interface0_bank_bus_dat_r[13]=builder_csr_bankarray_interface0_bank_bus_dat_r[13] builder_csr_bankarray_interface0_bank_bus_dat_r[14]=builder_csr_bankarray_interface0_bank_bus_dat_r[14] builder_csr_bankarray_interface0_bank_bus_dat_r[15]=builder_csr_bankarray_interface0_bank_bus_dat_r[15] builder_csr_bankarray_interface0_bank_bus_dat_r[16]=builder_csr_bankarray_interface0_bank_bus_dat_r[16] builder_csr_bankarray_interface0_bank_bus_dat_r[17]=builder_csr_bankarray_interface0_bank_bus_dat_r[17] builder_csr_bankarray_interface0_bank_bus_dat_r[18]=builder_csr_bankarray_interface0_bank_bus_dat_r[18] builder_csr_bankarray_interface0_bank_bus_dat_r[19]=builder_csr_bankarray_interface0_bank_bus_dat_r[19] builder_csr_bankarray_interface0_bank_bus_dat_r[20]=builder_csr_bankarray_interface0_bank_bus_dat_r[20] builder_csr_bankarray_interface0_bank_bus_dat_r[21]=builder_csr_bankarray_interface0_bank_bus_dat_r[21] builder_csr_bankarray_interface0_bank_bus_dat_r[22]=builder_csr_bankarray_interface0_bank_bus_dat_r[22] builder_csr_bankarray_interface0_bank_bus_dat_r[23]=builder_csr_bankarray_interface0_bank_bus_dat_r[23] builder_csr_bankarray_interface0_bank_bus_dat_r[24]=builder_csr_bankarray_interface0_bank_bus_dat_r[24] builder_csr_bankarray_interface0_bank_bus_dat_r[25]=builder_csr_bankarray_interface0_bank_bus_dat_r[25] builder_csr_bankarray_interface0_bank_bus_dat_r[26]=builder_csr_bankarray_interface0_bank_bus_dat_r[26] builder_csr_bankarray_interface0_bank_bus_dat_r[27]=builder_csr_bankarray_interface0_bank_bus_dat_r[27] builder_csr_bankarray_interface0_bank_bus_dat_r[28]=builder_csr_bankarray_interface0_bank_bus_dat_r[28] builder_csr_bankarray_interface0_bank_bus_dat_r[29]=builder_csr_bankarray_interface0_bank_bus_dat_r[29] builder_csr_bankarray_interface0_bank_bus_dat_r[30]=builder_csr_bankarray_interface0_bank_bus_dat_r[30] builder_csr_bankarray_interface0_bank_bus_dat_r[31]=builder_csr_bankarray_interface0_bank_bus_dat_r[31] builder_csr_bankarray_interface0_bank_bus_dat_r10=builder_csr_bankarray_interface0_bank_bus_dat_r10 builder_csr_bankarray_interface0_bank_bus_dat_r10_1=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z builder_csr_bankarray_interface0_bank_bus_dat_r8=builder_csr_bankarray_interface0_bank_bus_dat_r8 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz builder_csr_bankarray_interface0_bank_bus_dat_r9=builder_csr_bankarray_interface0_bank_bus_dat_r9 builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[0] builder_csr_bankarray_interface0_bank_bus_dat_r_6[1]=N_22621 builder_csr_bankarray_interface0_bank_bus_dat_r_6[2]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[2] builder_csr_bankarray_interface0_bank_bus_dat_r_6[3]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[3] builder_csr_bankarray_interface0_bank_bus_dat_r_6[4]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[4] builder_csr_bankarray_interface0_bank_bus_dat_r_6[5]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[5] builder_csr_bankarray_interface0_bank_bus_dat_r_6[6]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[6] builder_csr_bankarray_interface0_bank_bus_dat_r_6[7]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[7] builder_csr_bankarray_interface0_bank_bus_dat_r_6[8]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[8] builder_csr_bankarray_interface0_bank_bus_dat_r_6[9]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[9] builder_csr_bankarray_interface0_bank_bus_dat_r_6[10]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[10] builder_csr_bankarray_interface0_bank_bus_dat_r_6[11]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[11] builder_csr_bankarray_interface0_bank_bus_dat_r_6[12]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[12] builder_csr_bankarray_interface0_bank_bus_dat_r_6[13]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[13] builder_csr_bankarray_interface0_bank_bus_dat_r_6[14]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[14] builder_csr_bankarray_interface0_bank_bus_dat_r_6[15]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[15] builder_csr_bankarray_interface0_bank_bus_dat_r_6[16]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[16] builder_csr_bankarray_interface0_bank_bus_dat_r_6[17]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[17] builder_csr_bankarray_interface0_bank_bus_dat_r_6[18]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[18] builder_csr_bankarray_interface0_bank_bus_dat_r_6[19]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[19] builder_csr_bankarray_interface0_bank_bus_dat_r_6[20]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[20] builder_csr_bankarray_interface0_bank_bus_dat_r_6[21]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[21] builder_csr_bankarray_interface0_bank_bus_dat_r_6[22]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[22] builder_csr_bankarray_interface0_bank_bus_dat_r_6[23]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[23] builder_csr_bankarray_interface0_bank_bus_dat_r_6[24]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[24] builder_csr_bankarray_interface0_bank_bus_dat_r_6[25]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[25] builder_csr_bankarray_interface0_bank_bus_dat_r_6[26]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[26] builder_csr_bankarray_interface0_bank_bus_dat_r_6[27]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[27] builder_csr_bankarray_interface0_bank_bus_dat_r_6[28]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[28] builder_csr_bankarray_interface0_bank_bus_dat_r_6[29]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[29] builder_csr_bankarray_interface0_bank_bus_dat_r_6[30]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[30] builder_csr_bankarray_interface0_bank_bus_dat_r_6[31]=builder_csr_bankarray_interface0_bank_bus_dat_r_6[31] builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso=builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso builder_csr_bankarray_interface1_bank_bus_dat_r[0]=builder_csr_bankarray_interface1_bank_bus_dat_r[0] builder_csr_bankarray_interface1_bank_bus_dat_r[1]=builder_csr_bankarray_interface1_bank_bus_dat_r[1] builder_csr_bankarray_interface1_bank_bus_dat_r[2]=builder_csr_bankarray_interface1_bank_bus_dat_r[2] builder_csr_bankarray_interface1_bank_bus_dat_r[3]=builder_csr_bankarray_interface1_bank_bus_dat_r[3] builder_csr_bankarray_interface1_bank_bus_dat_r[4]=builder_csr_bankarray_interface1_bank_bus_dat_r[4] builder_csr_bankarray_interface1_bank_bus_dat_r[5]=builder_csr_bankarray_interface1_bank_bus_dat_r[5] builder_csr_bankarray_interface1_bank_bus_dat_r[6]=builder_csr_bankarray_interface1_bank_bus_dat_r[6] builder_csr_bankarray_interface1_bank_bus_dat_r[7]=builder_csr_bankarray_interface1_bank_bus_dat_r[7] builder_csr_bankarray_interface1_bank_bus_dat_r[8]=builder_csr_bankarray_interface1_bank_bus_dat_r[8] builder_csr_bankarray_interface1_bank_bus_dat_r[9]=builder_csr_bankarray_interface1_bank_bus_dat_r[9] builder_csr_bankarray_interface1_bank_bus_dat_r[10]=builder_csr_bankarray_interface1_bank_bus_dat_r[10] builder_csr_bankarray_interface1_bank_bus_dat_r[11]=builder_csr_bankarray_interface1_bank_bus_dat_r[11] builder_csr_bankarray_interface1_bank_bus_dat_r[12]=builder_csr_bankarray_interface1_bank_bus_dat_r[12] builder_csr_bankarray_interface1_bank_bus_dat_r[13]=builder_csr_bankarray_interface1_bank_bus_dat_r[13] builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i=builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i builder_csr_bankarray_interface2_bank_bus_dat_r[0]=builder_csr_bankarray_interface2_bank_bus_dat_r[0] builder_csr_bankarray_interface2_bank_bus_dat_r[1]=builder_csr_bankarray_interface2_bank_bus_dat_r[1] builder_csr_bankarray_interface2_bank_bus_dat_r[2]=builder_csr_bankarray_interface2_bank_bus_dat_r[2] builder_csr_bankarray_interface2_bank_bus_dat_r[3]=builder_csr_bankarray_interface2_bank_bus_dat_r[3] builder_csr_bankarray_interface2_bank_bus_dat_r[4]=builder_csr_bankarray_interface2_bank_bus_dat_r[4] builder_csr_bankarray_interface2_bank_bus_dat_r[5]=builder_csr_bankarray_interface2_bank_bus_dat_r[5] builder_csr_bankarray_interface2_bank_bus_dat_r[6]=builder_csr_bankarray_interface2_bank_bus_dat_r[6] builder_csr_bankarray_interface2_bank_bus_dat_r[7]=builder_csr_bankarray_interface2_bank_bus_dat_r[7] builder_csr_bankarray_interface2_bank_bus_dat_r[8]=builder_csr_bankarray_interface2_bank_bus_dat_r[8] builder_csr_bankarray_interface2_bank_bus_dat_r[9]=builder_csr_bankarray_interface2_bank_bus_dat_r[9] builder_csr_bankarray_interface2_bank_bus_dat_r[10]=builder_csr_bankarray_interface2_bank_bus_dat_r[10] builder_csr_bankarray_interface2_bank_bus_dat_r[11]=builder_csr_bankarray_interface2_bank_bus_dat_r[11] builder_csr_bankarray_interface2_bank_bus_dat_r[12]=builder_csr_bankarray_interface2_bank_bus_dat_r[12] builder_csr_bankarray_interface2_bank_bus_dat_r[13]=builder_csr_bankarray_interface2_bank_bus_dat_r[13] builder_csr_bankarray_interface2_bank_bus_dat_r[14]=builder_csr_bankarray_interface2_bank_bus_dat_r[14] builder_csr_bankarray_interface2_bank_bus_dat_r[15]=builder_csr_bankarray_interface2_bank_bus_dat_r[15] builder_csr_bankarray_interface2_bank_bus_dat_r[16]=builder_csr_bankarray_interface2_bank_bus_dat_r[16] builder_csr_bankarray_interface2_bank_bus_dat_r[17]=builder_csr_bankarray_interface2_bank_bus_dat_r[17] builder_csr_bankarray_interface2_bank_bus_dat_r[18]=builder_csr_bankarray_interface2_bank_bus_dat_r[18] builder_csr_bankarray_interface2_bank_bus_dat_r[19]=builder_csr_bankarray_interface2_bank_bus_dat_r[19] builder_csr_bankarray_interface2_bank_bus_dat_r[20]=builder_csr_bankarray_interface2_bank_bus_dat_r[20] builder_csr_bankarray_interface2_bank_bus_dat_r[21]=builder_csr_bankarray_interface2_bank_bus_dat_r[21] builder_csr_bankarray_interface2_bank_bus_dat_r[22]=builder_csr_bankarray_interface2_bank_bus_dat_r[22] builder_csr_bankarray_interface2_bank_bus_dat_r[23]=builder_csr_bankarray_interface2_bank_bus_dat_r[23] builder_csr_bankarray_interface2_bank_bus_dat_r[24]=builder_csr_bankarray_interface2_bank_bus_dat_r[24] builder_csr_bankarray_interface2_bank_bus_dat_r[25]=builder_csr_bankarray_interface2_bank_bus_dat_r[25] builder_csr_bankarray_interface2_bank_bus_dat_r[26]=builder_csr_bankarray_interface2_bank_bus_dat_r[26] builder_csr_bankarray_interface2_bank_bus_dat_r[27]=builder_csr_bankarray_interface2_bank_bus_dat_r[27] builder_csr_bankarray_interface2_bank_bus_dat_r[28]=builder_csr_bankarray_interface2_bank_bus_dat_r[28] builder_csr_bankarray_interface2_bank_bus_dat_r[29]=builder_csr_bankarray_interface2_bank_bus_dat_r[29] builder_csr_bankarray_interface2_bank_bus_dat_r[30]=builder_csr_bankarray_interface2_bank_bus_dat_r[30] builder_csr_bankarray_interface2_bank_bus_dat_r[31]=builder_csr_bankarray_interface2_bank_bus_dat_r[31] builder_csr_bankarray_interface2_bank_bus_dat_r20=builder_csr_bankarray_interface2_bank_bus_dat_r20 builder_csr_bankarray_interface2_bank_bus_dat_r21_2=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 builder_csr_bankarray_interface2_bank_bus_dat_r22_1=builder_csr_bankarray_interface2_bank_bus_dat_r22_1 builder_csr_bankarray_interface2_bank_bus_dat_r23=builder_csr_bankarray_interface2_bank_bus_dat_r23 builder_csr_bankarray_interface2_bank_bus_dat_r24=builder_csr_bankarray_interface2_bank_bus_dat_r24 builder_csr_bankarray_interface2_bank_bus_dat_r_11[1]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[1] builder_csr_bankarray_interface2_bank_bus_dat_r_11[2]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[2] builder_csr_bankarray_interface2_bank_bus_dat_r_11[3]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[3] builder_csr_bankarray_interface2_bank_bus_dat_r_11[4]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[4] builder_csr_bankarray_interface2_bank_bus_dat_r_11[5]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[5] builder_csr_bankarray_interface2_bank_bus_dat_r_11[6]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[6] builder_csr_bankarray_interface2_bank_bus_dat_r_11[7]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[7] builder_csr_bankarray_interface2_bank_bus_dat_r_11[8]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[8] builder_csr_bankarray_interface2_bank_bus_dat_r_11[9]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[9] builder_csr_bankarray_interface2_bank_bus_dat_r_11[10]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[10] builder_csr_bankarray_interface2_bank_bus_dat_r_11[11]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[11] builder_csr_bankarray_interface2_bank_bus_dat_r_11[12]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[12] builder_csr_bankarray_interface2_bank_bus_dat_r_11[13]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[13] builder_csr_bankarray_interface2_bank_bus_dat_r_11[14]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[14] builder_csr_bankarray_interface2_bank_bus_dat_r_11[15]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[15] builder_csr_bankarray_interface2_bank_bus_dat_r_11[16]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[16] builder_csr_bankarray_interface2_bank_bus_dat_r_11[17]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[17] builder_csr_bankarray_interface2_bank_bus_dat_r_11[18]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[18] builder_csr_bankarray_interface2_bank_bus_dat_r_11[19]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[19] builder_csr_bankarray_interface2_bank_bus_dat_r_11[20]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[20] builder_csr_bankarray_interface2_bank_bus_dat_r_11[21]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[21] builder_csr_bankarray_interface2_bank_bus_dat_r_11[22]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[22] builder_csr_bankarray_interface2_bank_bus_dat_r_11[23]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[23] builder_csr_bankarray_interface2_bank_bus_dat_r_11[24]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[24] builder_csr_bankarray_interface2_bank_bus_dat_r_11[25]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[25] builder_csr_bankarray_interface2_bank_bus_dat_r_11[26]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[26] builder_csr_bankarray_interface2_bank_bus_dat_r_11[27]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[27] builder_csr_bankarray_interface2_bank_bus_dat_r_11[28]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[28] builder_csr_bankarray_interface2_bank_bus_dat_r_11[29]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[29] builder_csr_bankarray_interface2_bank_bus_dat_r_11[30]=N_22653 builder_csr_bankarray_interface2_bank_bus_dat_r_11[31]=builder_csr_bankarray_interface2_bank_bus_dat_r_11[31] builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa builder_csr_bankarray_interface3_bank_bus_dat_r[0]=builder_csr_bankarray_interface3_bank_bus_dat_r[0] builder_csr_bankarray_interface3_bank_bus_dat_r[1]=builder_csr_bankarray_interface3_bank_bus_dat_r[1] builder_csr_bankarray_interface3_bank_bus_dat_r[2]=builder_csr_bankarray_interface3_bank_bus_dat_r[2] builder_csr_bankarray_interface3_bank_bus_dat_r[3]=builder_csr_bankarray_interface3_bank_bus_dat_r[3] builder_csr_bankarray_interface3_bank_bus_dat_r[4]=builder_csr_bankarray_interface3_bank_bus_dat_r[4] builder_csr_bankarray_interface3_bank_bus_dat_r[5]=builder_csr_bankarray_interface3_bank_bus_dat_r[5] builder_csr_bankarray_interface3_bank_bus_dat_r[6]=builder_csr_bankarray_interface3_bank_bus_dat_r[6] builder_csr_bankarray_interface3_bank_bus_dat_r[7]=builder_csr_bankarray_interface3_bank_bus_dat_r[7] builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z builder_csr_bankarray_interface3_bank_bus_dat_r_11[0]=builder_csr_bankarray_interface3_bank_bus_dat_r_11[0] builder_csr_bankarray_interface3_bank_bus_dat_r_11[1]=builder_csr_bankarray_interface3_bank_bus_dat_r_11[1] builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa=builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa builder_csr_bankarray_sel_r=builder_csr_bankarray_sel_r builder_csr_bankarray_sel_r_r_0_a2_1z=builder_csr_bankarray_sel_r_r_0_a2 builder_done_1z=builder_done builder_grant=builder_grant builder_grant_fast=builder_grant_fast builder_grant_rep1=builder_grant_rep1 builder_grant_rep2=builder_grant_rep2 builder_m2_0_a2_2=builder_m2_0_a2_2 builder_regs1=builder_regs1 builder_shared_dat_r[0]=builder_shared_dat_r[0] builder_shared_dat_r[1]=builder_shared_dat_r[1] builder_shared_dat_r[2]=builder_shared_dat_r[2] builder_shared_dat_r[3]=builder_shared_dat_r[3] builder_shared_dat_r[4]=builder_shared_dat_r[4] builder_shared_dat_r[5]=builder_shared_dat_r[5] builder_shared_dat_r[6]=builder_shared_dat_r[6] builder_shared_dat_r[7]=builder_shared_dat_r[7] builder_shared_dat_r[8]=builder_shared_dat_r[8] builder_shared_dat_r[9]=builder_shared_dat_r[9] builder_shared_dat_r[10]=builder_shared_dat_r[10] builder_shared_dat_r[11]=builder_shared_dat_r[11] builder_shared_dat_r[12]=builder_shared_dat_r[12] builder_shared_dat_r[13]=builder_shared_dat_r[13] builder_shared_dat_r[14]=builder_shared_dat_r[14] builder_shared_dat_r[15]=builder_shared_dat_r[15] builder_shared_dat_r[16]=builder_shared_dat_r[16] builder_shared_dat_r[17]=builder_shared_dat_r[17] builder_shared_dat_r[18]=builder_shared_dat_r[18] builder_shared_dat_r[19]=builder_shared_dat_r[19] builder_shared_dat_r[20]=builder_shared_dat_r[20] builder_shared_dat_r[21]=builder_shared_dat_r[21] builder_shared_dat_r[22]=builder_shared_dat_r[22] builder_shared_dat_r[23]=builder_shared_dat_r[23] builder_shared_dat_r[24]=builder_shared_dat_r[24] builder_shared_dat_r[25]=builder_shared_dat_r[25] builder_shared_dat_r[26]=builder_shared_dat_r[26] builder_shared_dat_r[27]=builder_shared_dat_r[27] builder_shared_dat_r[28]=builder_shared_dat_r[28] builder_shared_dat_r[29]=builder_shared_dat_r[29] builder_shared_dat_r[30]=builder_shared_dat_r[30] builder_shared_dat_r[31]=builder_shared_dat_r[31] builder_slave_sel_2_0=builder_slave_sel_2_0 builder_slave_sel_2_0_a2_0_8_0=builder_slave_sel_2_0_a2_0_8 builder_slave_sel_r[0]=builder_slave_sel_r[0] builder_slave_sel_r[1]=builder_slave_sel_r[1] builder_slave_sel_r[2]=builder_slave_sel_r[2] builder_slave_sel_r_r_0_a2_0=builder_slave_sel_r_r_0_a2_0 builder_slave_sel_r_r_0_a2_0_out=builder_slave_sel_r_r_0_a2_0_out builder_wait=builder_wait dBusWishbone_DAT_MISO_regNext[0]=dBusWishbone_DAT_MISO_regNext[0] dBusWishbone_DAT_MISO_regNext[1]=dBusWishbone_DAT_MISO_regNext[1] dBusWishbone_DAT_MISO_regNext[2]=dBusWishbone_DAT_MISO_regNext[2] dBusWishbone_DAT_MISO_regNext[3]=dBusWishbone_DAT_MISO_regNext[3] dBusWishbone_DAT_MISO_regNext[4]=dBusWishbone_DAT_MISO_regNext[4] dBusWishbone_DAT_MISO_regNext[5]=dBusWishbone_DAT_MISO_regNext[5] dBusWishbone_DAT_MISO_regNext[6]=dBusWishbone_DAT_MISO_regNext[6] dBusWishbone_DAT_MISO_regNext[7]=dBusWishbone_DAT_MISO_regNext[7] dBusWishbone_DAT_MISO_regNext[8]=dBusWishbone_DAT_MISO_regNext[8] dBusWishbone_DAT_MISO_regNext[9]=dBusWishbone_DAT_MISO_regNext[9] dBusWishbone_DAT_MISO_regNext[10]=dBusWishbone_DAT_MISO_regNext[10] dBusWishbone_DAT_MISO_regNext[11]=dBusWishbone_DAT_MISO_regNext[11] dBusWishbone_DAT_MISO_regNext[12]=dBusWishbone_DAT_MISO_regNext[12] dBusWishbone_DAT_MISO_regNext[13]=dBusWishbone_DAT_MISO_regNext[13] dBusWishbone_DAT_MISO_regNext[14]=dBusWishbone_DAT_MISO_regNext[14] dBusWishbone_DAT_MISO_regNext[15]=dBusWishbone_DAT_MISO_regNext[15] dBusWishbone_DAT_MISO_regNext[16]=dBusWishbone_DAT_MISO_regNext[16] dBusWishbone_DAT_MISO_regNext[17]=dBusWishbone_DAT_MISO_regNext[17] dBusWishbone_DAT_MISO_regNext[18]=dBusWishbone_DAT_MISO_regNext[18] dBusWishbone_DAT_MISO_regNext[19]=dBusWishbone_DAT_MISO_regNext[19] dBusWishbone_DAT_MISO_regNext[20]=dBusWishbone_DAT_MISO_regNext[20] dBusWishbone_DAT_MISO_regNext[21]=dBusWishbone_DAT_MISO_regNext[21] dBusWishbone_DAT_MISO_regNext[22]=dBusWishbone_DAT_MISO_regNext[22] dBusWishbone_DAT_MISO_regNext[23]=dBusWishbone_DAT_MISO_regNext[23] dBusWishbone_DAT_MISO_regNext[24]=dBusWishbone_DAT_MISO_regNext[24] dBusWishbone_DAT_MISO_regNext[25]=dBusWishbone_DAT_MISO_regNext[25] dBusWishbone_DAT_MISO_regNext[26]=dBusWishbone_DAT_MISO_regNext[26] dBusWishbone_DAT_MISO_regNext[27]=dBusWishbone_DAT_MISO_regNext[27] dBusWishbone_DAT_MISO_regNext[28]=dBusWishbone_DAT_MISO_regNext[28] dBusWishbone_DAT_MISO_regNext[29]=dBusWishbone_DAT_MISO_regNext[29] dBusWishbone_DAT_MISO_regNext[30]=dBusWishbone_DAT_MISO_regNext[30] dBusWishbone_DAT_MISO_regNext[31]=dBusWishbone_DAT_MISO_regNext[31] dataCache_1_io_cpu_execute_refilling=dataCache_1_io_cpu_execute_refilling dataCache_1_io_cpu_redo=dataCache_1_io_cpu_redo dataCache_1_io_cpu_writeBack_accessError=dataCache_1_io_cpu_writeBack_accessError dataCache_1_io_cpu_writeBack_data_0=dataCache_1_io_cpu_writeBack_data[3] dataCache_1_io_cpu_writeBack_data_1=dataCache_1_io_cpu_writeBack_data[4] dataCache_1_io_cpu_writeBack_data_11=dataCache_1_io_cpu_writeBack_data[14] dataCache_1_io_cpu_writeBack_data_13=dataCache_1_io_cpu_writeBack_data[16] dataCache_1_io_cpu_writeBack_data_14=dataCache_1_io_cpu_writeBack_data[17] dataCache_1_io_cpu_writeBack_data_15=dataCache_1_io_cpu_writeBack_data[18] dataCache_1_io_cpu_writeBack_data_16=dataCache_1_io_cpu_writeBack_data[19] dataCache_1_io_cpu_writeBack_data_17=dataCache_1_io_cpu_writeBack_data[20] dataCache_1_io_cpu_writeBack_data_18=dataCache_1_io_cpu_writeBack_data[21] dataCache_1_io_cpu_writeBack_data_19=dataCache_1_io_cpu_writeBack_data[22] dataCache_1_io_cpu_writeBack_data_20=dataCache_1_io_cpu_writeBack_data[23] dataCache_1_io_cpu_writeBack_data_21=dataCache_1_io_cpu_writeBack_data[24] dataCache_1_io_cpu_writeBack_data_22=dataCache_1_io_cpu_writeBack_data[25] dataCache_1_io_cpu_writeBack_data_23=dataCache_1_io_cpu_writeBack_data[26] dataCache_1_io_cpu_writeBack_data_24=dataCache_1_io_cpu_writeBack_data[27] dataCache_1_io_cpu_writeBack_data_25=dataCache_1_io_cpu_writeBack_data[28] dataCache_1_io_cpu_writeBack_data_26=dataCache_1_io_cpu_writeBack_data[29] dataCache_1_io_cpu_writeBack_data_27=dataCache_1_io_cpu_writeBack_data[30] dataCache_1_io_cpu_writeBack_data_28=dataCache_1_io_cpu_writeBack_data[31] dataCache_1_io_cpu_writeBack_data_3=dataCache_1_io_cpu_writeBack_data[6] dataCache_1_io_cpu_writeBack_data_5=dataCache_1_io_cpu_writeBack_data[8] dataCache_1_io_cpu_writeBack_data_8=dataCache_1_io_cpu_writeBack_data[11] dataCache_1_io_cpu_writeBack_data_9=dataCache_1_io_cpu_writeBack_data[12] dataCache_1_io_cpu_writeBack_isValid_1z=dataCache_1_io_cpu_writeBack_isValid dataCache_1_io_cpu_writeBack_unalignedAccess=dataCache_1_io_cpu_writeBack_unalignedAccess dataCache_1_io_mem_cmd_payload_address[6]=dataCache_1_io_mem_cmd_payload_address[6] dataCache_1_io_mem_cmd_payload_address[7]=dataCache_1_io_mem_cmd_payload_address[7] dataCache_1_io_mem_cmd_payload_address[8]=dataCache_1_io_mem_cmd_payload_address[8] dataCache_1_io_mem_cmd_payload_address[9]=dataCache_1_io_mem_cmd_payload_address[9] dataCache_1_io_mem_cmd_payload_address[10]=N_22630 dataCache_1_io_mem_cmd_payload_address[11]=dataCache_1_io_mem_cmd_payload_address[11] dataCache_1_io_mem_cmd_payload_data_0=dataCache_1_io_mem_cmd_payload_data[0] dataCache_1_io_mem_cmd_payload_data_11=dataCache_1_io_mem_cmd_payload_data[11] dataCache_1_io_mem_cmd_payload_data_12=dataCache_1_io_mem_cmd_payload_data[12] dataCache_1_io_mem_cmd_payload_data_15=dataCache_1_io_mem_cmd_payload_data[15] dataCache_1_io_mem_cmd_payload_data_19=dataCache_1_io_mem_cmd_payload_data[19] dataCache_1_io_mem_cmd_payload_data_21=dataCache_1_io_mem_cmd_payload_data[21] dataCache_1_io_mem_cmd_payload_data_22=dataCache_1_io_mem_cmd_payload_data[22] dataCache_1_io_mem_cmd_payload_data_24=dataCache_1_io_mem_cmd_payload_data[24] dataCache_1_io_mem_cmd_payload_data_25=dataCache_1_io_mem_cmd_payload_data[25] dataCache_1_io_mem_cmd_payload_data_26=dataCache_1_io_mem_cmd_payload_data[26] dataCache_1_io_mem_cmd_payload_data_28=dataCache_1_io_mem_cmd_payload_data[28] dataCache_1_io_mem_cmd_payload_data_29=dataCache_1_io_mem_cmd_payload_data[29] dataCache_1_io_mem_cmd_payload_data_30=dataCache_1_io_mem_cmd_payload_data[30] dataCache_1_io_mem_cmd_payload_data_31=dataCache_1_io_mem_cmd_payload_data[31] dataCache_1_io_mem_cmd_payload_data_4=dataCache_1_io_mem_cmd_payload_data[4] dataCache_1_io_mem_cmd_payload_data_6=dataCache_1_io_mem_cmd_payload_data[6] dataCache_1_io_mem_cmd_payload_data_7=dataCache_1_io_mem_cmd_payload_data[7] dataCache_1_io_mem_cmd_payload_mask[0]=dataCache_1_io_mem_cmd_payload_mask[0] dataCache_1_io_mem_cmd_payload_mask[1]=dataCache_1_io_mem_cmd_payload_mask[1] dataCache_1_io_mem_cmd_payload_mask[2]=dataCache_1_io_mem_cmd_payload_mask[2] dataCache_1_io_mem_cmd_payload_mask[3]=dataCache_1_io_mem_cmd_payload_mask[3] dataCache_1_io_mem_cmd_rData_address[6]=dataCache_1_io_mem_cmd_rData_address[6] dataCache_1_io_mem_cmd_rData_address[7]=dataCache_1_io_mem_cmd_rData_address[7] dataCache_1_io_mem_cmd_rData_address[8]=dataCache_1_io_mem_cmd_rData_address[8] dataCache_1_io_mem_cmd_rData_address[9]=dataCache_1_io_mem_cmd_rData_address[9] dataCache_1_io_mem_cmd_rData_address[10]=N_22629 dataCache_1_io_mem_cmd_rData_address[11]=dataCache_1_io_mem_cmd_rData_address[11] dataCache_1_io_mem_cmd_rData_data_0=dataCache_1_io_mem_cmd_rData_data[0] dataCache_1_io_mem_cmd_rData_data_11=dataCache_1_io_mem_cmd_rData_data[11] dataCache_1_io_mem_cmd_rData_data_12=dataCache_1_io_mem_cmd_rData_data[12] dataCache_1_io_mem_cmd_rData_data_15=dataCache_1_io_mem_cmd_rData_data[15] dataCache_1_io_mem_cmd_rData_data_19=dataCache_1_io_mem_cmd_rData_data[19] dataCache_1_io_mem_cmd_rData_data_21=dataCache_1_io_mem_cmd_rData_data[21] dataCache_1_io_mem_cmd_rData_data_22=dataCache_1_io_mem_cmd_rData_data[22] dataCache_1_io_mem_cmd_rData_data_24=dataCache_1_io_mem_cmd_rData_data[24] dataCache_1_io_mem_cmd_rData_data_25=dataCache_1_io_mem_cmd_rData_data[25] dataCache_1_io_mem_cmd_rData_data_26=dataCache_1_io_mem_cmd_rData_data[26] dataCache_1_io_mem_cmd_rData_data_28=dataCache_1_io_mem_cmd_rData_data[28] dataCache_1_io_mem_cmd_rData_data_29=dataCache_1_io_mem_cmd_rData_data[29] dataCache_1_io_mem_cmd_rData_data_30=dataCache_1_io_mem_cmd_rData_data[30] dataCache_1_io_mem_cmd_rData_data_31=dataCache_1_io_mem_cmd_rData_data[31] dataCache_1_io_mem_cmd_rData_data_4=dataCache_1_io_mem_cmd_rData_data[4] dataCache_1_io_mem_cmd_rData_data_6=dataCache_1_io_mem_cmd_rData_data[6] dataCache_1_io_mem_cmd_rData_data_7=dataCache_1_io_mem_cmd_rData_data[7] dataCache_1_io_mem_cmd_rData_mask[0]=dataCache_1_io_mem_cmd_rData_mask[0] dataCache_1_io_mem_cmd_rData_mask[1]=dataCache_1_io_mem_cmd_rData_mask[1] dataCache_1_io_mem_cmd_rData_mask[2]=dataCache_1_io_mem_cmd_rData_mask[2] dataCache_1_io_mem_cmd_rData_mask[3]=dataCache_1_io_mem_cmd_rData_mask[3] dataCache_1_io_mem_cmd_rData_wr=dataCache_1_io_mem_cmd_rData_wr dataCache_1_io_mem_cmd_rValid=dataCache_1_io_mem_cmd_rValid dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z=dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]=dataCache_1_io_mem_cmd_s2mPipe_payload_address[6] dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]=dataCache_1_io_mem_cmd_s2mPipe_payload_address[7] dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]=dataCache_1_io_mem_cmd_s2mPipe_payload_address[8] dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]=dataCache_1_io_mem_cmd_s2mPipe_payload_address[9] dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]=N_22628 dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]=dataCache_1_io_mem_cmd_s2mPipe_payload_address[11] dataCache_1_io_mem_cmd_s2mPipe_payload_data_0=dataCache_1_io_mem_cmd_s2mPipe_payload_data[0] dataCache_1_io_mem_cmd_s2mPipe_payload_data_11=dataCache_1_io_mem_cmd_s2mPipe_payload_data[11] dataCache_1_io_mem_cmd_s2mPipe_payload_data_12=dataCache_1_io_mem_cmd_s2mPipe_payload_data[12] dataCache_1_io_mem_cmd_s2mPipe_payload_data_15=dataCache_1_io_mem_cmd_s2mPipe_payload_data[15] dataCache_1_io_mem_cmd_s2mPipe_payload_data_19=dataCache_1_io_mem_cmd_s2mPipe_payload_data[19] dataCache_1_io_mem_cmd_s2mPipe_payload_data_21=dataCache_1_io_mem_cmd_s2mPipe_payload_data[21] dataCache_1_io_mem_cmd_s2mPipe_payload_data_22=dataCache_1_io_mem_cmd_s2mPipe_payload_data[22] dataCache_1_io_mem_cmd_s2mPipe_payload_data_24=dataCache_1_io_mem_cmd_s2mPipe_payload_data[24] dataCache_1_io_mem_cmd_s2mPipe_payload_data_25=dataCache_1_io_mem_cmd_s2mPipe_payload_data[25] dataCache_1_io_mem_cmd_s2mPipe_payload_data_26=dataCache_1_io_mem_cmd_s2mPipe_payload_data[26] dataCache_1_io_mem_cmd_s2mPipe_payload_data_28=dataCache_1_io_mem_cmd_s2mPipe_payload_data[28] dataCache_1_io_mem_cmd_s2mPipe_payload_data_29=dataCache_1_io_mem_cmd_s2mPipe_payload_data[29] dataCache_1_io_mem_cmd_s2mPipe_payload_data_30=dataCache_1_io_mem_cmd_s2mPipe_payload_data[30] dataCache_1_io_mem_cmd_s2mPipe_payload_data_31=dataCache_1_io_mem_cmd_s2mPipe_payload_data[31] dataCache_1_io_mem_cmd_s2mPipe_payload_data_4=dataCache_1_io_mem_cmd_s2mPipe_payload_data[4] dataCache_1_io_mem_cmd_s2mPipe_payload_data_6=dataCache_1_io_mem_cmd_s2mPipe_payload_data[6] dataCache_1_io_mem_cmd_s2mPipe_payload_data_7=dataCache_1_io_mem_cmd_s2mPipe_payload_data[7] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2] dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3] dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z=dataCache_1_io_mem_cmd_s2mPipe_payload_wr dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]=dataCache_1_io_mem_cmd_s2mPipe_rData_address[2] dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]=dataCache_1_io_mem_cmd_s2mPipe_rData_address[3] dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]=dataCache_1_io_mem_cmd_s2mPipe_rData_address[4] dataCache_1_io_mem_cmd_s2mPipe_rData_size_0=dataCache_1_io_mem_cmd_s2mPipe_rData_size[2] dataCache_1_io_mem_cmd_s2mPipe_ready_1z=dataCache_1_io_mem_cmd_s2mPipe_ready dataCache_1_io_mem_cmd_s2mPipe_ready_i=dataCache_1_io_mem_cmd_s2mPipe_ready_i dataCache_1_io_mem_cmd_valid=dataCache_1_io_mem_cmd_valid decodeStage_hit_error_RNIVE5V_1z=decodeStage_hit_error_RNIVE5V decode_INSTRUCTION_ANTICIPATED[15]=decode_INSTRUCTION_ANTICIPATED[15] decode_INSTRUCTION_ANTICIPATED[16]=decode_INSTRUCTION_ANTICIPATED[16] decode_INSTRUCTION_ANTICIPATED[17]=decode_INSTRUCTION_ANTICIPATED[17] decode_INSTRUCTION_ANTICIPATED[18]=decode_INSTRUCTION_ANTICIPATED[18] decode_INSTRUCTION_ANTICIPATED[19]=decode_INSTRUCTION_ANTICIPATED[19] decode_INSTRUCTION_ANTICIPATED[20]=decode_INSTRUCTION_ANTICIPATED[20] decode_INSTRUCTION_ANTICIPATED[21]=decode_INSTRUCTION_ANTICIPATED[21] decode_INSTRUCTION_ANTICIPATED[22]=decode_INSTRUCTION_ANTICIPATED[22] decode_INSTRUCTION_ANTICIPATED[23]=decode_INSTRUCTION_ANTICIPATED[23] decode_INSTRUCTION_ANTICIPATED[24]=decode_INSTRUCTION_ANTICIPATED[24] decode_RS1_0_sqmuxa_1_1z=decode_RS1_0_sqmuxa_1 decode_RS1_0_sqmuxa_1z=decode_RS1_0_sqmuxa decode_RS1_0_sqmuxa_2_1z=decode_RS1_0_sqmuxa_2 decode_RS1_0_sqmuxa_3_1z=decode_RS1_0_sqmuxa_3 decode_RS2_0_sqmuxa_1_1z=decode_RS2_0_sqmuxa_1 decode_RS2_0_sqmuxa_1z=decode_RS2_0_sqmuxa decode_RS2_0_sqmuxa_2_1z=decode_RS2_0_sqmuxa_2 decode_RS2_0_sqmuxa_3_1z=decode_RS2_0_sqmuxa_3 decode_to_execute_ALU_BITWISE_CTRL_0=decode_to_execute_ALU_BITWISE_CTRL decode_to_execute_ALU_CTRL[0]=decode_to_execute_ALU_CTRL[0] decode_to_execute_ALU_CTRL[1]=decode_to_execute_ALU_CTRL[1] decode_to_execute_BRANCH_CTRL_mod_Q_0=decode_to_execute_BRANCH_CTRL_mod_Q decode_to_execute_BYPASSABLE_EXECUTE_STAGE=decode_to_execute_BYPASSABLE_EXECUTE_STAGE decode_to_execute_CSR_WRITE_OPCODE=decode_to_execute_CSR_WRITE_OPCODE decode_to_execute_ENV_CTRL[0]=decode_to_execute_ENV_CTRL[0] decode_to_execute_ENV_CTRL[1]=decode_to_execute_ENV_CTRL[1] decode_to_execute_INSTRUCTION_0=decode_to_execute_INSTRUCTION[0] decode_to_execute_INSTRUCTION_0_mod_0_Q_0=decode_to_execute_INSTRUCTION_0_mod_0_Q decode_to_execute_INSTRUCTION_0_mod_0_fast_0=decode_to_execute_INSTRUCTION_0_mod_0_fast decode_to_execute_INSTRUCTION_0_mod_1_Q[0]=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] decode_to_execute_INSTRUCTION_0_mod_1_Q[1]=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] decode_to_execute_INSTRUCTION_0_mod_1_Q[2]=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] decode_to_execute_INSTRUCTION_0_mod_Q[0]=decode_to_execute_INSTRUCTION_0_mod_Q[0] decode_to_execute_INSTRUCTION_0_mod_Q[1]=decode_to_execute_INSTRUCTION_0_mod_Q[1] decode_to_execute_INSTRUCTION_1=decode_to_execute_INSTRUCTION[1] decode_to_execute_INSTRUCTION_12=decode_to_execute_INSTRUCTION[12] decode_to_execute_INSTRUCTION_12_rep1=decode_to_execute_INSTRUCTION_12_rep1 decode_to_execute_INSTRUCTION_13=decode_to_execute_INSTRUCTION[13] decode_to_execute_INSTRUCTION_13_rep1=decode_to_execute_INSTRUCTION_13_rep1 decode_to_execute_INSTRUCTION_14=decode_to_execute_INSTRUCTION[14] decode_to_execute_INSTRUCTION_15=decode_to_execute_INSTRUCTION[15] decode_to_execute_INSTRUCTION_16=decode_to_execute_INSTRUCTION[16] decode_to_execute_INSTRUCTION_17=decode_to_execute_INSTRUCTION[17] decode_to_execute_INSTRUCTION_18=decode_to_execute_INSTRUCTION[18] decode_to_execute_INSTRUCTION_19=decode_to_execute_INSTRUCTION[19] decode_to_execute_INSTRUCTION_2=decode_to_execute_INSTRUCTION[2] decode_to_execute_INSTRUCTION_20=decode_to_execute_INSTRUCTION[20] decode_to_execute_INSTRUCTION_25=decode_to_execute_INSTRUCTION[25] decode_to_execute_INSTRUCTION_26=decode_to_execute_INSTRUCTION[26] decode_to_execute_INSTRUCTION_27=decode_to_execute_INSTRUCTION[27] decode_to_execute_INSTRUCTION_28=decode_to_execute_INSTRUCTION[28] decode_to_execute_INSTRUCTION_29=decode_to_execute_INSTRUCTION[29] decode_to_execute_INSTRUCTION_3=decode_to_execute_INSTRUCTION[3] decode_to_execute_INSTRUCTION_30=decode_to_execute_INSTRUCTION[30] decode_to_execute_INSTRUCTION_4=decode_to_execute_INSTRUCTION[4] decode_to_execute_INSTRUCTION_6=decode_to_execute_INSTRUCTION[6] decode_to_execute_INSTRUCTION_fast_0=decode_to_execute_INSTRUCTION_fast[12] decode_to_execute_INSTRUCTION_fast_1=decode_to_execute_INSTRUCTION_fast[13] decode_to_execute_INSTRUCTION_fast_8=decode_to_execute_INSTRUCTION_fast[20] decode_to_execute_INSTRUCTION_mod_Q[0]=decode_to_execute_INSTRUCTION_mod_Q[0] decode_to_execute_INSTRUCTION_mod_Q[1]=decode_to_execute_INSTRUCTION_mod_Q[1] decode_to_execute_INSTRUCTION_mod_Q[2]=decode_to_execute_INSTRUCTION_mod_Q[2] decode_to_execute_IS_CSR=decode_to_execute_IS_CSR decode_to_execute_IS_RS1_SIGNED=decode_to_execute_IS_RS1_SIGNED decode_to_execute_MEMORY_MANAGMENT=decode_to_execute_MEMORY_MANAGMENT decode_to_execute_MEMORY_WR=decode_to_execute_MEMORY_WR decode_to_execute_PC_0_0_mod_0=decode_to_execute_PC_0_0_mod[0] decode_to_execute_PC_0_0_mod_1=decode_to_execute_PC_0_0_mod[1] decode_to_execute_PC_0_0_mod_2=decode_to_execute_PC_0_0_mod[2] decode_to_execute_PC_0_0_mod_4=decode_to_execute_PC_0_0_mod[4] decode_to_execute_PC_0_0_mod_7=decode_to_execute_PC_0_0_mod[7] decode_to_execute_PC_0_0_mod_8=decode_to_execute_PC_0_0_mod[8] decode_to_execute_PC_0_mod_0_0=decode_to_execute_PC_0_mod_0 decode_to_execute_PC_mod[0]=decode_to_execute_PC_mod[0] decode_to_execute_PC_mod[1]=decode_to_execute_PC_mod[1] decode_to_execute_PC_mod[2]=decode_to_execute_PC_mod[2] decode_to_execute_PC_mod[3]=decode_to_execute_PC_mod[3] decode_to_execute_PC_mod[4]=decode_to_execute_PC_mod[4] decode_to_execute_PC_mod[5]=decode_to_execute_PC_mod[5] decode_to_execute_PC_mod[6]=decode_to_execute_PC_mod[6] decode_to_execute_PC_mod[7]=decode_to_execute_PC_mod[7] decode_to_execute_PC_mod[8]=decode_to_execute_PC_mod[8] decode_to_execute_PC_mod[9]=decode_to_execute_PC_mod[9] decode_to_execute_PC_mod[10]=decode_to_execute_PC_mod[10] decode_to_execute_PC_mod[11]=decode_to_execute_PC_mod[11] decode_to_execute_PC_mod[12]=decode_to_execute_PC_mod[12] decode_to_execute_PC_mod[13]=decode_to_execute_PC_mod[13] decode_to_execute_PC_mod[14]=decode_to_execute_PC_mod[14] decode_to_execute_PC_mod[15]=decode_to_execute_PC_mod[15] decode_to_execute_PC_mod[16]=decode_to_execute_PC_mod[16] decode_to_execute_PC_mod[17]=N_22633 decode_to_execute_PC_mod[18]=N_22634 decode_to_execute_PC_mod[19]=decode_to_execute_PC_mod[19] decode_to_execute_PREDICTION_HAD_BRANCHED2=decode_to_execute_PREDICTION_HAD_BRANCHED2 decode_to_execute_REGFILE_WRITE_VALID=decode_to_execute_REGFILE_WRITE_VALID decode_to_execute_SHIFT_CTRL[0]=decode_to_execute_SHIFT_CTRL[0] decode_to_execute_SHIFT_CTRL[1]=decode_to_execute_SHIFT_CTRL[1] decode_to_execute_SRC1_CTRL[0]=decode_to_execute_SRC1_CTRL[0] decode_to_execute_SRC1_CTRL[1]=decode_to_execute_SRC1_CTRL[1] decode_to_execute_SRC1_CTRL_0_rep1=decode_to_execute_SRC1_CTRL_0_rep1 decode_to_execute_SRC1_CTRL_0_rep2=decode_to_execute_SRC1_CTRL_0_rep2 decode_to_execute_SRC1_CTRL_1_rep1=decode_to_execute_SRC1_CTRL_1_rep1 decode_to_execute_SRC1_CTRL_1_rep2=decode_to_execute_SRC1_CTRL_1_rep2 decode_to_execute_SRC1_CTRL_fast[0]=decode_to_execute_SRC1_CTRL_fast[0] decode_to_execute_SRC1_CTRL_fast[1]=decode_to_execute_SRC1_CTRL_fast[1] decode_to_execute_SRC2_CTRL[0]=decode_to_execute_SRC2_CTRL[0] decode_to_execute_SRC2_CTRL[1]=decode_to_execute_SRC2_CTRL[1] decode_to_execute_SRC2_CTRL_0_rep1=decode_to_execute_SRC2_CTRL_0_rep1 decode_to_execute_SRC2_CTRL_1_rep1=decode_to_execute_SRC2_CTRL_1_rep1 decode_to_execute_SRC2_CTRL_1_rep2=decode_to_execute_SRC2_CTRL_1_rep2 decode_to_execute_SRC2_CTRL_fast[0]=decode_to_execute_SRC2_CTRL_fast[0] decode_to_execute_SRC2_CTRL_fast[1]=decode_to_execute_SRC2_CTRL_fast[1] decode_to_execute_SRC_USE_SUB_LESS=decode_to_execute_SRC_USE_SUB_LESS dsp_join_kb[1]=dsp_join_kb[1] dsp_join_kb[2]=dsp_join_kb[2] dsp_join_kb[3]=dsp_join_kb[3] dsp_join_kb[4]=dsp_join_kb[4] dsp_join_kb[5]=dsp_join_kb[5] dsp_join_kb[6]=dsp_join_kb[6] dsp_join_kb[7]=dsp_join_kb[7] dsp_join_kb[8]=dsp_join_kb[8] dsp_join_kb[9]=dsp_join_kb[9] dsp_join_kb[10]=dsp_join_kb[10] dsp_join_kb[11]=dsp_join_kb[11] dsp_join_kb[12]=dsp_join_kb[12] dsp_join_kb[13]=dsp_join_kb[13] dsp_join_kb[14]=dsp_join_kb[14] dsp_join_kb[15]=dsp_join_kb[15] dsp_join_kb[16]=dsp_join_kb[16] dsp_join_kb[17]=dsp_join_kb[17] dsp_join_kb[18]=dsp_join_kb[18] dsp_join_kb[19]=dsp_join_kb[19] dsp_join_kb[20]=dsp_join_kb[20] dsp_join_kb[21]=dsp_join_kb[21] dsp_join_kb[22]=dsp_join_kb[22] dsp_join_kb[23]=dsp_join_kb[23] dsp_join_kb[24]=dsp_join_kb[24] dsp_join_kb[25]=dsp_join_kb[25] dsp_join_kb[26]=dsp_join_kb[26] dsp_join_kb[27]=dsp_join_kb[27] dsp_join_kb[28]=dsp_join_kb[28] dsp_join_kb[29]=dsp_join_kb[29] dsp_join_kb[30]=dsp_join_kb[30] dsp_join_kb_0[0]=dsp_join_kb_0[0] dsp_join_kb_0[1]=dsp_join_kb_0[1] dsp_join_kb_0[2]=dsp_join_kb_0[2] dsp_join_kb_0[3]=dsp_join_kb_0[3] dsp_join_kb_0[4]=dsp_join_kb_0[4] dsp_join_kb_0[5]=dsp_join_kb_0[5] dsp_join_kb_0[6]=dsp_join_kb_0[6] dsp_join_kb_0[7]=dsp_join_kb_0[7] dsp_join_kb_0[8]=dsp_join_kb_0[8] dsp_join_kb_0[9]=dsp_join_kb_0[9] dsp_join_kb_0[10]=dsp_join_kb_0[10] dsp_join_kb_0[11]=dsp_join_kb_0[11] dsp_join_kb_0[12]=dsp_join_kb_0[12] dsp_join_kb_0[13]=dsp_join_kb_0[13] dsp_join_kb_0[14]=dsp_join_kb_0[14] dsp_join_kb_0[15]=dsp_join_kb_0[15] dsp_join_kb_0[16]=dsp_join_kb_0[16] dsp_join_kb_0[17]=dsp_join_kb_0[17] dsp_join_kb_0[18]=dsp_join_kb_0[18] dsp_join_kb_0[19]=dsp_join_kb_0[19] dsp_join_kb_0[20]=dsp_join_kb_0[20] dsp_join_kb_0[21]=dsp_join_kb_0[21] dsp_join_kb_0[22]=dsp_join_kb_0[22] dsp_join_kb_0[23]=dsp_join_kb_0[23] dsp_join_kb_0[24]=dsp_join_kb_0[24] dsp_join_kb_0[25]=dsp_join_kb_0[25] dsp_join_kb_0[26]=dsp_join_kb_0[26] dsp_join_kb_0[27]=dsp_join_kb_0[27] dsp_join_kb_0[28]=dsp_join_kb_0[28] dsp_join_kb_0[29]=dsp_join_kb_0[29] dsp_join_kb_0[30]=dsp_join_kb_0[30] dsp_join_kb_11[0]=dsp_join_kb_11[0] dsp_join_kb_11[1]=dsp_join_kb_11[1] dsp_join_kb_11[2]=dsp_join_kb_11[2] dsp_join_kb_11[3]=dsp_join_kb_11[3] dsp_join_kb_11[4]=dsp_join_kb_11[4] dsp_join_kb_11[5]=dsp_join_kb_11[5] dsp_join_kb_11[6]=dsp_join_kb_11[6] dsp_join_kb_11[7]=dsp_join_kb_11[7] dsp_join_kb_11[8]=dsp_join_kb_11[8] dsp_join_kb_11[9]=dsp_join_kb_11[9] dsp_join_kb_11[10]=dsp_join_kb_11[10] dsp_join_kb_11[11]=dsp_join_kb_11[11] dsp_join_kb_11[12]=dsp_join_kb_11[12] dsp_join_kb_11[13]=dsp_join_kb_11[13] dsp_join_kb_11[14]=dsp_join_kb_11[14] dsp_join_kb_11[15]=dsp_join_kb_11[15] dsp_join_kb_11[16]=dsp_join_kb_11[16] dsp_join_kb_11[17]=N_22640 dsp_join_kb_11[18]=dsp_join_kb_11[18] dsp_join_kb_11[19]=dsp_join_kb_11[19] dsp_join_kb_12_0=dsp_join_kb_12[0] dsp_join_kb_12_1=dsp_join_kb_12[1] dsp_join_kb_12_2=dsp_join_kb_12[2] dsp_join_kb_12_3=dsp_join_kb_12[3] dsp_join_kb_12_4=dsp_join_kb_12[4] dsp_join_kb_12_7=dsp_join_kb_12[7] dsp_join_kb_12_8=dsp_join_kb_12[8] dsp_join_kb_14[0]=dsp_join_kb_14[0] dsp_join_kb_14[1]=dsp_join_kb_14[1] dsp_join_kb_14[2]=dsp_join_kb_14[2] dsp_join_kb_14[3]=dsp_join_kb_14[3] dsp_join_kb_14[4]=dsp_join_kb_14[4] dsp_join_kb_14[5]=dsp_join_kb_14[5] dsp_join_kb_14[6]=dsp_join_kb_14[6] dsp_join_kb_14[7]=dsp_join_kb_14[7] dsp_join_kb_14[8]=dsp_join_kb_14[8] dsp_join_kb_14[9]=dsp_join_kb_14[9] dsp_join_kb_14[10]=dsp_join_kb_14[10] dsp_join_kb_14[11]=dsp_join_kb_14[11] dsp_join_kb_14[12]=N_22626 dsp_join_kb_14[13]=dsp_join_kb_14[13] dsp_join_kb_14[14]=dsp_join_kb_14[14] dsp_join_kb_14[15]=dsp_join_kb_14[15] dsp_join_kb_18[0]=IBusCachedPlugin_predictionJumpInterface_payload[1] dsp_join_kb_18[1]=dsp_join_kb_18[1] dsp_join_kb_18[2]=dsp_join_kb_18[2] dsp_join_kb_18[3]=dsp_join_kb_18[3] dsp_join_kb_18[4]=dsp_join_kb_18[4] dsp_join_kb_18[5]=dsp_join_kb_18[5] dsp_join_kb_18[6]=dsp_join_kb_18[6] dsp_join_kb_18[7]=dsp_join_kb_18[7] dsp_join_kb_18[8]=dsp_join_kb_18[8] dsp_join_kb_18[9]=dsp_join_kb_18[9] dsp_join_kb_18[10]=dsp_join_kb_18[10] dsp_join_kb_18[11]=dsp_join_kb_18[11] dsp_join_kb_18[12]=dsp_join_kb_18[12] dsp_join_kb_18[13]=dsp_join_kb_18[13] dsp_join_kb_18[14]=dsp_join_kb_18[14] dsp_join_kb_18[15]=dsp_join_kb_18[15] dsp_join_kb_18[16]=dsp_join_kb_18[16] dsp_join_kb_18[17]=dsp_join_kb_18[17] dsp_join_kb_18[18]=dsp_join_kb_18[18] dsp_join_kb_20_0=dsp_join_kb_20[1] dsp_join_kb_20_1=dsp_join_kb_20[2] dsp_join_kb_20_10=dsp_join_kb_20[11] dsp_join_kb_20_11=dsp_join_kb_20[12] dsp_join_kb_20_12=dsp_join_kb_20[13] dsp_join_kb_20_13=dsp_join_kb_20[14] dsp_join_kb_20_14=dsp_join_kb_20[15] dsp_join_kb_20_15=dsp_join_kb_20[16] dsp_join_kb_20_16=dsp_join_kb_20[17] dsp_join_kb_20_17=dsp_join_kb_20[18] dsp_join_kb_20_18=dsp_join_kb_20[19] dsp_join_kb_20_2=dsp_join_kb_20[3] dsp_join_kb_20_3=dsp_join_kb_20[4] dsp_join_kb_25[1]=dsp_join_kb_25[1] dsp_join_kb_25[2]=dsp_join_kb_25[2] dsp_join_kb_25[3]=dsp_join_kb_25[3] dsp_join_kb_25[4]=dsp_join_kb_25[4] dsp_join_kb_25[5]=dsp_join_kb_25[5] dsp_join_kb_25[6]=dsp_join_kb_25[6] dsp_join_kb_25[7]=dsp_join_kb_25[7] dsp_join_kb_25[8]=dsp_join_kb_25[8] dsp_join_kb_25[9]=dsp_join_kb_25[9] dsp_join_kb_25[10]=dsp_join_kb_25[10] dsp_join_kb_25[11]=dsp_join_kb_25[11] dsp_join_kb_25[12]=dsp_join_kb_25[12] dsp_join_kb_25[13]=dsp_join_kb_25[13] dsp_join_kb_25[14]=dsp_join_kb_25[14] dsp_join_kb_25[15]=dsp_join_kb_25[15] dsp_join_kb_25[16]=dsp_join_kb_25[16] dsp_join_kb_25[17]=dsp_join_kb_25[17] dsp_join_kb_25[18]=dsp_join_kb_25[18] dsp_join_kb_25[19]=dsp_join_kb_25[19] dsp_join_kb_2_0=dsp_join_kb_2 dsp_join_kb_3[0]=dsp_join_kb_3[0] dsp_join_kb_3[1]=dsp_join_kb_3[1] dsp_join_kb_4[0]=dsp_join_kb_4[0] dsp_join_kb_4[1]=dsp_join_kb_4[1] dsp_join_kb_5_4[0]=dsp_join_kb_5_4[0] dsp_join_kb_5_4[1]=dsp_join_kb_5_4[1] dsp_join_kb_5_4[2]=dsp_join_kb_5_4[2] dsp_join_kb_6_2[0]=dsp_join_kb_6_2[0] dsp_join_kb_6_2[1]=dsp_join_kb_6_2[1] dsp_join_kb_6_2[2]=dsp_join_kb_6_2[2] dsp_join_kb_7[0]=dsp_join_kb_7[0] dsp_join_kb_7[1]=dsp_join_kb_7[1] dsp_join_kb_7[2]=dsp_join_kb_7[2] dsp_join_kb_7[3]=dsp_join_kb_7[3] dsp_join_kb_7[4]=dsp_join_kb_7[4] dsp_join_kb_7[5]=dsp_join_kb_7[5] dsp_join_kb_7[6]=dsp_join_kb_7[6] dsp_join_kb_7[7]=dsp_join_kb_7[7] dsp_join_kb_7[8]=dsp_join_kb_7[8] dsp_join_kb_7[9]=dsp_join_kb_7[9] dsp_join_kb_7[10]=dsp_join_kb_7[10] dsp_join_kb_7[11]=dsp_join_kb_7[11] dsp_join_kb_7[12]=dsp_join_kb_7[12] dsp_join_kb_7[13]=dsp_join_kb_7[13] dsp_join_kb_7[14]=dsp_join_kb_7[14] dsp_join_kb_7[15]=dsp_join_kb_7[15] dsp_join_kb_7[16]=dsp_join_kb_7[16] dsp_join_kb_7[17]=dsp_join_kb_7[17] dsp_join_kb_7[18]=dsp_join_kb_7[18] dsp_join_kb_7[19]=dsp_join_kb_7[19] dsp_join_kb_8[0]=dsp_join_kb_8[0] dsp_join_kb_8[1]=dsp_join_kb_8[1] dsp_join_kb_8[2]=dsp_join_kb_8[2] dsp_join_kb_8[3]=dsp_join_kb_8[3] dsp_join_kb_8[4]=dsp_join_kb_8[4] dsp_join_kb_8[5]=dsp_join_kb_8[5] dsp_join_kb_8[6]=dsp_join_kb_8[6] dsp_join_kb_8[7]=dsp_join_kb_8[7] dsp_join_kb_8[8]=dsp_join_kb_8[8] dsp_join_kb_8[9]=dsp_join_kb_8[9] dsp_join_kb_9_0=dsp_join_kb_9 dsp_join_kb_9_5_rep1=dsp_join_kb_9_5_rep1 dsp_join_kb_9_5_rep2=dsp_join_kb_9_5_rep2 dsp_join_kb_9_fast_0=dsp_join_kb_9_fast dsp_split_kb_0_0_14_0[7]=dsp_split_kb_0_0_14_0[7] dsp_split_kb_0_0_14_0[8]=dsp_split_kb_0_0_14_0[8] dsp_split_kb_0_0_14_0[9]=dsp_split_kb_0_0_14_0[9] dsp_split_kb_0_0_14_0[10]=dsp_split_kb_0_0_14_0[10] dsp_split_kb_1=dsp_split_kb_1 dsp_split_kb_11=dsp_split_kb_11 dsp_split_kb_1_0_4_0[1]=dsp_split_kb_1_0_4_0[1] dsp_split_kb_1_0_4_0[2]=dsp_split_kb_1_0_4_0[2] dsp_split_kb_1_0_4_0[3]=dsp_split_kb_1_0_4_0[3] dsp_split_kb_1_0_4_0[4]=dsp_split_kb_1_0_4_0[4] dsp_split_kb_1_0_4_0[5]=dsp_split_kb_1_0_4_0[5] dsp_split_kb_1_0_4_0[6]=dsp_split_kb_1_0_4_0[6] dsp_split_kb_28=dsp_split_kb_28 dsp_split_kb_38=dsp_split_kb_38 dsp_split_kb_38_0=dsp_split_kb_38_0 dsp_split_kb_3_27_0_0=dsp_split_kb_3_27_0 dsp_split_kb_3_29_0_0=dsp_split_kb_3_29_0 dsp_split_kb_3_31_0_0=dsp_split_kb_3_31_0 dsp_split_kb_3_33_0_0=dsp_split_kb_3_33_0 dsp_split_kb_3_35_0_0=dsp_split_kb_3_35_0 dsp_split_kb_3_37_0_0=dsp_split_kb_3_37_0 dsp_split_kb_3_39_0[13]=dsp_split_kb_3_39_0[13] dsp_split_kb_3_39_0[14]=dsp_split_kb_3_39_0[14] dsp_split_kb_3_39_0[15]=dsp_split_kb_3_39_0[15] dsp_split_kb_3_41_0[19]=dsp_split_kb_3_41_0[19] dsp_split_kb_3_41_0[20]=dsp_split_kb_3_41_0[20] dsp_split_kb_3_41_0[21]=dsp_split_kb_3_41_0[21] dsp_split_kb_3_41_0[22]=dsp_split_kb_3_41_0[22] dsp_split_kb_3_43[24]=dsp_split_kb_3_43[24] dsp_split_kb_3_43[25]=dsp_split_kb_3_43[25] dsp_split_kb_3_43[26]=dsp_split_kb_3_43[26] dsp_split_kb_3_43[27]=dsp_split_kb_3_43[27] dsp_split_kb_3_43[28]=dsp_split_kb_3_43[28] dsp_split_kb_72_0[0]=dsp_split_kb_72_0[0] dsp_split_kb_72_0[1]=dsp_split_kb_72_0[1] dsp_split_kb_72_0[2]=dsp_split_kb_72_0[2] dsp_split_kb_72_0[3]=dsp_split_kb_72_0[3] dsp_split_kb_72_0[4]=dsp_split_kb_72_0[4] dsp_split_kb_72_0[5]=dsp_split_kb_72_0[5] dsp_split_kb_72_0[6]=dsp_split_kb_72_0[6] dsp_split_kb_72_0[7]=dsp_split_kb_72_0[7] dsp_split_kb_72_0[8]=dsp_split_kb_72_0[8] dsp_split_kb_72_0[9]=dsp_split_kb_72_0[9] dsp_split_kb_72_0[10]=dsp_split_kb_72_0[10] dsp_split_kb_72_0[11]=dsp_split_kb_72_0[11] dsp_split_kb_72_0[12]=dsp_split_kb_72_0[12] dsp_split_kb_72_0[13]=dsp_split_kb_72_0[13] dsp_split_kb_72_0[14]=dsp_split_kb_72_0[14] dsp_split_kb_72_0[15]=dsp_split_kb_72_0[15] dsp_split_kb_72_0[16]=dsp_split_kb_72_0[16] dsp_split_kb_72_0[17]=dsp_split_kb_72_0[17] dsp_split_kb_72_0[18]=dsp_split_kb_72_0[18] dsp_split_kb_9[0]=dsp_split_kb_9[0] dsp_split_kb_9[1]=dsp_split_kb_9[1] dsp_split_kb_9[2]=dsp_split_kb_9[2] dsp_split_kb_9[3]=dsp_split_kb_9[3] dsp_split_kb_9[4]=dsp_split_kb_9[4] dsp_split_kb_9[5]=dsp_split_kb_9[5] dsp_split_kb_9[6]=dsp_split_kb_9[6] dsp_split_kb_9[7]=dsp_split_kb_9[7] dsp_split_kb_9[8]=dsp_split_kb_9[8] dsp_split_kb_9[9]=dsp_split_kb_9[9] dsp_split_kb_9[10]=dsp_split_kb_9[10] dsp_split_kb_9[11]=dsp_split_kb_9[11] dsp_split_kb_9[12]=dsp_split_kb_9[12] dsp_split_kb_9[13]=dsp_split_kb_9[13] dsp_split_kb_9[14]=dsp_split_kb_9[14] dsp_split_kb_9[15]=dsp_split_kb_9[15] dsp_split_kb_9[16]=dsp_split_kb_9[16] dsp_split_kb_9[17]=dsp_split_kb_9[17] dsp_split_kb_9[18]=dsp_split_kb_9[18] dsp_split_kb_9[19]=dsp_split_kb_9[19] dsp_split_kb_9[20]=dsp_split_kb_9[20] dsp_split_kb_9[21]=dsp_split_kb_9[21] dsp_split_kb_9[22]=dsp_split_kb_9[22] dsp_split_kb_9[23]=dsp_split_kb_9[23] dsp_split_kb_9[24]=dsp_split_kb_9[24] dsp_split_kb_9[25]=dsp_split_kb_9[25] dsp_split_kb_9[26]=dsp_split_kb_9[26] dsp_split_kb_9[27]=dsp_split_kb_9[27] dsp_split_kb_9[28]=dsp_split_kb_9[28] dsp_split_kb_9[29]=dsp_split_kb_9[29] dsp_split_kb_9[30]=dsp_split_kb_9[30] dsp_split_kb_9[31]=dsp_split_kb_9[31] execute_BRANCH_DO_1z=execute_BRANCH_DO execute_BranchPlugin_eq=execute_BranchPlugin_eq execute_BranchPlugin_eq_0_I_32_1z=execute_BranchPlugin_eq_0_I_32 execute_BranchPlugin_eq_0_I_56_1z=execute_BranchPlugin_eq_0_I_56 execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z=execute_BranchPlugin_eq_0_I_82_RNIEITT2 execute_CsrPlugin_csr_3008=execute_CsrPlugin_csr_3008 execute_CsrPlugin_csr_3008_2=execute_CsrPlugin_csr_3008_2 execute_CsrPlugin_csr_3264=execute_CsrPlugin_csr_3264 execute_CsrPlugin_csr_3264_2=execute_CsrPlugin_csr_3264_2 execute_CsrPlugin_csr_4032=execute_CsrPlugin_csr_4032 execute_CsrPlugin_csr_4032_2=execute_CsrPlugin_csr_4032_2 execute_CsrPlugin_csr_768=execute_CsrPlugin_csr_768 execute_CsrPlugin_csr_768_2_1z=execute_CsrPlugin_csr_768_2 execute_CsrPlugin_csr_772=execute_CsrPlugin_csr_772 execute_CsrPlugin_csr_772_2_1z=execute_CsrPlugin_csr_772_2 execute_CsrPlugin_csr_773_2_1z=execute_CsrPlugin_csr_773_2 execute_CsrPlugin_csr_833=execute_CsrPlugin_csr_833 execute_CsrPlugin_csr_833_2_1z=execute_CsrPlugin_csr_833_2 execute_CsrPlugin_csr_834=execute_CsrPlugin_csr_834 execute_CsrPlugin_csr_834_2_1z=execute_CsrPlugin_csr_834_2 execute_CsrPlugin_csr_835=execute_CsrPlugin_csr_835 execute_CsrPlugin_csr_835_2_1z=execute_CsrPlugin_csr_835_2 execute_CsrPlugin_csr_836=execute_CsrPlugin_csr_836 execute_CsrPlugin_csr_836_2_1z=execute_CsrPlugin_csr_836_2 execute_CsrPlugin_writeEnable_1z=execute_CsrPlugin_writeEnable execute_FullBarrelShifterPlugin_reversed_0=execute_FullBarrelShifterPlugin_reversed[10] execute_FullBarrelShifterPlugin_reversed_21=execute_FullBarrelShifterPlugin_reversed[31] execute_MUL_HH_1[0]=execute_MUL_HH_1[0] execute_MUL_HH_1[1]=execute_MUL_HH_1[1] execute_MUL_HH_1[2]=execute_MUL_HH_1[2] execute_MUL_HH_1[3]=execute_MUL_HH_1[3] execute_MUL_HH_1[4]=execute_MUL_HH_1[4] execute_MUL_HH_1[5]=execute_MUL_HH_1[5] execute_MUL_HH_1[6]=execute_MUL_HH_1[6] execute_MUL_HH_1[7]=execute_MUL_HH_1[7] execute_MUL_HH_1[8]=execute_MUL_HH_1[8] execute_MUL_HH_1[9]=execute_MUL_HH_1[9] execute_MUL_HH_1[10]=execute_MUL_HH_1[10] execute_MUL_HH_1[11]=execute_MUL_HH_1[11] execute_MUL_HH_1[12]=execute_MUL_HH_1[12] execute_MUL_HH_1[13]=execute_MUL_HH_1[13] execute_MUL_HH_1[14]=execute_MUL_HH_1[14] execute_MUL_HH_1[15]=execute_MUL_HH_1[15] execute_MUL_HH_1[16]=execute_MUL_HH_1[16] execute_MUL_HH_1[17]=execute_MUL_HH_1[17] execute_MUL_HH_1[18]=execute_MUL_HH_1[18] execute_MUL_HH_1[19]=execute_MUL_HH_1[19] execute_MUL_HH_1[20]=execute_MUL_HH_1[20] execute_MUL_HH_1[21]=execute_MUL_HH_1[21] execute_MUL_HH_1[22]=execute_MUL_HH_1[22] execute_MUL_HH_1[23]=execute_MUL_HH_1[23] execute_MUL_HH_1[24]=execute_MUL_HH_1[24] execute_MUL_HH_1[25]=execute_MUL_HH_1[25] execute_MUL_HH_1[26]=execute_MUL_HH_1[26] execute_MUL_HH_1[27]=execute_MUL_HH_1[27] execute_MUL_HH_1[28]=execute_MUL_HH_1[28] execute_MUL_HH_1[29]=execute_MUL_HH_1[29] execute_MUL_HH_1[30]=execute_MUL_HH_1[30] execute_MUL_HH_1[31]=execute_MUL_HH_1[31] execute_RS1_0=execute_RS1 execute_RS2_0=execute_RS2[3] execute_RS2_10=execute_RS2[13] execute_RS2_5=execute_RS2[8] execute_RS2_6=execute_RS2[9] execute_SrcPlugin_addSub[1]=execute_SrcPlugin_addSub[1] execute_SrcPlugin_addSub[2]=execute_SrcPlugin_addSub[2] execute_SrcPlugin_addSub[3]=execute_SrcPlugin_addSub[3] execute_SrcPlugin_addSub[4]=execute_SrcPlugin_addSub[4] execute_SrcPlugin_addSub[5]=execute_SrcPlugin_addSub[5] execute_SrcPlugin_addSub[6]=execute_SrcPlugin_addSub[6] execute_SrcPlugin_addSub[7]=execute_SrcPlugin_addSub[7] execute_SrcPlugin_addSub[8]=execute_SrcPlugin_addSub[8] execute_SrcPlugin_addSub[9]=execute_SrcPlugin_addSub[9] execute_SrcPlugin_addSub[10]=N_22647 execute_SrcPlugin_addSub[11]=N_22648 execute_SrcPlugin_addSub[12]=execute_SrcPlugin_addSub[12] execute_SrcPlugin_addSub[13]=execute_SrcPlugin_addSub[13] execute_SrcPlugin_addSub[14]=N_22649 execute_SrcPlugin_addSub[15]=execute_SrcPlugin_addSub[15] execute_SrcPlugin_addSub[16]=execute_SrcPlugin_addSub[16] execute_SrcPlugin_addSub[17]=execute_SrcPlugin_addSub[17] execute_SrcPlugin_addSub[18]=execute_SrcPlugin_addSub[18] execute_SrcPlugin_addSub[19]=execute_SrcPlugin_addSub[19] execute_SrcPlugin_addSub[20]=execute_SrcPlugin_addSub[20] execute_SrcPlugin_addSub[21]=execute_SrcPlugin_addSub[21] execute_SrcPlugin_addSub[22]=execute_SrcPlugin_addSub[22] execute_SrcPlugin_addSub[23]=execute_SrcPlugin_addSub[23] execute_SrcPlugin_addSub[24]=execute_SrcPlugin_addSub[24] execute_SrcPlugin_addSub[25]=execute_SrcPlugin_addSub[25] execute_SrcPlugin_addSub[26]=execute_SrcPlugin_addSub[26] execute_SrcPlugin_addSub[27]=execute_SrcPlugin_addSub[27] execute_SrcPlugin_addSub[28]=N_22650 execute_SrcPlugin_addSub[29]=execute_SrcPlugin_addSub[29] execute_SrcPlugin_addSub[30]=execute_SrcPlugin_addSub[30] execute_SrcPlugin_less=execute_SrcPlugin_less execute_arbitration_isStuck_1z=execute_arbitration_isStuck execute_arbitration_isStuck_i=execute_arbitration_isStuck_i execute_arbitration_isValid=execute_arbitration_isValid execute_arbitration_isValid_5_1z=execute_arbitration_isValid_5 execute_to_memory_BRANCH_CALC[1]=execute_to_memory_BRANCH_CALC[1] execute_to_memory_BRANCH_CALC[2]=execute_to_memory_BRANCH_CALC[2] execute_to_memory_BRANCH_CALC[3]=execute_to_memory_BRANCH_CALC[3] execute_to_memory_BRANCH_CALC[4]=execute_to_memory_BRANCH_CALC[4] execute_to_memory_BRANCH_CALC[5]=execute_to_memory_BRANCH_CALC[5] execute_to_memory_BRANCH_CALC[6]=execute_to_memory_BRANCH_CALC[6] execute_to_memory_BRANCH_CALC[7]=execute_to_memory_BRANCH_CALC[7] execute_to_memory_BRANCH_CALC[8]=execute_to_memory_BRANCH_CALC[8] execute_to_memory_BRANCH_CALC[9]=execute_to_memory_BRANCH_CALC[9] execute_to_memory_BRANCH_CALC[10]=execute_to_memory_BRANCH_CALC[10] execute_to_memory_BRANCH_CALC[11]=execute_to_memory_BRANCH_CALC[11] execute_to_memory_BRANCH_CALC[12]=execute_to_memory_BRANCH_CALC[12] execute_to_memory_BRANCH_CALC[13]=execute_to_memory_BRANCH_CALC[13] execute_to_memory_BRANCH_CALC[14]=execute_to_memory_BRANCH_CALC[14] execute_to_memory_BRANCH_CALC[15]=execute_to_memory_BRANCH_CALC[15] execute_to_memory_BRANCH_CALC[16]=execute_to_memory_BRANCH_CALC[16] execute_to_memory_BRANCH_CALC[17]=execute_to_memory_BRANCH_CALC[17] execute_to_memory_BRANCH_CALC[18]=execute_to_memory_BRANCH_CALC[18] execute_to_memory_BRANCH_CALC[19]=execute_to_memory_BRANCH_CALC[19] execute_to_memory_BRANCH_CALC[20]=execute_to_memory_BRANCH_CALC[20] execute_to_memory_BRANCH_CALC[21]=execute_to_memory_BRANCH_CALC[21] execute_to_memory_BRANCH_CALC[22]=execute_to_memory_BRANCH_CALC[22] execute_to_memory_BRANCH_CALC[23]=execute_to_memory_BRANCH_CALC[23] execute_to_memory_BRANCH_CALC[24]=execute_to_memory_BRANCH_CALC[24] execute_to_memory_BRANCH_CALC[25]=execute_to_memory_BRANCH_CALC[25] execute_to_memory_BRANCH_CALC[26]=execute_to_memory_BRANCH_CALC[26] execute_to_memory_BRANCH_CALC[27]=execute_to_memory_BRANCH_CALC[27] execute_to_memory_BRANCH_CALC[28]=execute_to_memory_BRANCH_CALC[28] execute_to_memory_BRANCH_CALC[29]=execute_to_memory_BRANCH_CALC[29] execute_to_memory_BRANCH_CALC[30]=execute_to_memory_BRANCH_CALC[30] execute_to_memory_BRANCH_CALC[31]=execute_to_memory_BRANCH_CALC[31] execute_to_memory_BRANCH_DO=execute_to_memory_BRANCH_DO execute_to_memory_BYPASSABLE_MEMORY_STAGE=execute_to_memory_BYPASSABLE_MEMORY_STAGE execute_to_memory_ENV_CTRL_0=execute_to_memory_ENV_CTRL execute_to_memory_IS_DIV=execute_to_memory_IS_DIV execute_to_memory_REGFILE_WRITE_DATA_0=execute_to_memory_REGFILE_WRITE_DATA[0] execute_to_memory_REGFILE_WRITE_DATA_1=execute_to_memory_REGFILE_WRITE_DATA[1] execute_to_memory_REGFILE_WRITE_DATA_2=execute_to_memory_REGFILE_WRITE_DATA[2] execute_to_memory_REGFILE_WRITE_DATA_26=execute_to_memory_REGFILE_WRITE_DATA[26] execute_to_memory_REGFILE_WRITE_DATA_27=execute_to_memory_REGFILE_WRITE_DATA[27] execute_to_memory_REGFILE_WRITE_DATA_28=execute_to_memory_REGFILE_WRITE_DATA[28] execute_to_memory_REGFILE_WRITE_DATA_29=execute_to_memory_REGFILE_WRITE_DATA[29] execute_to_memory_REGFILE_WRITE_DATA_3=execute_to_memory_REGFILE_WRITE_DATA[3] execute_to_memory_REGFILE_WRITE_DATA_30=execute_to_memory_REGFILE_WRITE_DATA[30] execute_to_memory_REGFILE_WRITE_DATA_31=execute_to_memory_REGFILE_WRITE_DATA[31] execute_to_memory_REGFILE_WRITE_DATA_4=execute_to_memory_REGFILE_WRITE_DATA[4] execute_to_memory_REGFILE_WRITE_DATA_5=execute_to_memory_REGFILE_WRITE_DATA[5] execute_to_memory_REGFILE_WRITE_DATA_m_0=execute_to_memory_REGFILE_WRITE_DATA_m execute_to_memory_REGFILE_WRITE_VALID=execute_to_memory_REGFILE_WRITE_VALID execute_to_memory_SHIFT_CTRL[0]=execute_to_memory_SHIFT_CTRL[0] execute_to_memory_SHIFT_CTRL[1]=execute_to_memory_SHIFT_CTRL[1] execute_to_memory_SHIFT_RIGHT_0=execute_to_memory_SHIFT_RIGHT[0] execute_to_memory_SHIFT_RIGHT_1=execute_to_memory_SHIFT_RIGHT[1] execute_to_memory_SHIFT_RIGHT_2=execute_to_memory_SHIFT_RIGHT[2] execute_to_memory_SHIFT_RIGHT_26=execute_to_memory_SHIFT_RIGHT[26] execute_to_memory_SHIFT_RIGHT_27=execute_to_memory_SHIFT_RIGHT[27] execute_to_memory_SHIFT_RIGHT_28=execute_to_memory_SHIFT_RIGHT[28] execute_to_memory_SHIFT_RIGHT_29=execute_to_memory_SHIFT_RIGHT[29] execute_to_memory_SHIFT_RIGHT_3=execute_to_memory_SHIFT_RIGHT[3] execute_to_memory_SHIFT_RIGHT_30=execute_to_memory_SHIFT_RIGHT[30] execute_to_memory_SHIFT_RIGHT_31=execute_to_memory_SHIFT_RIGHT[31] execute_to_memory_SHIFT_RIGHT_4=execute_to_memory_SHIFT_RIGHT[4] execute_to_memory_SHIFT_RIGHT_5=execute_to_memory_SHIFT_RIGHT[5] execute_to_memory_SHIFT_RIGHT_m_0[4]=execute_to_memory_SHIFT_RIGHT_m_0[4] execute_to_memory_SHIFT_RIGHT_m_0[5]=execute_to_memory_SHIFT_RIGHT_m_0[5] externalInterruptArray_regNext_0=externalInterruptArray_regNext[1] iBusWishbone_STB_RNI5OKN_1z=iBusWishbone_STB_RNI5OKN iBusWishbone_STB_RNIBI961_1z=iBusWishbone_STB_RNIBI961 iBusWishbone_STB_sx_RNIHJN21_1z=iBusWishbone_STB_sx_RNIHJN21 io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0 io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9 io_cpu_fetch_data_regNextWhen_0_0_mod_i_0=io_cpu_fetch_data_regNextWhen_0_0_mod_i io_cpu_fetch_data_regNextWhen_RNIRT34_0=io_cpu_fetch_data_regNextWhen_RNIRT34 io_cpu_redo_0_sqmuxa_1=io_cpu_redo_0_sqmuxa_1 lastStageRegFileWrite_payload_address[1]=lastStageRegFileWrite_payload_address[1] lastStageRegFileWrite_payload_address[2]=lastStageRegFileWrite_payload_address[2] lastStageRegFileWrite_payload_address[3]=lastStageRegFileWrite_payload_address[3] lastStageRegFileWrite_payload_address[4]=lastStageRegFileWrite_payload_address[4] lastStageRegFileWrite_payload_data[0]=lastStageRegFileWrite_payload_data[0] lastStageRegFileWrite_payload_data[1]=lastStageRegFileWrite_payload_data[1] lastStageRegFileWrite_payload_data[2]=lastStageRegFileWrite_payload_data[2] lastStageRegFileWrite_payload_data[3]=lastStageRegFileWrite_payload_data[3] lastStageRegFileWrite_payload_data[4]=lastStageRegFileWrite_payload_data[4] lastStageRegFileWrite_payload_data[5]=lastStageRegFileWrite_payload_data[5] lastStageRegFileWrite_payload_data[6]=lastStageRegFileWrite_payload_data[6] lastStageRegFileWrite_payload_data[7]=lastStageRegFileWrite_payload_data[7] lastStageRegFileWrite_payload_data[8]=lastStageRegFileWrite_payload_data[8] lastStageRegFileWrite_payload_data[9]=lastStageRegFileWrite_payload_data[9] lastStageRegFileWrite_payload_data[10]=lastStageRegFileWrite_payload_data[10] lastStageRegFileWrite_payload_data[11]=lastStageRegFileWrite_payload_data[11] lastStageRegFileWrite_payload_data[12]=lastStageRegFileWrite_payload_data[12] lastStageRegFileWrite_payload_data[13]=lastStageRegFileWrite_payload_data[13] lastStageRegFileWrite_payload_data[14]=lastStageRegFileWrite_payload_data[14] lastStageRegFileWrite_payload_data[15]=lastStageRegFileWrite_payload_data[15] lastStageRegFileWrite_payload_data[16]=lastStageRegFileWrite_payload_data[16] lastStageRegFileWrite_payload_data[17]=lastStageRegFileWrite_payload_data[17] lastStageRegFileWrite_payload_data[18]=lastStageRegFileWrite_payload_data[18] lastStageRegFileWrite_payload_data[19]=lastStageRegFileWrite_payload_data[19] lastStageRegFileWrite_payload_data[20]=lastStageRegFileWrite_payload_data[20] lastStageRegFileWrite_payload_data[21]=lastStageRegFileWrite_payload_data[21] lastStageRegFileWrite_payload_data[22]=lastStageRegFileWrite_payload_data[22] lastStageRegFileWrite_payload_data[23]=lastStageRegFileWrite_payload_data[23] lastStageRegFileWrite_payload_data[24]=lastStageRegFileWrite_payload_data[24] lastStageRegFileWrite_payload_data[25]=lastStageRegFileWrite_payload_data[25] lastStageRegFileWrite_payload_data[26]=lastStageRegFileWrite_payload_data[26] lastStageRegFileWrite_payload_data[27]=lastStageRegFileWrite_payload_data[27] lastStageRegFileWrite_payload_data[28]=lastStageRegFileWrite_payload_data[28] lastStageRegFileWrite_payload_data[29]=lastStageRegFileWrite_payload_data[29] lastStageRegFileWrite_payload_data[30]=lastStageRegFileWrite_payload_data[30] lastStageRegFileWrite_payload_data[31]=lastStageRegFileWrite_payload_data[31] lastStageRegFileWrite_valid_2_1z=lastStageRegFileWrite_valid_2 loader_counter_value[0]=loader_counter_value[0] loader_counter_value[1]=loader_counter_value[1] loader_counter_valueNext[0]=loader_counter_valueNext[0] loader_counter_valueNext[1]=loader_counter_valueNext[1] loader_valid_regNext=loader_valid_regNext m71=m71 main_basesoc_bus_errors_0_sqmuxa_1z=main_basesoc_bus_errors_0_sqmuxa main_basesoc_dbus_ack_i_a2_RNIJJQI_1z=main_basesoc_dbus_ack_i_a2_RNIJJQI main_basesoc_dbus_adr[0]=main_basesoc_dbus_adr[0] main_basesoc_dbus_adr[1]=main_basesoc_dbus_adr[1] main_basesoc_dbus_adr[2]=main_basesoc_dbus_adr[2] main_basesoc_dbus_adr[3]=main_basesoc_dbus_adr[3] main_basesoc_dbus_adr[4]=main_basesoc_dbus_adr[4] main_basesoc_dbus_adr[5]=main_basesoc_dbus_adr[5] main_basesoc_dbus_adr[6]=main_basesoc_dbus_adr[6] main_basesoc_dbus_adr[7]=main_basesoc_dbus_adr[7] main_basesoc_dbus_adr[8]=main_basesoc_dbus_adr[8] main_basesoc_dbus_adr[9]=main_basesoc_dbus_adr[9] main_basesoc_dbus_adr[10]=N_22631 main_basesoc_dbus_adr[11]=main_basesoc_dbus_adr[11] main_basesoc_dbus_adr[12]=main_basesoc_dbus_adr[12] main_basesoc_dbus_adr[13]=N_22632 main_basesoc_dbus_adr[14]=main_basesoc_dbus_adr[14] main_basesoc_dbus_adr[15]=main_basesoc_dbus_adr[15] main_basesoc_dbus_adr[16]=main_basesoc_dbus_adr[16] main_basesoc_dbus_adr[17]=main_basesoc_dbus_adr[17] main_basesoc_dbus_adr[18]=main_basesoc_dbus_adr[18] main_basesoc_dbus_adr[19]=main_basesoc_dbus_adr[19] main_basesoc_dbus_adr[20]=main_basesoc_dbus_adr[20] main_basesoc_dbus_adr[21]=main_basesoc_dbus_adr[21] main_basesoc_dbus_adr[22]=main_basesoc_dbus_adr[22] main_basesoc_dbus_adr[23]=main_basesoc_dbus_adr[23] main_basesoc_dbus_adr[24]=main_basesoc_dbus_adr[24] main_basesoc_dbus_adr[25]=main_basesoc_dbus_adr[25] main_basesoc_dbus_adr[26]=main_basesoc_dbus_adr[26] main_basesoc_dbus_adr[27]=main_basesoc_dbus_adr[27] main_basesoc_dbus_adr[28]=main_basesoc_dbus_adr[28] main_basesoc_dbus_adr[29]=main_basesoc_dbus_adr[29] main_basesoc_dbus_cyc=main_basesoc_dbus_cyc main_basesoc_dbus_dat_w[0]=main_basesoc_dbus_dat_w[0] main_basesoc_dbus_dat_w[1]=main_basesoc_dbus_dat_w[1] main_basesoc_dbus_dat_w[2]=main_basesoc_dbus_dat_w[2] main_basesoc_dbus_dat_w[3]=main_basesoc_dbus_dat_w[3] main_basesoc_dbus_dat_w[4]=main_basesoc_dbus_dat_w[4] main_basesoc_dbus_dat_w[5]=main_basesoc_dbus_dat_w[5] main_basesoc_dbus_dat_w[6]=main_basesoc_dbus_dat_w[6] main_basesoc_dbus_dat_w[7]=main_basesoc_dbus_dat_w[7] main_basesoc_dbus_dat_w[8]=main_basesoc_dbus_dat_w[8] main_basesoc_dbus_dat_w[9]=main_basesoc_dbus_dat_w[9] main_basesoc_dbus_dat_w[10]=main_basesoc_dbus_dat_w[10] main_basesoc_dbus_dat_w[11]=main_basesoc_dbus_dat_w[11] main_basesoc_dbus_dat_w[12]=main_basesoc_dbus_dat_w[12] main_basesoc_dbus_dat_w[13]=main_basesoc_dbus_dat_w[13] main_basesoc_dbus_dat_w[14]=main_basesoc_dbus_dat_w[14] main_basesoc_dbus_dat_w[15]=main_basesoc_dbus_dat_w[15] main_basesoc_dbus_dat_w[16]=main_basesoc_dbus_dat_w[16] main_basesoc_dbus_dat_w[17]=main_basesoc_dbus_dat_w[17] main_basesoc_dbus_dat_w[18]=main_basesoc_dbus_dat_w[18] main_basesoc_dbus_dat_w[19]=main_basesoc_dbus_dat_w[19] main_basesoc_dbus_dat_w[20]=main_basesoc_dbus_dat_w[20] main_basesoc_dbus_dat_w[21]=main_basesoc_dbus_dat_w[21] main_basesoc_dbus_dat_w[22]=main_basesoc_dbus_dat_w[22] main_basesoc_dbus_dat_w[23]=main_basesoc_dbus_dat_w[23] main_basesoc_dbus_dat_w[24]=main_basesoc_dbus_dat_w[24] main_basesoc_dbus_dat_w[25]=main_basesoc_dbus_dat_w[25] main_basesoc_dbus_dat_w[26]=N_22655 main_basesoc_dbus_dat_w[27]=main_basesoc_dbus_dat_w[27] main_basesoc_dbus_dat_w[28]=main_basesoc_dbus_dat_w[28] main_basesoc_dbus_dat_w[29]=main_basesoc_dbus_dat_w[29] main_basesoc_dbus_dat_w[30]=main_basesoc_dbus_dat_w[30] main_basesoc_dbus_dat_w[31]=main_basesoc_dbus_dat_w[31] main_basesoc_dbus_we=main_basesoc_dbus_we main_basesoc_ibus_adr_0=main_basesoc_ibus_adr[0] main_basesoc_ibus_adr_1=main_basesoc_ibus_adr[1] main_basesoc_ibus_adr_10=main_basesoc_ibus_adr[10] main_basesoc_ibus_adr_13=main_basesoc_ibus_adr[13] main_basesoc_ibus_adr_2=main_basesoc_ibus_adr[2] main_basesoc_ibus_cyc=main_basesoc_ibus_cyc main_basesoc_ram_bus_ack=main_basesoc_ram_bus_ack main_basesoc_ram_bus_ack_r_1z=main_basesoc_ram_bus_ack_r main_basesoc_reset_re=main_basesoc_reset_re main_basesoc_reset_storage[0]=main_basesoc_reset_storage[0] main_basesoc_reset_storage[1]=main_basesoc_reset_storage[1] main_basesoc_rx_count[1]=main_basesoc_rx_count[1] main_basesoc_rx_count[2]=main_basesoc_rx_count[2] main_basesoc_rx_count[3]=main_basesoc_rx_count[3] main_basesoc_rx_count_rs232phyrx_next_value0[1]=main_basesoc_rx_count_rs232phyrx_next_value0[1] main_basesoc_rx_count_rs232phyrx_next_value0[2]=main_basesoc_rx_count_rs232phyrx_next_value0[2] main_basesoc_rx_count_rs232phyrx_next_value0[3]=main_basesoc_rx_count_rs232phyrx_next_value0[3] main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z=main_basesoc_rx_count_rs232phyrx_next_value_ce0 main_basesoc_rx_data[0]=main_basesoc_rx_data[0] main_basesoc_rx_data[1]=main_basesoc_rx_data[1] main_basesoc_rx_data[2]=main_basesoc_rx_data[2] main_basesoc_rx_data[3]=main_basesoc_rx_data[3] main_basesoc_rx_data[4]=main_basesoc_rx_data[4] main_basesoc_rx_data[5]=main_basesoc_rx_data[5] main_basesoc_rx_data[6]=main_basesoc_rx_data[6] main_basesoc_rx_data[7]=main_basesoc_rx_data[7] main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z=main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa main_basesoc_rx_rx_d=main_basesoc_rx_rx_d main_basesoc_rx_source_payload_data[0]=main_basesoc_rx_source_payload_data[0] main_basesoc_rx_source_payload_data[1]=main_basesoc_rx_source_payload_data[1] main_basesoc_rx_source_payload_data[2]=main_basesoc_rx_source_payload_data[2] main_basesoc_rx_source_payload_data[3]=main_basesoc_rx_source_payload_data[3] main_basesoc_rx_source_payload_data[4]=main_basesoc_rx_source_payload_data[4] main_basesoc_rx_source_payload_data[5]=main_basesoc_rx_source_payload_data[5] main_basesoc_rx_source_payload_data[6]=main_basesoc_rx_source_payload_data[6] main_basesoc_rx_source_payload_data[7]=main_basesoc_rx_source_payload_data[7] main_basesoc_rx_tick=main_basesoc_rx_tick main_basesoc_rx_tick_0_1z=main_basesoc_rx_tick_0 main_basesoc_scratch_storage[0]=main_basesoc_scratch_storage[0] main_basesoc_scratch_storage[1]=main_basesoc_scratch_storage[1] main_basesoc_scratch_storage[2]=main_basesoc_scratch_storage[2] main_basesoc_scratch_storage[3]=main_basesoc_scratch_storage[3] main_basesoc_scratch_storage[4]=main_basesoc_scratch_storage[4] main_basesoc_scratch_storage[5]=main_basesoc_scratch_storage[5] main_basesoc_scratch_storage[6]=main_basesoc_scratch_storage[6] main_basesoc_scratch_storage[7]=main_basesoc_scratch_storage[7] main_basesoc_scratch_storage[8]=main_basesoc_scratch_storage[8] main_basesoc_scratch_storage[9]=main_basesoc_scratch_storage[9] main_basesoc_scratch_storage[10]=main_basesoc_scratch_storage[10] main_basesoc_scratch_storage[11]=main_basesoc_scratch_storage[11] main_basesoc_scratch_storage[12]=main_basesoc_scratch_storage[12] main_basesoc_scratch_storage[13]=main_basesoc_scratch_storage[13] main_basesoc_scratch_storage[14]=main_basesoc_scratch_storage[14] main_basesoc_scratch_storage[15]=main_basesoc_scratch_storage[15] main_basesoc_scratch_storage[16]=main_basesoc_scratch_storage[16] main_basesoc_scratch_storage[17]=main_basesoc_scratch_storage[17] main_basesoc_scratch_storage[18]=main_basesoc_scratch_storage[18] main_basesoc_scratch_storage[19]=main_basesoc_scratch_storage[19] main_basesoc_scratch_storage[20]=main_basesoc_scratch_storage[20] main_basesoc_scratch_storage[21]=main_basesoc_scratch_storage[21] main_basesoc_scratch_storage[22]=main_basesoc_scratch_storage[22] main_basesoc_scratch_storage[23]=main_basesoc_scratch_storage[23] main_basesoc_scratch_storage[24]=main_basesoc_scratch_storage[24] main_basesoc_scratch_storage[25]=main_basesoc_scratch_storage[25] main_basesoc_scratch_storage[26]=main_basesoc_scratch_storage[26] main_basesoc_scratch_storage[27]=main_basesoc_scratch_storage[27] main_basesoc_scratch_storage[28]=main_basesoc_scratch_storage[28] main_basesoc_scratch_storage[29]=main_basesoc_scratch_storage[29] main_basesoc_scratch_storage[30]=main_basesoc_scratch_storage[30] main_basesoc_scratch_storage[31]=main_basesoc_scratch_storage[31] main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z=main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i main_basesoc_timer_en_storage=main_basesoc_timer_en_storage main_basesoc_timer_enable_storage=main_basesoc_timer_enable_storage main_basesoc_timer_irq_1z=main_basesoc_timer_irq main_basesoc_timer_pending_r=main_basesoc_timer_pending_r main_basesoc_timer_pending_re=main_basesoc_timer_pending_re main_basesoc_timer_reload_storage[0]=main_basesoc_timer_reload_storage[0] main_basesoc_timer_reload_storage[1]=main_basesoc_timer_reload_storage[1] main_basesoc_timer_reload_storage[2]=main_basesoc_timer_reload_storage[2] main_basesoc_timer_reload_storage[3]=main_basesoc_timer_reload_storage[3] main_basesoc_timer_reload_storage[4]=main_basesoc_timer_reload_storage[4] main_basesoc_timer_reload_storage[5]=main_basesoc_timer_reload_storage[5] main_basesoc_timer_reload_storage[6]=main_basesoc_timer_reload_storage[6] main_basesoc_timer_reload_storage[7]=main_basesoc_timer_reload_storage[7] main_basesoc_timer_reload_storage[8]=main_basesoc_timer_reload_storage[8] main_basesoc_timer_reload_storage[9]=main_basesoc_timer_reload_storage[9] main_basesoc_timer_reload_storage[10]=main_basesoc_timer_reload_storage[10] main_basesoc_timer_reload_storage[11]=main_basesoc_timer_reload_storage[11] main_basesoc_timer_reload_storage[12]=main_basesoc_timer_reload_storage[12] main_basesoc_timer_reload_storage[13]=main_basesoc_timer_reload_storage[13] main_basesoc_timer_reload_storage[14]=main_basesoc_timer_reload_storage[14] main_basesoc_timer_reload_storage[15]=main_basesoc_timer_reload_storage[15] main_basesoc_timer_reload_storage[16]=main_basesoc_timer_reload_storage[16] main_basesoc_timer_reload_storage[17]=main_basesoc_timer_reload_storage[17] main_basesoc_timer_reload_storage[18]=main_basesoc_timer_reload_storage[18] main_basesoc_timer_reload_storage[19]=main_basesoc_timer_reload_storage[19] main_basesoc_timer_reload_storage[20]=main_basesoc_timer_reload_storage[20] main_basesoc_timer_reload_storage[21]=main_basesoc_timer_reload_storage[21] main_basesoc_timer_reload_storage[22]=main_basesoc_timer_reload_storage[22] main_basesoc_timer_reload_storage[23]=main_basesoc_timer_reload_storage[23] main_basesoc_timer_reload_storage[24]=main_basesoc_timer_reload_storage[24] main_basesoc_timer_reload_storage[25]=main_basesoc_timer_reload_storage[25] main_basesoc_timer_reload_storage[26]=main_basesoc_timer_reload_storage[26] main_basesoc_timer_reload_storage[27]=main_basesoc_timer_reload_storage[27] main_basesoc_timer_reload_storage[28]=main_basesoc_timer_reload_storage[28] main_basesoc_timer_reload_storage[29]=main_basesoc_timer_reload_storage[29] main_basesoc_timer_reload_storage[30]=main_basesoc_timer_reload_storage[30] main_basesoc_timer_reload_storage[31]=main_basesoc_timer_reload_storage[31] main_basesoc_timer_value_7[1]=main_basesoc_timer_value_7[1] main_basesoc_timer_value_7[2]=main_basesoc_timer_value_7[2] main_basesoc_timer_value_7[3]=main_basesoc_timer_value_7[3] main_basesoc_timer_value_7[4]=main_basesoc_timer_value_7[4] main_basesoc_timer_value_7[5]=main_basesoc_timer_value_7[5] main_basesoc_timer_value_7[6]=main_basesoc_timer_value_7[6] main_basesoc_timer_value_7[7]=main_basesoc_timer_value_7[7] main_basesoc_timer_value_7[8]=main_basesoc_timer_value_7[8] main_basesoc_timer_value_7[9]=main_basesoc_timer_value_7[9] main_basesoc_timer_value_7[10]=main_basesoc_timer_value_7[10] main_basesoc_timer_value_7[11]=main_basesoc_timer_value_7[11] main_basesoc_timer_value_7[12]=main_basesoc_timer_value_7[12] main_basesoc_timer_value_7[13]=main_basesoc_timer_value_7[13] main_basesoc_timer_value_7[14]=main_basesoc_timer_value_7[14] main_basesoc_timer_value_7[15]=main_basesoc_timer_value_7[15] main_basesoc_timer_value_7[16]=main_basesoc_timer_value_7[16] main_basesoc_timer_value_7[17]=main_basesoc_timer_value_7[17] main_basesoc_timer_value_7[18]=main_basesoc_timer_value_7[18] main_basesoc_timer_value_7[19]=main_basesoc_timer_value_7[19] main_basesoc_timer_value_7[20]=main_basesoc_timer_value_7[20] main_basesoc_timer_value_7[21]=main_basesoc_timer_value_7[21] main_basesoc_timer_value_7[22]=main_basesoc_timer_value_7[22] main_basesoc_timer_value_7[23]=main_basesoc_timer_value_7[23] main_basesoc_timer_value_7[24]=main_basesoc_timer_value_7[24] main_basesoc_timer_value_7[25]=main_basesoc_timer_value_7[25] main_basesoc_timer_value_7[26]=main_basesoc_timer_value_7[26] main_basesoc_timer_value_7[27]=main_basesoc_timer_value_7[27] main_basesoc_timer_value_7[28]=main_basesoc_timer_value_7[28] main_basesoc_timer_value_7[29]=main_basesoc_timer_value_7[29] main_basesoc_timer_value_7[30]=main_basesoc_timer_value_7[30] main_basesoc_timer_value_7[31]=main_basesoc_timer_value_7[31] main_basesoc_timer_value_7_0_0=main_basesoc_timer_value_7_0_0 main_basesoc_timer_value_7_1[1]=main_basesoc_timer_value_7_1[1] main_basesoc_timer_value_7_1[2]=main_basesoc_timer_value_7_1[2] main_basesoc_timer_value_7_1[3]=main_basesoc_timer_value_7_1[3] main_basesoc_timer_value_7_1[4]=main_basesoc_timer_value_7_1[4] main_basesoc_timer_value_7_1[5]=main_basesoc_timer_value_7_1[5] main_basesoc_timer_value_7_1[6]=main_basesoc_timer_value_7_1[6] main_basesoc_timer_value_7_1[7]=main_basesoc_timer_value_7_1[7] main_basesoc_timer_value_7_1[8]=main_basesoc_timer_value_7_1[8] main_basesoc_timer_value_7_1[9]=main_basesoc_timer_value_7_1[9] main_basesoc_timer_value_7_1[10]=main_basesoc_timer_value_7_1[10] main_basesoc_timer_value_7_1[11]=main_basesoc_timer_value_7_1[11] main_basesoc_timer_value_7_1[12]=main_basesoc_timer_value_7_1[12] main_basesoc_timer_value_7_1[13]=main_basesoc_timer_value_7_1[13] main_basesoc_timer_value_7_1[14]=main_basesoc_timer_value_7_1[14] main_basesoc_timer_value_7_1[15]=main_basesoc_timer_value_7_1[15] main_basesoc_timer_value_7_1[16]=main_basesoc_timer_value_7_1[16] main_basesoc_timer_value_7_1[17]=main_basesoc_timer_value_7_1[17] main_basesoc_timer_value_7_1[18]=main_basesoc_timer_value_7_1[18] main_basesoc_timer_value_7_1[19]=main_basesoc_timer_value_7_1[19] main_basesoc_timer_value_7_1[20]=main_basesoc_timer_value_7_1[20] main_basesoc_timer_value_7_1[21]=main_basesoc_timer_value_7_1[21] main_basesoc_timer_value_7_1[22]=main_basesoc_timer_value_7_1[22] main_basesoc_timer_value_7_1[23]=main_basesoc_timer_value_7_1[23] main_basesoc_timer_value_7_1[24]=main_basesoc_timer_value_7_1[24] main_basesoc_timer_value_7_1[25]=main_basesoc_timer_value_7_1[25] main_basesoc_timer_value_7_1[26]=main_basesoc_timer_value_7_1[26] main_basesoc_timer_value_7_1[27]=main_basesoc_timer_value_7_1[27] main_basesoc_timer_value_7_1[28]=main_basesoc_timer_value_7_1[28] main_basesoc_timer_value_7_1[29]=main_basesoc_timer_value_7_1[29] main_basesoc_timer_value_7_1[30]=main_basesoc_timer_value_7_1[30] main_basesoc_timer_value_7_1[31]=main_basesoc_timer_value_7_1[31] main_basesoc_timer_value_status[1]=main_basesoc_timer_value_status[1] main_basesoc_timer_value_status[2]=main_basesoc_timer_value_status[2] main_basesoc_timer_value_status[3]=main_basesoc_timer_value_status[3] main_basesoc_timer_value_status[4]=main_basesoc_timer_value_status[4] main_basesoc_timer_value_status[5]=main_basesoc_timer_value_status[5] main_basesoc_timer_value_status[6]=main_basesoc_timer_value_status[6] main_basesoc_timer_value_status[7]=main_basesoc_timer_value_status[7] main_basesoc_timer_value_status[8]=main_basesoc_timer_value_status[8] main_basesoc_timer_value_status[9]=main_basesoc_timer_value_status[9] main_basesoc_timer_value_status[10]=main_basesoc_timer_value_status[10] main_basesoc_timer_value_status[11]=main_basesoc_timer_value_status[11] main_basesoc_timer_value_status[12]=main_basesoc_timer_value_status[12] main_basesoc_timer_value_status[13]=main_basesoc_timer_value_status[13] main_basesoc_timer_value_status[14]=main_basesoc_timer_value_status[14] main_basesoc_timer_value_status[15]=main_basesoc_timer_value_status[15] main_basesoc_timer_value_status[16]=main_basesoc_timer_value_status[16] main_basesoc_timer_value_status[17]=main_basesoc_timer_value_status[17] main_basesoc_timer_value_status[18]=main_basesoc_timer_value_status[18] main_basesoc_timer_value_status[19]=main_basesoc_timer_value_status[19] main_basesoc_timer_value_status[20]=main_basesoc_timer_value_status[20] main_basesoc_timer_value_status[21]=main_basesoc_timer_value_status[21] main_basesoc_timer_value_status[22]=main_basesoc_timer_value_status[22] main_basesoc_timer_value_status[23]=main_basesoc_timer_value_status[23] main_basesoc_timer_value_status[24]=main_basesoc_timer_value_status[24] main_basesoc_timer_value_status[25]=main_basesoc_timer_value_status[25] main_basesoc_timer_value_status[26]=main_basesoc_timer_value_status[26] main_basesoc_timer_value_status[27]=main_basesoc_timer_value_status[27] main_basesoc_timer_value_status[28]=main_basesoc_timer_value_status[28] main_basesoc_timer_value_status[29]=main_basesoc_timer_value_status[29] main_basesoc_timer_value_status[30]=N_22654 main_basesoc_timer_value_status[31]=main_basesoc_timer_value_status[31] main_basesoc_timer_zero_pending=main_basesoc_timer_zero_pending main_basesoc_timer_zero_trigger_1z=main_basesoc_timer_zero_trigger main_basesoc_timer_zero_trigger_d=main_basesoc_timer_zero_trigger_d main_basesoc_tx_count[1]=main_basesoc_tx_count[1] main_basesoc_tx_count[2]=main_basesoc_tx_count[2] main_basesoc_tx_count[3]=main_basesoc_tx_count[3] main_basesoc_tx_count_rs232phytx_next_value0[1]=main_basesoc_tx_count_rs232phytx_next_value0[1] main_basesoc_tx_count_rs232phytx_next_value0[2]=main_basesoc_tx_count_rs232phytx_next_value0[2] main_basesoc_tx_count_rs232phytx_next_value0[3]=main_basesoc_tx_count_rs232phytx_next_value0[3] main_basesoc_tx_data[0]=main_basesoc_tx_data[0] main_basesoc_tx_data[1]=main_basesoc_tx_data[1] main_basesoc_tx_data[2]=main_basesoc_tx_data[2] main_basesoc_tx_data[3]=main_basesoc_tx_data[3] main_basesoc_tx_data[4]=main_basesoc_tx_data[4] main_basesoc_tx_data[5]=main_basesoc_tx_data[5] main_basesoc_tx_data[6]=main_basesoc_tx_data[6] main_basesoc_tx_data[7]=main_basesoc_tx_data[7] main_basesoc_tx_data_rs232phytx_next_value2[0]=main_basesoc_tx_data_rs232phytx_next_value2[0] main_basesoc_tx_data_rs232phytx_next_value2[1]=main_basesoc_tx_data_rs232phytx_next_value2[1] main_basesoc_tx_data_rs232phytx_next_value2[2]=main_basesoc_tx_data_rs232phytx_next_value2[2] main_basesoc_tx_data_rs232phytx_next_value2[3]=main_basesoc_tx_data_rs232phytx_next_value2[3] main_basesoc_tx_data_rs232phytx_next_value2[4]=main_basesoc_tx_data_rs232phytx_next_value2[4] main_basesoc_tx_data_rs232phytx_next_value2[5]=main_basesoc_tx_data_rs232phytx_next_value2[5] main_basesoc_tx_data_rs232phytx_next_value2[6]=main_basesoc_tx_data_rs232phytx_next_value2[6] main_basesoc_tx_data_rs232phytx_next_value2[7]=main_basesoc_tx_data_rs232phytx_next_value2[7] main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z=main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z=main_basesoc_tx_data_rs232phytx_next_value_ce2_1 main_basesoc_tx_tick=main_basesoc_tx_tick main_basesoc_tx_tick_0_1z=main_basesoc_tx_tick_0 main_basesoc_uart_enable_storage[0]=main_basesoc_uart_enable_storage[0] main_basesoc_uart_enable_storage[1]=main_basesoc_uart_enable_storage[1] main_basesoc_uart_irq_1z=main_basesoc_uart_irq main_basesoc_uart_pending_r[0]=main_basesoc_uart_pending_r[0] main_basesoc_uart_pending_r[1]=main_basesoc_uart_pending_r[1] main_basesoc_uart_pending_re=main_basesoc_uart_pending_re main_basesoc_uart_rx_fifo_readable=main_basesoc_uart_rx_fifo_readable main_basesoc_uart_rx_fifo_syncfifo_re_1z=main_basesoc_uart_rx_fifo_syncfifo_re main_basesoc_uart_rx_fifo_wrport_we_1z=main_basesoc_uart_rx_fifo_wrport_we main_basesoc_uart_rx_pending=main_basesoc_uart_rx_pending main_basesoc_uart_rx_trigger_d=main_basesoc_uart_rx_trigger_d main_basesoc_uart_tx_fifo_readable=main_basesoc_uart_tx_fifo_readable main_basesoc_uart_tx_fifo_syncfifo_re_1z=main_basesoc_uart_tx_fifo_syncfifo_re main_basesoc_uart_tx_pending=main_basesoc_uart_tx_pending main_basesoc_uart_tx_trigger_d=main_basesoc_uart_tx_trigger_d main_bus_ack=main_bus_ack main_bus_ack_r_0_a2_1z=main_bus_ack_r_0_a2 main_bus_ack_r_0_o2_RNILKOR1_1z=main_bus_ack_r_0_o2_RNILKOR1 main_bus_ack_r_0_o2_RNIONOR1_1z=main_bus_ack_r_0_o2_RNIONOR1 main_chaser[0]=main_chaser[0] main_chaser[1]=main_chaser[1] main_chaser[2]=main_chaser[2] main_chaser[3]=main_chaser[3] main_chaser[4]=main_chaser[4] main_chaser[5]=main_chaser[5] main_chaser[6]=main_chaser[6] main_chaser[7]=main_chaser[7] main_chaser[8]=main_chaser[8] main_chaser[9]=main_chaser[9] main_chaser[10]=main_chaser[10] main_chaser[11]=main_chaser[11] main_chaser[12]=main_chaser[12] main_chaser[13]=main_chaser[13] main_cs06=main_cs06 main_dataout0[0]=main_dataout0[0] main_dataout0[1]=main_dataout0[1] main_dataout0[2]=main_dataout0[2] main_dataout0[3]=main_dataout0[3] main_dataout0[4]=main_dataout0[4] main_dataout0[5]=main_dataout0[5] main_dataout0[6]=main_dataout0[6] main_dataout0[7]=main_dataout0[7] main_dataout0[8]=main_dataout0[8] main_dataout0[9]=main_dataout0[9] main_dataout0[10]=main_dataout0[10] main_dataout0[11]=main_dataout0[11] main_dataout0[12]=main_dataout0[12] main_dataout0[13]=main_dataout0[13] main_dataout0[14]=main_dataout0[14] main_dataout0[15]=main_dataout0[15] main_dataout0[16]=main_dataout0[16] main_dataout0[17]=main_dataout0[17] main_dataout0[18]=main_dataout0[18] main_dataout0[19]=main_dataout0[19] main_dataout0[20]=main_dataout0[20] main_dataout0[21]=main_dataout0[21] main_dataout0[22]=main_dataout0[22] main_dataout0[23]=main_dataout0[23] main_dataout0[24]=main_dataout0[24] main_dataout0[25]=main_dataout0[25] main_dataout0[26]=main_dataout0[26] main_dataout0[27]=main_dataout0[27] main_dataout0[28]=main_dataout0[28] main_dataout0[29]=main_dataout0[29] main_dataout0[30]=main_dataout0[30] main_dataout0[31]=main_dataout0[31] main_dataout1[0]=main_dataout1[0] main_dataout1[1]=main_dataout1[1] main_dataout1[2]=main_dataout1[2] main_dataout1[3]=main_dataout1[3] main_dataout1[4]=main_dataout1[4] main_dataout1[5]=main_dataout1[5] main_dataout1[6]=main_dataout1[6] main_dataout1[7]=main_dataout1[7] main_dataout1[8]=main_dataout1[8] main_dataout1[9]=main_dataout1[9] main_dataout1[10]=main_dataout1[10] main_dataout1[11]=main_dataout1[11] main_dataout1[12]=main_dataout1[12] main_dataout1[13]=main_dataout1[13] main_dataout1[14]=main_dataout1[14] main_dataout1[15]=main_dataout1[15] main_dataout1[16]=main_dataout1[16] main_dataout1[17]=main_dataout1[17] main_dataout1[18]=main_dataout1[18] main_dataout1[19]=main_dataout1[19] main_dataout1[20]=main_dataout1[20] main_dataout1[21]=main_dataout1[21] main_dataout1[22]=main_dataout1[22] main_dataout1[23]=main_dataout1[23] main_dataout1[24]=main_dataout1[24] main_dataout1[25]=main_dataout1[25] main_dataout1[26]=main_dataout1[26] main_dataout1[27]=main_dataout1[27] main_dataout1[28]=main_dataout1[28] main_dataout1[29]=main_dataout1[29] main_dataout1[30]=main_dataout1[30] main_dataout1[31]=main_dataout1[31] main_m1_e_0_1=main_m1_e_0_1 main_mode=main_mode main_storage[0]=main_storage[0] main_storage[1]=main_storage[1] main_storage[2]=main_storage[2] main_storage[3]=main_storage[3] main_storage[4]=main_storage[4] main_storage[5]=main_storage[5] main_storage[6]=main_storage[6] main_storage[7]=main_storage[7] main_storage[8]=main_storage[8] main_storage[9]=main_storage[9] main_storage[10]=main_storage[10] main_storage[11]=main_storage[11] main_storage[12]=main_storage[12] main_storage[13]=main_storage[13] main_storage_0_sqmuxa_1z=main_storage_0_sqmuxa main_wren0=main_wren0 main_wren0_0_a2_1_0_1z=main_wren0_0_a2_1_0 main_wren1=main_wren1 memory_DivPlugin_accumulator_2_sqmuxa_i=memory_DivPlugin_accumulator_2_sqmuxa_i memory_DivPlugin_div_done=memory_DivPlugin_div_done memory_DivPlugin_div_result_mod_Q_0=memory_DivPlugin_div_result_mod_Q[0] memory_DivPlugin_div_result_mod_Q_1=memory_DivPlugin_div_result_mod_Q[1] memory_DivPlugin_div_result_mod_Q_2=memory_DivPlugin_div_result_mod_Q[2] memory_DivPlugin_div_result_mod_Q_26=memory_DivPlugin_div_result_mod_Q[26] memory_DivPlugin_div_result_mod_Q_27=memory_DivPlugin_div_result_mod_Q[27] memory_DivPlugin_div_result_mod_Q_28=memory_DivPlugin_div_result_mod_Q[28] memory_DivPlugin_div_result_mod_Q_29=memory_DivPlugin_div_result_mod_Q[29] memory_DivPlugin_div_result_mod_Q_3=memory_DivPlugin_div_result_mod_Q[3] memory_DivPlugin_div_result_mod_Q_30=memory_DivPlugin_div_result_mod_Q[30] memory_DivPlugin_div_result_mod_Q_31=memory_DivPlugin_div_result_mod_Q[31] memory_DivPlugin_div_result_mod_Q_4=memory_DivPlugin_div_result_mod_Q[4] memory_DivPlugin_div_result_mod_Q_5=memory_DivPlugin_div_result_mod_Q[5] memory_DivPlugin_rs1_0_sqmuxa=memory_DivPlugin_rs1_0_sqmuxa memory_arbitration_isStuck_i=memory_arbitration_isStuck_i memory_arbitration_isValid=memory_arbitration_isValid memory_arbitration_isValid_5_1z=memory_arbitration_isValid_5 memory_to_writeBack_ENV_CTRL_0=memory_to_writeBack_ENV_CTRL memory_to_writeBack_INSTRUCTION_0=memory_to_writeBack_INSTRUCTION[7] memory_to_writeBack_INSTRUCTION_1=memory_to_writeBack_INSTRUCTION[8] memory_to_writeBack_INSTRUCTION_2=memory_to_writeBack_INSTRUCTION[9] memory_to_writeBack_INSTRUCTION_21=memory_to_writeBack_INSTRUCTION[28] memory_to_writeBack_INSTRUCTION_22=memory_to_writeBack_INSTRUCTION[29] memory_to_writeBack_INSTRUCTION_3=memory_to_writeBack_INSTRUCTION[10] memory_to_writeBack_INSTRUCTION_4=memory_to_writeBack_INSTRUCTION[11] memory_to_writeBack_INSTRUCTION_5=memory_to_writeBack_INSTRUCTION[12] memory_to_writeBack_INSTRUCTION_6=memory_to_writeBack_INSTRUCTION[13] memory_to_writeBack_INSTRUCTION_7=memory_to_writeBack_INSTRUCTION[14] memory_to_writeBack_IS_MUL=memory_to_writeBack_IS_MUL memory_to_writeBack_MEMORY_ENABLE=memory_to_writeBack_MEMORY_ENABLE memory_to_writeBack_MEMORY_WR=memory_to_writeBack_MEMORY_WR memory_to_writeBack_PC[2]=memory_to_writeBack_PC[2] memory_to_writeBack_PC[3]=memory_to_writeBack_PC[3] memory_to_writeBack_PC[4]=memory_to_writeBack_PC[4] memory_to_writeBack_PC[5]=memory_to_writeBack_PC[5] memory_to_writeBack_PC[6]=memory_to_writeBack_PC[6] memory_to_writeBack_PC[7]=memory_to_writeBack_PC[7] memory_to_writeBack_PC[8]=memory_to_writeBack_PC[8] memory_to_writeBack_PC[9]=memory_to_writeBack_PC[9] memory_to_writeBack_PC[10]=memory_to_writeBack_PC[10] memory_to_writeBack_PC[11]=memory_to_writeBack_PC[11] memory_to_writeBack_PC[12]=memory_to_writeBack_PC[12] memory_to_writeBack_PC[13]=memory_to_writeBack_PC[13] memory_to_writeBack_PC[14]=memory_to_writeBack_PC[14] memory_to_writeBack_PC[15]=memory_to_writeBack_PC[15] memory_to_writeBack_PC[16]=memory_to_writeBack_PC[16] memory_to_writeBack_PC[17]=memory_to_writeBack_PC[17] memory_to_writeBack_PC[18]=memory_to_writeBack_PC[18] memory_to_writeBack_PC[19]=memory_to_writeBack_PC[19] memory_to_writeBack_PC[20]=memory_to_writeBack_PC[20] memory_to_writeBack_PC[21]=memory_to_writeBack_PC[21] memory_to_writeBack_PC[22]=memory_to_writeBack_PC[22] memory_to_writeBack_PC[23]=memory_to_writeBack_PC[23] memory_to_writeBack_PC[24]=memory_to_writeBack_PC[24] memory_to_writeBack_PC[25]=memory_to_writeBack_PC[25] memory_to_writeBack_PC[26]=memory_to_writeBack_PC[26] memory_to_writeBack_PC[27]=memory_to_writeBack_PC[27] memory_to_writeBack_PC[28]=memory_to_writeBack_PC[28] memory_to_writeBack_PC[29]=memory_to_writeBack_PC[29] memory_to_writeBack_PC[30]=memory_to_writeBack_PC[30] memory_to_writeBack_PC[31]=memory_to_writeBack_PC[31] memory_to_writeBack_REGFILE_WRITE_DATA[0]=memory_to_writeBack_REGFILE_WRITE_DATA[0] memory_to_writeBack_REGFILE_WRITE_DATA[1]=memory_to_writeBack_REGFILE_WRITE_DATA[1] memory_to_writeBack_REGFILE_WRITE_DATA[2]=memory_to_writeBack_REGFILE_WRITE_DATA[2] memory_to_writeBack_REGFILE_WRITE_DATA[3]=memory_to_writeBack_REGFILE_WRITE_DATA[3] memory_to_writeBack_REGFILE_WRITE_DATA[4]=memory_to_writeBack_REGFILE_WRITE_DATA[4] memory_to_writeBack_REGFILE_WRITE_DATA[5]=memory_to_writeBack_REGFILE_WRITE_DATA[5] memory_to_writeBack_REGFILE_WRITE_DATA[6]=memory_to_writeBack_REGFILE_WRITE_DATA[6] memory_to_writeBack_REGFILE_WRITE_DATA[7]=memory_to_writeBack_REGFILE_WRITE_DATA[7] memory_to_writeBack_REGFILE_WRITE_DATA[8]=memory_to_writeBack_REGFILE_WRITE_DATA[8] memory_to_writeBack_REGFILE_WRITE_DATA[9]=memory_to_writeBack_REGFILE_WRITE_DATA[9] memory_to_writeBack_REGFILE_WRITE_DATA[10]=memory_to_writeBack_REGFILE_WRITE_DATA[10] memory_to_writeBack_REGFILE_WRITE_DATA[11]=memory_to_writeBack_REGFILE_WRITE_DATA[11] memory_to_writeBack_REGFILE_WRITE_DATA[12]=memory_to_writeBack_REGFILE_WRITE_DATA[12] memory_to_writeBack_REGFILE_WRITE_DATA[13]=memory_to_writeBack_REGFILE_WRITE_DATA[13] memory_to_writeBack_REGFILE_WRITE_DATA[14]=memory_to_writeBack_REGFILE_WRITE_DATA[14] memory_to_writeBack_REGFILE_WRITE_DATA[15]=memory_to_writeBack_REGFILE_WRITE_DATA[15] memory_to_writeBack_REGFILE_WRITE_DATA[16]=memory_to_writeBack_REGFILE_WRITE_DATA[16] memory_to_writeBack_REGFILE_WRITE_DATA[17]=memory_to_writeBack_REGFILE_WRITE_DATA[17] memory_to_writeBack_REGFILE_WRITE_DATA[18]=memory_to_writeBack_REGFILE_WRITE_DATA[18] memory_to_writeBack_REGFILE_WRITE_DATA[19]=memory_to_writeBack_REGFILE_WRITE_DATA[19] memory_to_writeBack_REGFILE_WRITE_DATA[20]=memory_to_writeBack_REGFILE_WRITE_DATA[20] memory_to_writeBack_REGFILE_WRITE_DATA[21]=memory_to_writeBack_REGFILE_WRITE_DATA[21] memory_to_writeBack_REGFILE_WRITE_DATA[22]=memory_to_writeBack_REGFILE_WRITE_DATA[22] memory_to_writeBack_REGFILE_WRITE_DATA[23]=memory_to_writeBack_REGFILE_WRITE_DATA[23] memory_to_writeBack_REGFILE_WRITE_DATA[24]=memory_to_writeBack_REGFILE_WRITE_DATA[24] memory_to_writeBack_REGFILE_WRITE_DATA[25]=memory_to_writeBack_REGFILE_WRITE_DATA[25] memory_to_writeBack_REGFILE_WRITE_DATA[26]=memory_to_writeBack_REGFILE_WRITE_DATA[26] memory_to_writeBack_REGFILE_WRITE_DATA[27]=memory_to_writeBack_REGFILE_WRITE_DATA[27] memory_to_writeBack_REGFILE_WRITE_DATA[28]=memory_to_writeBack_REGFILE_WRITE_DATA[28] memory_to_writeBack_REGFILE_WRITE_DATA[29]=memory_to_writeBack_REGFILE_WRITE_DATA[29] memory_to_writeBack_REGFILE_WRITE_DATA[30]=memory_to_writeBack_REGFILE_WRITE_DATA[30] memory_to_writeBack_REGFILE_WRITE_DATA[31]=memory_to_writeBack_REGFILE_WRITE_DATA[31] memory_to_writeBack_REGFILE_WRITE_VALID=memory_to_writeBack_REGFILE_WRITE_VALID rom_dat0[0]=rom_dat0[0] rom_dat0[1]=rom_dat0[1] rom_dat0[2]=rom_dat0[2] rom_dat0[3]=rom_dat0[3] rom_dat0[4]=rom_dat0[4] rom_dat0[5]=rom_dat0[5] rom_dat0[6]=rom_dat0[6] rom_dat0[7]=rom_dat0[7] rom_dat0[8]=rom_dat0[8] rom_dat0[9]=rom_dat0[9] rom_dat0[10]=rom_dat0[10] rom_dat0[11]=rom_dat0[11] rom_dat0[12]=rom_dat0[12] rom_dat0[13]=rom_dat0[13] rom_dat0[14]=rom_dat0[14] rom_dat0[15]=rom_dat0[15] rom_dat0[16]=rom_dat0[16] rom_dat0[17]=rom_dat0[17] rom_dat0[18]=rom_dat0[18] rom_dat0[19]=rom_dat0[19] rom_dat0[20]=rom_dat0[20] rom_dat0[21]=rom_dat0[21] rom_dat0[22]=rom_dat0[22] rom_dat0[23]=rom_dat0[23] rom_dat0[24]=rom_dat0[24] rom_dat0[25]=rom_dat0[25] rom_dat0[26]=rom_dat0[26] rom_dat0[27]=rom_dat0[27] rom_dat0[28]=rom_dat0[28] rom_dat0[29]=rom_dat0[29] rom_dat0[30]=rom_dat0[30] rom_dat0[31]=rom_dat0[31] serial_tx_4=serial_tx_4 stageB_dataReadRsp_0_0=stageB_dataReadRsp_0[0] stageB_dataReadRsp_0_1=stageB_dataReadRsp_0[1] stageB_dataReadRsp_0_13=stageB_dataReadRsp_0[13] stageB_dataReadRsp_0_15=stageB_dataReadRsp_0[15] stageB_dataReadRsp_0_16=stageB_dataReadRsp_0[16] stageB_dataReadRsp_0_17=stageB_dataReadRsp_0[17] stageB_dataReadRsp_0_21=stageB_dataReadRsp_0[21] stageB_dataReadRsp_0_23=stageB_dataReadRsp_0[23] stageB_dataReadRsp_0_25=stageB_dataReadRsp_0[25] stageB_dataReadRsp_0_29=stageB_dataReadRsp_0[29] stageB_dataReadRsp_0_31=stageB_dataReadRsp_0[31] stageB_dataReadRsp_0_5=stageB_dataReadRsp_0[5] stageB_dataReadRsp_0_7=stageB_dataReadRsp_0[7] stageB_dataReadRsp_0_9=stageB_dataReadRsp_0[9] stageB_flusher_waitDone=stageB_flusher_waitDone stageB_mmuRsp_isIoAccess=stageB_mmuRsp_isIoAccess stageB_mmuRsp_isIoAccess_rep1=stageB_mmuRsp_isIoAccess_rep1 stageB_unaligned=stageB_unaligned storage_1_dat1[0]=storage_1_dat1[0] storage_1_dat1[1]=storage_1_dat1[1] storage_dat1[0]=storage_dat1[0] storage_dat1[1]=storage_dat1[1] storage_dat1[2]=storage_dat1[2] storage_dat1[3]=storage_dat1[3] storage_dat1[4]=storage_dat1[4] storage_dat1[5]=storage_dat1[5] storage_dat1[6]=storage_dat1[6] storage_dat1[7]=storage_dat1[7] sys_clk_0=sys_clk_0 sys_rst=sys_rst un10__zz__zz_decode_IS_RS2_SIGNED_10_i=un10__zz__zz_decode_IS_RS2_SIGNED_10_i un11_decode_CSR_WRITE_OPCODE_i=un11_decode_CSR_WRITE_OPCODE_i un1_CsrPlugin_interrupt_valid21_1z=un1_CsrPlugin_interrupt_valid21 un1_CsrPlugin_interrupt_valid21_i_1z=un1_CsrPlugin_interrupt_valid21_i un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_10 un1_IBusCachedPlugin_cache_io_cpu_decode_data_21=un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0=un1_IBusCachedPlugin_cache_io_cpu_decode_data_22 un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z=un1_IBusCachedPlugin_cache_io_cpu_decode_data_31 un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0=un1_IBusCachedPlugin_cache_io_cpu_decode_data_9 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z=un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0 un1__zz__zz_decode_IS_RS2_SIGNED_44_1z=un1__zz__zz_decode_IS_RS2_SIGNED_44 un1_main_basesoc_bus_errors_1_0[0]=un1_main_basesoc_bus_errors_1_0[0] un1_main_basesoc_bus_errors_1_0[1]=un1_main_basesoc_bus_errors_1_0[1] un1_main_basesoc_bus_errors_1_0[2]=un1_main_basesoc_bus_errors_1_0[2] un1_main_basesoc_bus_errors_1_0[3]=un1_main_basesoc_bus_errors_1_0[3] un1_main_basesoc_bus_errors_1_0[4]=un1_main_basesoc_bus_errors_1_0[4] un1_main_basesoc_bus_errors_1_0[5]=un1_main_basesoc_bus_errors_1_0[5] un1_main_basesoc_bus_errors_1_0[6]=un1_main_basesoc_bus_errors_1_0[6] un1_main_basesoc_bus_errors_1_0[7]=un1_main_basesoc_bus_errors_1_0[7] un1_main_basesoc_bus_errors_1_0[8]=un1_main_basesoc_bus_errors_1_0[8] un1_main_basesoc_bus_errors_1_0[9]=un1_main_basesoc_bus_errors_1_0[9] un1_main_basesoc_bus_errors_1_0[10]=un1_main_basesoc_bus_errors_1_0[10] un1_main_basesoc_bus_errors_1_0[11]=un1_main_basesoc_bus_errors_1_0[11] un1_main_basesoc_bus_errors_1_0[12]=un1_main_basesoc_bus_errors_1_0[12] un1_main_basesoc_bus_errors_1_0[13]=un1_main_basesoc_bus_errors_1_0[13] un1_main_basesoc_bus_errors_1_0[14]=un1_main_basesoc_bus_errors_1_0[14] un1_main_basesoc_bus_errors_1_0[15]=un1_main_basesoc_bus_errors_1_0[15] un1_main_basesoc_bus_errors_1_0[16]=un1_main_basesoc_bus_errors_1_0[16] un1_main_basesoc_bus_errors_1_0[17]=un1_main_basesoc_bus_errors_1_0[17] un1_main_basesoc_bus_errors_1_0[18]=un1_main_basesoc_bus_errors_1_0[18] un1_main_basesoc_bus_errors_1_0[19]=un1_main_basesoc_bus_errors_1_0[19] un1_main_basesoc_bus_errors_1_0[20]=un1_main_basesoc_bus_errors_1_0[20] un1_main_basesoc_bus_errors_1_0[21]=un1_main_basesoc_bus_errors_1_0[21] un1_main_basesoc_bus_errors_1_0[22]=un1_main_basesoc_bus_errors_1_0[22] un1_main_basesoc_bus_errors_1_0[23]=un1_main_basesoc_bus_errors_1_0[23] un1_main_basesoc_bus_errors_1_0[24]=un1_main_basesoc_bus_errors_1_0[24] un1_main_basesoc_bus_errors_1_0[25]=un1_main_basesoc_bus_errors_1_0[25] un1_main_basesoc_bus_errors_1_0[26]=un1_main_basesoc_bus_errors_1_0[26] un1_main_basesoc_bus_errors_1_0[27]=un1_main_basesoc_bus_errors_1_0[27] un1_main_basesoc_bus_errors_1_0[28]=un1_main_basesoc_bus_errors_1_0[28] un1_main_basesoc_bus_errors_1_0[29]=un1_main_basesoc_bus_errors_1_0[29] un1_main_basesoc_bus_errors_1_0[30]=un1_main_basesoc_bus_errors_1_0[30] un1_main_basesoc_bus_errors_1_0[31]=un1_main_basesoc_bus_errors_1_0[31] un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0=un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 un1_main_basesoc_uart_rx_fifo_level0=un1_main_basesoc_uart_rx_fifo_level0 un1_main_basesoc_uart_rx_fifo_level0_0[1]=un1_main_basesoc_uart_rx_fifo_level0_0[1] un1_main_basesoc_uart_rx_fifo_level0_0[2]=un1_main_basesoc_uart_rx_fifo_level0_0[2] un1_main_basesoc_uart_rx_fifo_level0_0[3]=un1_main_basesoc_uart_rx_fifo_level0_0[3] un1_main_basesoc_uart_rx_fifo_level0_0[4]=un1_main_basesoc_uart_rx_fifo_level0_0[4] un1_main_basesoc_uart_tx_fifo_level0=un1_main_basesoc_uart_tx_fifo_level0_1z un1_main_basesoc_uart_tx_fifo_level0_0[1]=un1_main_basesoc_uart_tx_fifo_level0_0[1] un1_main_basesoc_uart_tx_fifo_level0_0[2]=un1_main_basesoc_uart_tx_fifo_level0_0[2] un1_main_basesoc_uart_tx_fifo_level0_0[3]=un1_main_basesoc_uart_tx_fifo_level0_0[3] un1_main_basesoc_uart_tx_fifo_level0_0[4]=un1_main_basesoc_uart_tx_fifo_level0_0[4] un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 un1_sys_rst_1z=un1_sys_rst un2_execute_FullBarrelShifterPlugin_reversed=un2_execute_FullBarrelShifterPlugin_reversed un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z=un3_main_basesoc_uart_tx_fifo_syncfifo_writable un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i=un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i un4__zz__zz_decode_IS_RS2_SIGNED_17_i=un4__zz__zz_decode_IS_RS2_SIGNED_17_i un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z=un4__zz__zz_decode_IS_RS2_SIGNED_20_i un4__zz__zz_decode_IS_RS2_SIGNED_64_i=un4__zz__zz_decode_IS_RS2_SIGNED_64_i un4__zz__zz_decode_IS_RS2_SIGNED_77_i=un4__zz__zz_decode_IS_RS2_SIGNED_77_i un4__zz__zz_decode_IS_RS2_SIGNED_7_i=un4__zz__zz_decode_IS_RS2_SIGNED_7_i un5_main_basesoc_rx_phase_cry_31=un5_main_basesoc_rx_phase_cry_31 un5_main_basesoc_tx_phase_cry_31=un5_main_basesoc_tx_phase_cry_31 user_led0_c=user_led0_c user_led10_c=user_led10_c user_led11_c=user_led11_c user_led12_c=user_led12_c user_led13_c=user_led13_c user_led1_c=user_led1_c user_led2_c=user_led2_c user_led3_c=user_led3_c user_led4_c=user_led4_c user_led5_c=user_led5_c user_led6_c=user_led6_c user_led7_c=user_led7_c user_led8_c=user_led8_c user_led9_c=user_led9_c when_CsrPlugin_l1019_1z=when_CsrPlugin_l1019 when_CsrPlugin_l1180=when_CsrPlugin_l1180 when_CsrPlugin_l985_i=when_CsrPlugin_l985_i when_DBusCachedPlugin_l458_1z=when_DBusCachedPlugin_l458 when_DBusCachedPlugin_l458_537_1z=when_DBusCachedPlugin_l458_537 when_DBusCachedPlugin_l458_RNIASQQ_1z=when_DBusCachedPlugin_l458_RNIASQQ when_DBusCachedPlugin_l458_RNIT1AA1_1z=when_DBusCachedPlugin_l458_RNIT1AA1 when_DBusCachedPlugin_l458_i_1z=when_DBusCachedPlugin_l458_i when_DataCache_l980=when_DataCache_l980 when_Fetcher_l158_1z=when_Fetcher_l158 when_HazardSimplePlugin_l48_1_NE=when_HazardSimplePlugin_l48_1_NE when_HazardSimplePlugin_l48_2_NE=when_HazardSimplePlugin_l48_2_NE when_HazardSimplePlugin_l51_1_NE=when_HazardSimplePlugin_l51_1_NE when_HazardSimplePlugin_l51_2_NE=when_HazardSimplePlugin_l51_2_NE when_HazardSimplePlugin_l57_2_1z=when_HazardSimplePlugin_l57_2 when_MulDivIterativePlugin_l128_1z=when_MulDivIterativePlugin_l128 when_MulPlugin_l147_1z=when_MulPlugin_l147 when_Pipeline_l124_2_1z=when_Pipeline_l124_2 when_Pipeline_l151_1_1z=when_Pipeline_l151_1 when_Pipeline_l151_1z=when_Pipeline_l151 when_Pipeline_l151_2_1z=when_Pipeline_l151_2 writeBack_arbitration_isValid=writeBack_arbitration_isValid writeBack_arbitration_isValid_5_1z=writeBack_arbitration_isValid_5
.cname IBusCachedPlugin_cache
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:49168.20-50137.2"
.subckt LUT4 A=main_basesoc_reset_storage[1] B=main_basesoc_reset_storage[0] C=main_basesoc_reset_re D=GND_0 Z=_zz_7s_i
.cname IBusCachedPlugin_fetchPc_booted_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31490.8-31496.2"
.param INIT "0x1515"
.subckt FD1P3IX CD=sys_rst CK=sys_clk_0 D=_zz_7s_i Q=IBusCachedPlugin_fetchPc_booted SP=VCC
.cname IBusCachedPlugin_fetchPc_booted_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41627.11-41633.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=IBusCachedPlugin_fetchPc_output_fire_1 Q=IBusCachedPlugin_fetchPc_inc SP=IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i
.cname IBusCachedPlugin_fetchPc_inc_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41619.11-41625.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1010 Q=dsp_split_kb_0_0_14_0[8] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41443.11-41449.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1011 Q=dsp_split_kb_0_0_14_0[9] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41451.11-41457.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5211 Q=dsp_split_kb_0_0_14_0[10] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41459.11-41465.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1013 Q=dsp_split_kb_3_27_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41467.11-41473.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1014 Q=dsp_split_kb_3_29_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41475.11-41481.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1015 Q=dsp_split_kb_3_39_0[13] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41483.11-41489.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5212 Q=dsp_split_kb_3_39_0[14] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41491.11-41497.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1017 Q=dsp_split_kb_3_39_0[15] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41499.11-41505.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1018 Q=dsp_split_kb_3_31_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41507.11-41513.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1019 Q=dsp_split_kb_3_33_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41515.11-41521.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5213 Q=dsp_split_kb_3_35_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41523.11-41529.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1021 Q=dsp_split_kb_3_41_0[19] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41531.11-41537.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1022 Q=dsp_split_kb_3_41_0[20] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41539.11-41545.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1023 Q=dsp_split_kb_3_41_0[21] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41547.11-41553.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5214 Q=dsp_split_kb_3_41_0[22] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41555.11-41561.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1025 Q=dsp_split_kb_3_37_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41563.11-41569.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1026 Q=dsp_split_kb_3_43[24] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41571.11-41577.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1027 Q=dsp_split_kb_3_43[25] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41579.11-41585.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5215 Q=dsp_split_kb_3_43[26] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41587.11-41593.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1029 Q=dsp_split_kb_3_43[27] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41595.11-41601.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=dsp_split_kb_38 Q=dsp_split_kb_38_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41379.11-41385.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1030 Q=dsp_split_kb_3_43[28] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41603.11-41609.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1031 Q=IBusCachedPlugin_fetchPc_pc_6_0 SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41611.11-41617.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1003 Q=dsp_split_kb_1_0_4_0[1] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41387.11-41393.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5209 Q=dsp_split_kb_1_0_4_0[2] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41395.11-41401.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1005 Q=dsp_split_kb_1_0_4_0[3] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41403.11-41409.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1006 Q=dsp_split_kb_1_0_4_0[4] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41411.11-41417.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1007 Q=dsp_split_kb_1_0_4_0[5] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41419.11-41425.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_5210 Q=dsp_split_kb_1_0_4_0[6] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41427.11-41433.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=N_1009 Q=dsp_split_kb_0_0_14_0[7] SP=when_Fetcher_l158
.cname IBusCachedPlugin_fetchPc_pcReg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41435.11-41441.2"
.subckt CCU2 A0=VCC A1=dsp_split_kb_38_0 B0=IBusCachedPlugin_fetchPc_inc B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=IBusCachedPlugin_fetchPc_pc_cry_0 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_0_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_0_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47717.8-47730.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_27_0 A1=dsp_split_kb_3_29_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_10 COUT=IBusCachedPlugin_fetchPc_pc_cry_12 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_11_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47610.8-47623.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_39_0[13] A1=dsp_split_kb_3_39_0[14] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_12 COUT=IBusCachedPlugin_fetchPc_pc_cry_14 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_13_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47592.8-47605.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_39_0[15] A1=dsp_split_kb_3_31_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_14 COUT=IBusCachedPlugin_fetchPc_pc_cry_16 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_15_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47574.8-47587.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_33_0 A1=dsp_split_kb_3_35_0 B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_16 COUT=IBusCachedPlugin_fetchPc_pc_cry_18 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_17_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47556.8-47569.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_41_0[19] A1=dsp_split_kb_3_41_0[20] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_18 COUT=IBusCachedPlugin_fetchPc_pc_cry_20 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_19_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47538.8-47551.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_1_0_4_0[1] A1=dsp_split_kb_1_0_4_0[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_0 COUT=IBusCachedPlugin_fetchPc_pc_cry_2 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_1_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47700.8-47713.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_41_0[21] A1=dsp_split_kb_3_41_0[22] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_20 COUT=IBusCachedPlugin_fetchPc_pc_cry_22 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_21_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47520.8-47533.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_37_0 A1=dsp_split_kb_3_43[24] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_22 COUT=IBusCachedPlugin_fetchPc_pc_cry_24 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_23_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47502.8-47515.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_43[25] A1=dsp_split_kb_3_43[26] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_24 COUT=IBusCachedPlugin_fetchPc_pc_cry_26 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_25_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47484.8-47497.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_3_43[27] A1=dsp_split_kb_3_43[28] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_26 COUT=IBusCachedPlugin_fetchPc_pc_cry_28 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_27_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47466.8-47479.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_1_0_4_0[3] A1=dsp_split_kb_1_0_4_0[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_2 COUT=IBusCachedPlugin_fetchPc_pc_cry_4 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_3_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47682.8-47695.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_1_0_4_0[5] A1=dsp_split_kb_1_0_4_0[6] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_4 COUT=IBusCachedPlugin_fetchPc_pc_cry_6 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_5_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47664.8-47677.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_0_0_14_0[7] A1=dsp_split_kb_0_0_14_0[8] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_6 COUT=IBusCachedPlugin_fetchPc_pc_cry_8 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_7_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47646.8-47659.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=dsp_split_kb_0_0_14_0[9] A1=dsp_split_kb_0_0_14_0[10] B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_8 COUT=IBusCachedPlugin_fetchPc_pc_cry_10 D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 S1=IBusCachedPlugin_fetchPc_pc_cry_9_0_S1
.cname IBusCachedPlugin_fetchPc_pc_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47628.8-47641.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=IBusCachedPlugin_fetchPc_pc_6_0 A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_fetchPc_pc_cry_28 COUT=IBusCachedPlugin_fetchPc_pc_s_29_0_COUT D0=VCC D1=VCC S0=IBusCachedPlugin_fetchPc_pc_s_29_0_S0 S1=IBusCachedPlugin_fetchPc_pc_s_29_0_S1
.cname IBusCachedPlugin_fetchPc_pc_s_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47448.8-47461.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=decodeStage_hit_error_RNIVE5V Q=IBusCachedPlugin_injector_nextPcCalc_valids_0 SP=IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i
.cname IBusCachedPlugin_injector_nextPcCalc_valids_0_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41371.11-41377.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=IBusCachedPlugin_injector_nextPcCalc_valids_1_6 Q=IBusCachedPlugin_injector_nextPcCalc_valids_1 SP=IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i
.cname IBusCachedPlugin_injector_nextPcCalc_valids_1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41363.11-41369.2"
.subckt LUT4 A=_zz_64 B=dsp_join_kb_5_4[0] C=dsp_join_kb_6_2[0] D=dsp_join_kb_8[0] Z=IBusCachedPlugin_predictionJumpInterface_payload[2]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_axb_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44311.8-44317.2"
.param INIT "0x1BE4"
.subckt CCU2 A0=dsp_join_kb_8[3] A1=dsp_join_kb_8[4] B0=dsp_join_kb_18[10] B1=dsp_join_kb_18[11] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_9 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_11 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[11] S1=IBusCachedPlugin_predictionJumpInterface_payload[12]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_10_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47341.8-47354.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[6] A1=dsp_join_kb_8[5] B0=dsp_join_kb_18[12] B1=dsp_join_kb_18[13] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_11 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_13 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[13] S1=IBusCachedPlugin_predictionJumpInterface_payload[14]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_12_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47323.8-47336.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[7] A1=dsp_join_kb_7[8] B0=dsp_join_kb_18[14] B1=dsp_join_kb_18[15] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_13 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_15 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[15] S1=IBusCachedPlugin_predictionJumpInterface_payload[16]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_14_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47305.8-47318.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[9] A1=dsp_join_kb_8[6] B0=dsp_join_kb_18[16] B1=dsp_join_kb_18[17] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_15 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_17 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[17] S1=IBusCachedPlugin_predictionJumpInterface_payload[18]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_16_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47287.8-47300.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[10] A1=dsp_join_kb_8[7] B0=dsp_join_kb_18[18] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_17 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_19 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[19] S1=IBusCachedPlugin_predictionJumpInterface_payload[20]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_18_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47269.8-47282.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=VCC A1=dsp_join_kb_8[0] B0=VCC B1=dsp_join_kb_18[1] C0=VCC C1=VCC CIN=GND_0 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S0 S1=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S1
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47430.8-47443.2"
.param INIT0 "5033"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[11] A1=dsp_join_kb_7[12] B0=dsp_join_kb_4[1] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_19 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_21 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[21] S1=IBusCachedPlugin_predictionJumpInterface_payload[22]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_20_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47251.8-47264.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[13] A1=dsp_join_kb_7[14] B0=dsp_join_kb_4[1] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_21 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_23 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[23] S1=IBusCachedPlugin_predictionJumpInterface_payload[24]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_22_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47233.8-47246.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_8[8] A1=dsp_join_kb_7[15] B0=dsp_join_kb_4[1] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_23 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_25 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[25] S1=IBusCachedPlugin_predictionJumpInterface_payload[26]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_24_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47215.8-47228.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[16] A1=dsp_join_kb_7[17] B0=dsp_join_kb_4[1] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_25 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_27 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[27] S1=IBusCachedPlugin_predictionJumpInterface_payload[28]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_26_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47197.8-47210.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[18] A1=dsp_join_kb_7[19] B0=dsp_join_kb_4[1] B1=dsp_join_kb_4[1] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_27 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_29 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[29] S1=IBusCachedPlugin_predictionJumpInterface_payload[30]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_28_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47179.8-47192.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[0] A1=dsp_join_kb_7[1] B0=dsp_join_kb_18[2] B1=dsp_join_kb_18[3] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_3 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[3] S1=IBusCachedPlugin_predictionJumpInterface_payload[4]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_2_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47413.8-47426.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[2] A1=dsp_join_kb_7[3] B0=dsp_join_kb_18[4] B1=dsp_join_kb_18[5] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_3 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_5 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[5] S1=IBusCachedPlugin_predictionJumpInterface_payload[6]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_4_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47395.8-47408.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_7[4] A1=dsp_join_kb_7[5] B0=dsp_join_kb_18[6] B1=dsp_join_kb_18[7] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_5 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_7 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[7] S1=IBusCachedPlugin_predictionJumpInterface_payload[8]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_6_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47377.8-47390.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_8[1] A1=dsp_join_kb_8[2] B0=dsp_join_kb_18[8] B1=dsp_join_kb_18[9] C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_7 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_9 D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[9] S1=IBusCachedPlugin_predictionJumpInterface_payload[10]
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_cry_8_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47359.8-47372.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_8[9] A1=VCC B0=dsp_join_kb_4[1] B1=VCC C0=VCC C1=VCC CIN=IBusCachedPlugin_predictionJumpInterface_payload_1_cry_29 COUT=IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_COUT D0=VCC D1=VCC S0=IBusCachedPlugin_predictionJumpInterface_payload[31] S1=IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_S1
.cname IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47161.8-47174.2"
.param INIT0 "60AA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=VCC ADR[5]=decode_INSTRUCTION_ANTICIPATED[20] ADR[6]=decode_INSTRUCTION_ANTICIPATED[21] ADR[7]=decode_INSTRUCTION_ANTICIPATED[22] ADR[8]=decode_INSTRUCTION_ANTICIPATED[23] ADR[9]=decode_INSTRUCTION_ANTICIPATED[24] ADR[10]=GND_0 ADR[11]=GND_0 ADR[12]=GND_0 ADR[13]=GND_0 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=VCC ADW[5]=lastStageRegFileWrite_payload_address[0] ADW[6]=lastStageRegFileWrite_payload_address[1] ADW[7]=lastStageRegFileWrite_payload_address[2] ADW[8]=lastStageRegFileWrite_payload_address[3] ADW[9]=lastStageRegFileWrite_payload_address[4] ADW[10]=GND_0 ADW[11]=GND_0 ADW[12]=GND_0 ADW[13]=GND_0 CER=VCC CEW=lastStageRegFileWrite_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=lastStageRegFileWrite_payload_data[0] DI[1]=lastStageRegFileWrite_payload_data[1] DI[2]=lastStageRegFileWrite_payload_data[2] DI[3]=lastStageRegFileWrite_payload_data[3] DI[4]=lastStageRegFileWrite_payload_data[4] DI[5]=lastStageRegFileWrite_payload_data[5] DI[6]=lastStageRegFileWrite_payload_data[6] DI[7]=lastStageRegFileWrite_payload_data[7] DI[8]=lastStageRegFileWrite_payload_data[8] DI[9]=lastStageRegFileWrite_payload_data[9] DI[10]=lastStageRegFileWrite_payload_data[10] DI[11]=lastStageRegFileWrite_payload_data[11] DI[12]=lastStageRegFileWrite_payload_data[12] DI[13]=lastStageRegFileWrite_payload_data[13] DI[14]=lastStageRegFileWrite_payload_data[14] DI[15]=lastStageRegFileWrite_payload_data[15] DI[16]=lastStageRegFileWrite_payload_data[16] DI[17]=lastStageRegFileWrite_payload_data[17] DI[18]=lastStageRegFileWrite_payload_data[18] DI[19]=lastStageRegFileWrite_payload_data[19] DI[20]=lastStageRegFileWrite_payload_data[20] DI[21]=lastStageRegFileWrite_payload_data[21] DI[22]=lastStageRegFileWrite_payload_data[22] DI[23]=lastStageRegFileWrite_payload_data[23] DI[24]=lastStageRegFileWrite_payload_data[24] DI[25]=lastStageRegFileWrite_payload_data[25] DI[26]=lastStageRegFileWrite_payload_data[26] DI[27]=lastStageRegFileWrite_payload_data[27] DI[28]=lastStageRegFileWrite_payload_data[28] DI[29]=lastStageRegFileWrite_payload_data[29] DI[30]=lastStageRegFileWrite_payload_data[30] DI[31]=lastStageRegFileWrite_payload_data[31] DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_RegFilePlugin_regFile_port1[0] DO[1]=_zz_RegFilePlugin_regFile_port1[1] DO[2]=_zz_RegFilePlugin_regFile_port1[2] DO[3]=_zz_RegFilePlugin_regFile_port1[3] DO[4]=_zz_RegFilePlugin_regFile_port1[4] DO[5]=_zz_RegFilePlugin_regFile_port1[5] DO[6]=_zz_RegFilePlugin_regFile_port1[6] DO[7]=_zz_RegFilePlugin_regFile_port1[7] DO[8]=_zz_RegFilePlugin_regFile_port1[8] DO[9]=_zz_RegFilePlugin_regFile_port1[9] DO[10]=_zz_RegFilePlugin_regFile_port1[10] DO[11]=_zz_RegFilePlugin_regFile_port1[11] DO[12]=_zz_RegFilePlugin_regFile_port1[12] DO[13]=_zz_RegFilePlugin_regFile_port1[13] DO[14]=_zz_RegFilePlugin_regFile_port1[14] DO[15]=_zz_RegFilePlugin_regFile_port1[15] DO[16]=_zz_RegFilePlugin_regFile_port1[16] DO[17]=_zz_RegFilePlugin_regFile_port1[17] DO[18]=_zz_RegFilePlugin_regFile_port1[18] DO[19]=_zz_RegFilePlugin_regFile_port1[19] DO[20]=_zz_RegFilePlugin_regFile_port1[20] DO[21]=_zz_RegFilePlugin_regFile_port1[21] DO[22]=_zz_RegFilePlugin_regFile_port1[22] DO[23]=_zz_RegFilePlugin_regFile_port1[23] DO[24]=_zz_RegFilePlugin_regFile_port1[24] DO[25]=_zz_RegFilePlugin_regFile_port1[25] DO[26]=_zz_RegFilePlugin_regFile_port1[26] DO[27]=_zz_RegFilePlugin_regFile_port1[27] DO[28]=_zz_RegFilePlugin_regFile_port1[28] DO[29]=_zz_RegFilePlugin_regFile_port1[29] DO[30]=_zz_RegFilePlugin_regFile_port1[30] DO[31]=_zz_RegFilePlugin_regFile_port1[31] DO[32]=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO[32] DO[33]=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO[33] DO[34]=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO[34] DO[35]=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO[35] ONEBITERR=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_ONEBITERR RST=GND_0 TWOBITERR=RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_TWOBITERR
.cname RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:49049.10-49063.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X36"
.param DATA_WIDTH_W "X36"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt PDP16K ADR[0]=VCC ADR[1]=VCC ADR[2]=VCC ADR[3]=VCC ADR[4]=VCC ADR[5]=decode_INSTRUCTION_ANTICIPATED[15] ADR[6]=decode_INSTRUCTION_ANTICIPATED[16] ADR[7]=decode_INSTRUCTION_ANTICIPATED[17] ADR[8]=decode_INSTRUCTION_ANTICIPATED[18] ADR[9]=decode_INSTRUCTION_ANTICIPATED[19] ADR[10]=GND_0 ADR[11]=GND_0 ADR[12]=GND_0 ADR[13]=GND_0 ADW[0]=VCC ADW[1]=VCC ADW[2]=VCC ADW[3]=VCC ADW[4]=VCC ADW[5]=lastStageRegFileWrite_payload_address[0] ADW[6]=lastStageRegFileWrite_payload_address[1] ADW[7]=lastStageRegFileWrite_payload_address[2] ADW[8]=lastStageRegFileWrite_payload_address[3] ADW[9]=lastStageRegFileWrite_payload_address[4] ADW[10]=GND_0 ADW[11]=GND_0 ADW[12]=GND_0 ADW[13]=GND_0 CER=VCC CEW=lastStageRegFileWrite_valid CLKR=sys_clk_0 CLKW=sys_clk_0 CSR[0]=VCC CSR[1]=VCC CSR[2]=VCC CSW[0]=VCC CSW[1]=VCC CSW[2]=VCC DI[0]=lastStageRegFileWrite_payload_data[0] DI[1]=lastStageRegFileWrite_payload_data[1] DI[2]=lastStageRegFileWrite_payload_data[2] DI[3]=lastStageRegFileWrite_payload_data[3] DI[4]=lastStageRegFileWrite_payload_data[4] DI[5]=lastStageRegFileWrite_payload_data[5] DI[6]=lastStageRegFileWrite_payload_data[6] DI[7]=lastStageRegFileWrite_payload_data[7] DI[8]=lastStageRegFileWrite_payload_data[8] DI[9]=lastStageRegFileWrite_payload_data[9] DI[10]=lastStageRegFileWrite_payload_data[10] DI[11]=lastStageRegFileWrite_payload_data[11] DI[12]=lastStageRegFileWrite_payload_data[12] DI[13]=lastStageRegFileWrite_payload_data[13] DI[14]=lastStageRegFileWrite_payload_data[14] DI[15]=lastStageRegFileWrite_payload_data[15] DI[16]=lastStageRegFileWrite_payload_data[16] DI[17]=lastStageRegFileWrite_payload_data[17] DI[18]=lastStageRegFileWrite_payload_data[18] DI[19]=lastStageRegFileWrite_payload_data[19] DI[20]=lastStageRegFileWrite_payload_data[20] DI[21]=lastStageRegFileWrite_payload_data[21] DI[22]=lastStageRegFileWrite_payload_data[22] DI[23]=lastStageRegFileWrite_payload_data[23] DI[24]=lastStageRegFileWrite_payload_data[24] DI[25]=lastStageRegFileWrite_payload_data[25] DI[26]=lastStageRegFileWrite_payload_data[26] DI[27]=lastStageRegFileWrite_payload_data[27] DI[28]=lastStageRegFileWrite_payload_data[28] DI[29]=lastStageRegFileWrite_payload_data[29] DI[30]=lastStageRegFileWrite_payload_data[30] DI[31]=lastStageRegFileWrite_payload_data[31] DI[32]=GND_0 DI[33]=GND_0 DI[34]=GND_0 DI[35]=GND_0 DO[0]=_zz_RegFilePlugin_regFile_port0[0] DO[1]=_zz_RegFilePlugin_regFile_port0[1] DO[2]=_zz_RegFilePlugin_regFile_port0[2] DO[3]=_zz_RegFilePlugin_regFile_port0[3] DO[4]=_zz_RegFilePlugin_regFile_port0[4] DO[5]=_zz_RegFilePlugin_regFile_port0[5] DO[6]=_zz_RegFilePlugin_regFile_port0[6] DO[7]=_zz_RegFilePlugin_regFile_port0[7] DO[8]=_zz_RegFilePlugin_regFile_port0[8] DO[9]=_zz_RegFilePlugin_regFile_port0[9] DO[10]=_zz_RegFilePlugin_regFile_port0[10] DO[11]=_zz_RegFilePlugin_regFile_port0[11] DO[12]=_zz_RegFilePlugin_regFile_port0[12] DO[13]=_zz_RegFilePlugin_regFile_port0[13] DO[14]=_zz_RegFilePlugin_regFile_port0[14] DO[15]=_zz_RegFilePlugin_regFile_port0[15] DO[16]=_zz_RegFilePlugin_regFile_port0[16] DO[17]=_zz_RegFilePlugin_regFile_port0[17] DO[18]=_zz_RegFilePlugin_regFile_port0[18] DO[19]=_zz_RegFilePlugin_regFile_port0[19] DO[20]=_zz_RegFilePlugin_regFile_port0[20] DO[21]=_zz_RegFilePlugin_regFile_port0[21] DO[22]=_zz_RegFilePlugin_regFile_port0[22] DO[23]=_zz_RegFilePlugin_regFile_port0[23] DO[24]=_zz_RegFilePlugin_regFile_port0[24] DO[25]=_zz_RegFilePlugin_regFile_port0[25] DO[26]=_zz_RegFilePlugin_regFile_port0[26] DO[27]=_zz_RegFilePlugin_regFile_port0[27] DO[28]=_zz_RegFilePlugin_regFile_port0[28] DO[29]=_zz_RegFilePlugin_regFile_port0[29] DO[30]=_zz_RegFilePlugin_regFile_port0[30] DO[31]=_zz_RegFilePlugin_regFile_port0[31] DO[32]=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO[32] DO[33]=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO[33] DO[34]=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO[34] DO[35]=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO[35] ONEBITERR=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_ONEBITERR RST=GND_0 TWOBITERR=RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_TWOBITERR
.cname RegFilePlugin_regFile_RegFilePlugin_regFile_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:49026.10-49040.2"
.param ASYNC_RST_RELEASE "ASYNC"
.param DATA_WIDTH_R "X36"
.param DATA_WIDTH_W "X36"
.param OUTREG "BYPASSED"
.param RESETMODE "SYNC"
.subckt VHI Z=VCC
.cname VCC_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:50422.7-50424.2"
.subckt LUT4 A=IBusCachedPlugin_cache_io_cpu_decode_data[2] B=IBusCachedPlugin_cache_io_cpu_decode_data[3] C=IBusCachedPlugin_cache_io_cpu_decode_data[4] D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Z=_zz_64
.cname _zz_64_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44589.8-44595.2"
.param INIT "0xCC02"
.subckt FD1P3JX CK=sys_clk_0 D=_zz_7s PD=sys_rst Q=_zz_7 SP=VCC
.cname _zz_7_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41355.11-41361.2"
.subckt LUT4 A=main_basesoc_reset_re B=main_basesoc_reset_storage[0] C=main_basesoc_reset_storage[1] D=GND_0 Z=_zz_7s
.cname _zz_7sr
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44894.8-44900.2"
.param INIT "0xF8F8"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit[0] B=externalInterruptArray_regNext[0] C=GND_0 D=GND_0 Z=_zz_CsrPlugin_csrMapping_readDataInit_1
.cname _zz_CsrPlugin_csrMapping_readDataInit_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45513.8-45519.2"
.param INIT "0x8888"
.subckt LUT4 A=_zz_CsrPlugin_csrMapping_readDataInit[31] B=execute_CsrPlugin_csr_3008 C=GND_0 D=GND_0 Z=_zz_CsrPlugin_csrMapping_readDataInit_9
.cname _zz_CsrPlugin_csrMapping_readDataInit_9_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45522.8-45528.2"
.param INIT "0x8888"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[0] Q=_zz_CsrPlugin_csrMapping_readDataInit[0] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41099.11-41105.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[10] Q=_zz_CsrPlugin_csrMapping_readDataInit[10] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41179.11-41185.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[11] Q=_zz_CsrPlugin_csrMapping_readDataInit[11] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41187.11-41193.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[12] Q=_zz_CsrPlugin_csrMapping_readDataInit[12] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41195.11-41201.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[13] Q=_zz_CsrPlugin_csrMapping_readDataInit[13] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41203.11-41209.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[14] Q=_zz_CsrPlugin_csrMapping_readDataInit[14] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41211.11-41217.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[15] Q=_zz_CsrPlugin_csrMapping_readDataInit[15] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41219.11-41225.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[16] Q=_zz_CsrPlugin_csrMapping_readDataInit[16] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41227.11-41233.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[17] Q=_zz_CsrPlugin_csrMapping_readDataInit[17] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41235.11-41241.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[18] Q=_zz_CsrPlugin_csrMapping_readDataInit[18] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41243.11-41249.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[19] Q=_zz_CsrPlugin_csrMapping_readDataInit[19] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41251.11-41257.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[1] Q=_zz_CsrPlugin_csrMapping_readDataInit[1] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41107.11-41113.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[20] Q=_zz_CsrPlugin_csrMapping_readDataInit[20] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41259.11-41265.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[21] Q=_zz_CsrPlugin_csrMapping_readDataInit[21] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41267.11-41273.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[22] Q=_zz_CsrPlugin_csrMapping_readDataInit[22] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41275.11-41281.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[23] Q=_zz_CsrPlugin_csrMapping_readDataInit[23] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41283.11-41289.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[24] Q=_zz_CsrPlugin_csrMapping_readDataInit[24] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41291.11-41297.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[25] Q=_zz_CsrPlugin_csrMapping_readDataInit[25] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41299.11-41305.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[26] Q=_zz_CsrPlugin_csrMapping_readDataInit[26] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41307.11-41313.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[27] Q=_zz_CsrPlugin_csrMapping_readDataInit[27] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41315.11-41321.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[28] Q=_zz_CsrPlugin_csrMapping_readDataInit[28] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41323.11-41329.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[29] Q=_zz_CsrPlugin_csrMapping_readDataInit[29] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41331.11-41337.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[2] Q=_zz_CsrPlugin_csrMapping_readDataInit[2] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41115.11-41121.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[30] Q=_zz_CsrPlugin_csrMapping_readDataInit[30] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41339.11-41345.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[31] Q=_zz_CsrPlugin_csrMapping_readDataInit[31] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41347.11-41353.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[3] Q=_zz_CsrPlugin_csrMapping_readDataInit[3] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41123.11-41129.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[4] Q=_zz_CsrPlugin_csrMapping_readDataInit[4] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41131.11-41137.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[5] Q=_zz_CsrPlugin_csrMapping_readDataInit[5] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41139.11-41145.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[6] Q=_zz_CsrPlugin_csrMapping_readDataInit[6] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41147.11-41153.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[7] Q=_zz_CsrPlugin_csrMapping_readDataInit[7] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41155.11-41161.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[8] Q=_zz_CsrPlugin_csrMapping_readDataInit[8] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41163.11-41169.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_CsrPlugin_csrMapping_writeDataSignal[9] Q=_zz_CsrPlugin_csrMapping_readDataInit[9] SP=_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa
.cname _zz_CsrPlugin_csrMapping_readDataInit_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41171.11-41177.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=IBusCachedPlugin_fetchPc_output_fire_1 Q=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 SP=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i
.cname _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41091.11-41097.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5 Q=_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid SP=_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i
.cname _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41083.11-41089.2"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_size[0] B=dataCache_1_io_mem_cmd_s2mPipe_rData_size[1] C=GND_0 D=GND_0 Z=_zz_dBus_cmd_ready_5_0
.cname _zz_dBus_cmd_ready_5_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45549.8-45555.2"
.param INIT "0x2222"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_dBus_cmd_ready_5_1[0] Q=_zz_dBus_cmd_ready[0] SP=VCC
.cname _zz_dBus_cmd_ready_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41059.11-41065.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_dBus_cmd_ready_5_1[1] Q=_zz_dBus_cmd_ready[1] SP=VCC
.cname _zz_dBus_cmd_ready_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41067.11-41073.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_dBus_cmd_ready_5_1[2] Q=_zz_dBus_cmd_ready[2] SP=VCC
.cname _zz_dBus_cmd_ready_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41075.11-41081.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=_zz_dBus_rsp_valid_2 Q=_zz_dBus_rsp_valid SP=VCC
.cname _zz_dBus_rsp_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41051.11-41057.2"
.subckt LUT4 A=N_89_0 B=N_97_0 C=_zz_execute_SRC2_5[3] D=GND_0 Z=N_122_0
.cname _zz_execute_SHIFT_RIGHT_1_122
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43840.8-43846.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_93_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5[3] D=_zz_execute_SRC2_5[4] Z=_zz_execute_SHIFT_RIGHT_1[26]
.cname _zz_execute_SHIFT_RIGHT_1_159
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43629.8-43635.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_97_0 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5[3] D=_zz_execute_SRC2_5[4] Z=_zz_execute_SHIFT_RIGHT_1[30]
.cname _zz_execute_SHIFT_RIGHT_1_163
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43638.8-43644.2"
.param INIT "0xCCCA"
.subckt LUT4 A=_zz_execute_SRC2_5[0] B=decode_to_execute_SHIFT_CTRL[0] C=decode_to_execute_SHIFT_CTRL[1] D=execute_FullBarrelShifterPlugin_reversed[31] Z=N_32
.cname _zz_execute_SHIFT_RIGHT_1_32
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44208.8-44214.2"
.param INIT "0xD500"
.subckt LUT4 A=N_27 B=N_29 C=_zz_execute_SRC2_5[1] D=GND_0 Z=N_60
.cname _zz_execute_SHIFT_RIGHT_1_60
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44157.8-44163.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_29 B=N_31 C=_zz_execute_SRC2_5[1] D=GND_0 Z=N_62
.cname _zz_execute_SHIFT_RIGHT_1_62
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44166.8-44172.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_31 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5[1] D=GND_0 Z=N_64
.cname _zz_execute_SHIFT_RIGHT_1_64
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44175.8-44181.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_48 B=N_52 C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_81_0
.cname _zz_execute_SHIFT_RIGHT_1_81
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44058.8-44064.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_52 B=N_56 C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_85_0
.cname _zz_execute_SHIFT_RIGHT_1_85
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44067.8-44073.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_56 B=N_60 C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_89_0
.cname _zz_execute_SHIFT_RIGHT_1_89
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43950.8-43956.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_58 B=N_62 C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_91_0
.cname _zz_execute_SHIFT_RIGHT_1_91
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43959.8-43965.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_60 B=N_64 C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_93_0
.cname _zz_execute_SHIFT_RIGHT_1_93
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43968.8-43974.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_62 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5[2] D=GND_0 Z=N_95_0
.cname _zz_execute_SHIFT_RIGHT_1_95
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43977.8-43983.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_31 B=_zz_execute_SHIFT_RIGHT_1[32] C=_zz_execute_SRC2_5[1] D=_zz_execute_SRC2_5[2] Z=N_97_0
.cname _zz_execute_SHIFT_RIGHT_1_97
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43986.8-43992.2"
.param INIT "0xCCCA"
.subckt LUT4 A=_zz_execute_SRC1[31] B=decode_to_execute_SHIFT_CTRL[0] C=decode_to_execute_SHIFT_CTRL[1] D=GND_0 Z=_zz_execute_SHIFT_RIGHT_1[32]
.cname _zz_execute_SHIFT_RIGHT_2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44320.8-44326.2"
.param INIT "0x8080"
.subckt LUT4 A=N_185 B=decode_to_execute_INSTRUCTION[15] C=decode_to_execute_SRC1_CTRL_fast[0] D=decode_to_execute_SRC1_CTRL_fast[1] Z=_zz_execute_SRC1[0]
.cname _zz_execute_SRC1_0_iv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44562.8-44568.2"
.param INIT "0xC00A"
.subckt LUT4 A=decode_to_execute_INSTRUCTION[14] B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_12[5] Z=_zz_execute_SRC1[14]
.cname _zz_execute_SRC1_0_iv[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44706.8-44712.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION[18] B=decode_to_execute_SRC1_CTRL_0_rep2 C=decode_to_execute_SRC1_CTRL_1_rep2 D=dsp_join_kb_12[6] Z=_zz_execute_SRC1[18]
.cname _zz_execute_SRC1_0_iv[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44715.8-44721.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_INSTRUCTION[28] B=decode_to_execute_SRC1_CTRL[0] C=decode_to_execute_SRC1_CTRL[1] D=dsp_join_kb_11[17] Z=_zz_execute_SRC1[28]
.cname _zz_execute_SRC1_0_iv[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44724.8-44730.2"
.param INIT "0x0B08"
.subckt LUT4 A=decode_to_execute_SRC1_CTRL[0] B=decode_to_execute_SRC1_CTRL[1] C=dsp_join_kb_9_5_rep2 D=dsp_join_kb_12[9] Z=_zz_execute_SRC1[31]
.cname _zz_execute_SRC1_0_iv[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44688.8-44694.2"
.param INIT "0x3120"
.subckt WIDEFN9 A0=_zz_execute_SRC1[1] A1=_zz_execute_SRC1[0] B0=_zz_execute_SRC1[30] B1=_zz_execute_SRC1[31] C0=un2_execute_FullBarrelShifterPlugin_reversed C1=un2_execute_FullBarrelShifterPlugin_reversed D0=GND_0 D1=GND_0 SEL=_zz_execute_SRC2_5[0] Z=N_31
.cname _zz_execute_SRC1_0_iv_RNI7L5S2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31559.11-31570.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_execute_SRC1[31] B=_zz_execute_SRC1[0] C=decode_to_execute_SHIFT_CTRL[1] D=decode_to_execute_SHIFT_CTRL[0] Z=execute_FullBarrelShifterPlugin_reversed[31]
.cname _zz_execute_SRC1_0_iv_RNIRHJL[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31436.8-31442.2"
.param INIT "0xACAA"
.subckt LUT4 A=N_1135 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast Z=_zz_execute_SrcPlugin_addSub_3[14]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44580.8-44586.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1139 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_fast Z=_zz_execute_SrcPlugin_addSub_3[18]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44571.8-44577.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1149 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SrcPlugin_addSub_3[28]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44544.8-44550.2"
.param INIT "0x1ED2"
.subckt LUT4 A=N_1152 B=N_4148 C=decode_to_execute_SRC_USE_SUB_LESS D=dsp_join_kb_9 Z=_zz_execute_SrcPlugin_addSub_3[31]
.cname _zz_execute_SrcPlugin_addSub_3_cZ[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44553.8-44559.2"
.param INIT "0x1ED2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=iBusWishbone_STB_RNI5OKN Q=main_basesoc_ibus_adr[0] SP=VCC
.cname _zz_iBusWishbone_ADR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41027.11-41033.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=main_basesoc_dbus_ack_i_a2_RNIJJQI Q=main_basesoc_ibus_adr[1] SP=VCC
.cname _zz_iBusWishbone_ADR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41035.11-41041.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=iBusWishbone_STB_sx_RNIHJN21 Q=main_basesoc_ibus_adr[2] SP=VCC
.cname _zz_iBusWishbone_ADR[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41043.11-41049.2"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[0] C=main_basesoc_ibus_adr[0] D=GND_0 Z=builder_array_muxed0[0]
.cname _zz_iBusWishbone_ADR_RNIGU001[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44501.8-44507.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[1] C=main_basesoc_ibus_adr[1] D=GND_0 Z=builder_array_muxed0[1]
.cname _zz_iBusWishbone_ADR_RNIJ1101[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44509.8-44515.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[2] C=main_basesoc_ibus_adr[2] D=GND_0 Z=builder_array_muxed0[2]
.cname _zz_iBusWishbone_ADR_RNIM4101[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44517.8-44523.2"
.param INIT "0xD8D8"
.subckt LUT4 A=un1_sys_rst B=builder_grant C=N_1221 D=GND_0 Z=_zz_iBus_rsp_validc_i
.cname _zz_iBus_rsp_valid_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31454.8-31460.2"
.param INIT "0xFEFE"
.subckt FD1P3IX CD=_zz_iBus_rsp_validc_i CK=sys_clk_0 D=main_basesoc_ibus_cyc Q=_zz_iBus_rsp_valid SP=VCC
.cname _zz_iBus_rsp_valid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41019.11-41025.2"
.subckt CCU2 A0=VCC A1=_zz_memory_DivPlugin_div_result[0] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=GND_0 COUT=_zz_memory_DivPlugin_div_result_3_cry_0 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3_cry_0_0_S0 S1=_zz_memory_DivPlugin_div_result_3[0]
.cname _zz_memory_DivPlugin_div_result_3_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48398.8-48411.2"
.param INIT0 "50CC"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[11] A1=_zz_memory_DivPlugin_div_result[12] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_10 COUT=_zz_memory_DivPlugin_div_result_3_cry_12 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[11] S1=_zz_memory_DivPlugin_div_result_3[12]
.cname _zz_memory_DivPlugin_div_result_3_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48291.8-48304.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[13] A1=_zz_memory_DivPlugin_div_result[14] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_12 COUT=_zz_memory_DivPlugin_div_result_3_cry_14 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[13] S1=_zz_memory_DivPlugin_div_result_3[14]
.cname _zz_memory_DivPlugin_div_result_3_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48273.8-48286.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[15] A1=_zz_memory_DivPlugin_div_result[16] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_14 COUT=_zz_memory_DivPlugin_div_result_3_cry_16 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[15] S1=_zz_memory_DivPlugin_div_result_3[16]
.cname _zz_memory_DivPlugin_div_result_3_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48255.8-48268.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[17] A1=_zz_memory_DivPlugin_div_result[18] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_16 COUT=_zz_memory_DivPlugin_div_result_3_cry_18 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[17] S1=_zz_memory_DivPlugin_div_result_3[18]
.cname _zz_memory_DivPlugin_div_result_3_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48237.8-48250.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[19] A1=_zz_memory_DivPlugin_div_result[20] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_18 COUT=_zz_memory_DivPlugin_div_result_3_cry_20 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[19] S1=_zz_memory_DivPlugin_div_result_3[20]
.cname _zz_memory_DivPlugin_div_result_3_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48219.8-48232.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[1] A1=_zz_memory_DivPlugin_div_result[2] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_0 COUT=_zz_memory_DivPlugin_div_result_3_cry_2 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[1] S1=_zz_memory_DivPlugin_div_result_3[2]
.cname _zz_memory_DivPlugin_div_result_3_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48381.8-48394.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[21] A1=_zz_memory_DivPlugin_div_result[22] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_20 COUT=_zz_memory_DivPlugin_div_result_3_cry_22 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[21] S1=_zz_memory_DivPlugin_div_result_3[22]
.cname _zz_memory_DivPlugin_div_result_3_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48201.8-48214.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[23] A1=_zz_memory_DivPlugin_div_result[24] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_22 COUT=_zz_memory_DivPlugin_div_result_3_cry_24 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[23] S1=_zz_memory_DivPlugin_div_result_3[24]
.cname _zz_memory_DivPlugin_div_result_3_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48183.8-48196.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[25] A1=_zz_memory_DivPlugin_div_result[26] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_24 COUT=_zz_memory_DivPlugin_div_result_3_cry_26 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[25] S1=_zz_memory_DivPlugin_div_result_3[26]
.cname _zz_memory_DivPlugin_div_result_3_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48165.8-48178.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[27] A1=_zz_memory_DivPlugin_div_result[28] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_26 COUT=_zz_memory_DivPlugin_div_result_3_cry_28 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[27] S1=_zz_memory_DivPlugin_div_result_3[28]
.cname _zz_memory_DivPlugin_div_result_3_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48147.8-48160.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[29] A1=_zz_memory_DivPlugin_div_result[30] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_28 COUT=_zz_memory_DivPlugin_div_result_3_cry_30 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[29] S1=_zz_memory_DivPlugin_div_result_3[30]
.cname _zz_memory_DivPlugin_div_result_3_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48129.8-48142.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[3] A1=_zz_memory_DivPlugin_div_result[4] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_2 COUT=_zz_memory_DivPlugin_div_result_3_cry_4 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[3] S1=_zz_memory_DivPlugin_div_result_3[4]
.cname _zz_memory_DivPlugin_div_result_3_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48363.8-48376.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[5] A1=_zz_memory_DivPlugin_div_result[6] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_4 COUT=_zz_memory_DivPlugin_div_result_3_cry_6 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[5] S1=_zz_memory_DivPlugin_div_result_3[6]
.cname _zz_memory_DivPlugin_div_result_3_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48345.8-48358.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[7] A1=_zz_memory_DivPlugin_div_result[8] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_6 COUT=_zz_memory_DivPlugin_div_result_3_cry_8 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[7] S1=_zz_memory_DivPlugin_div_result_3[8]
.cname _zz_memory_DivPlugin_div_result_3_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48327.8-48340.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=_zz_memory_DivPlugin_div_result[9] A1=_zz_memory_DivPlugin_div_result[10] B0=memory_DivPlugin_div_needRevert B1=memory_DivPlugin_div_needRevert C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_8 COUT=_zz_memory_DivPlugin_div_result_3_cry_10 D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[9] S1=_zz_memory_DivPlugin_div_result_3[10]
.cname _zz_memory_DivPlugin_div_result_3_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48309.8-48322.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=memory_DivPlugin_div_needRevert A1=VCC B0=_zz_memory_DivPlugin_div_result[31] B1=VCC C0=VCC C1=VCC CIN=_zz_memory_DivPlugin_div_result_3_cry_30 COUT=_zz_memory_DivPlugin_div_result_3_s_31_0_COUT D0=VCC D1=VCC S0=_zz_memory_DivPlugin_div_result_3[31] S1=_zz_memory_DivPlugin_div_result_3_s_31_0_S1
.cname _zz_memory_DivPlugin_div_result_3_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48111.8-48124.2"
.param INIT0 "60AA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=builder_grant B=main_basesoc_dbus_dat_w[26] C=GND_0 D=GND_0 Z=builder_array_muxed1[26]
.cname builder_array_muxed1_cZ[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45504.8-45510.2"
.param INIT "0x8888"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2] B=main_basesoc_dbus_we C=GND_0 D=GND_0 Z=builder_array_muxed2_0
.cname builder_array_muxed2_0_cZ[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45558.8-45564.2"
.param INIT "0xBBBB"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961 B=builder_basesoc_we_1 C=un3_main_basesoc_uart_tx_fifo_syncfifo_writable D=GND_0 Z=main_m1_e_0_1
.cname builder_basesoc_we_1_RNI2DGD1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45576.8-45582.2"
.param INIT "0x0808"
.subckt LUT4 A=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z B=un3_main_basesoc_uart_tx_fifo_syncfifo_writable C=builder_basesoc_we_1 D=iBusWishbone_STB_RNIBI961 Z=main_basesoc_uart_tx_fifo_wrport_we
.cname builder_basesoc_we_1_RNIFN7G1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31229.8-31235.2"
.param INIT "0x2000"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0] B=un6_builder_basesoc_we_1 C=builder_grant_rep2 D=main_basesoc_dbus_we Z=builder_basesoc_we_1
.cname builder_basesoc_we_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44526.8-44532.2"
.param INIT "0xB000"
.subckt LUT4 A=N_167 B=iBusWishbone_STB_RNIBI961 C=builder_slave_sel_r_r_0_a2_0_out D=builder_basesoc_we_1 Z=builder_basesoc_we
.cname builder_basesoc_we_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44225.8-44231.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1 B=builder_basesoc_we C=builder_csr_bankarray_csrbank0_sel_2 D=builder_csr_bankarray_interface0_bank_bus_dat_r8 Z=builder_csr_bankarray_csrbank0_reset0_re_1z
.cname builder_csr_bankarray_csrbank0_reset0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43736.8-43742.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_sel_1 B=builder_basesoc_we C=builder_csr_bankarray_csrbank0_sel_2 D=builder_csr_bankarray_interface0_bank_bus_dat_r9 Z=builder_csr_bankarray_csrbank0_scratch0_re_1z
.cname builder_csr_bankarray_csrbank0_scratch0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43745.8-43751.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_slave_sel_2_0_a2_0_8 B=builder_array_muxed0[11] C=builder_array_muxed0[12] D=GND_0 Z=builder_csr_bankarray_csrbank0_sel_2_1
.cname builder_csr_bankarray_csrbank0_sel_2_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45662.8-45668.2"
.param INIT "0x5757"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961 B=builder_slave_sel_r_r_0_a2_0_out C=main_wren0_0_a2_1_0 D=builder_csr_bankarray_csrbank0_sel_2_1 Z=builder_csr_bankarray_csrbank0_sel_2
.cname builder_csr_bankarray_csrbank0_sel_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45671.8-45677.2"
.param INIT "0xFF7F"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface0_bank_bus_dat_r10 D=GND_0 Z=builder_csr_bankarray_csrbank2_en0_re_1z
.cname builder_csr_bankarray_csrbank2_en0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43611.8-43617.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r24 D=GND_0 Z=builder_csr_bankarray_csrbank2_ev_enable0_re_1z
.cname builder_csr_bankarray_csrbank2_ev_enable0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43754.8-43760.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r23 D=GND_0 Z=builder_csr_bankarray_csrbank2_ev_pending_re_1z
.cname builder_csr_bankarray_csrbank2_ev_pending_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43602.8-43608.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r20 D=GND_0 Z=builder_csr_bankarray_csrbank2_update_value0_re_1z
.cname builder_csr_bankarray_csrbank2_update_value0_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43593.8-43599.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r21_1 B=builder_csr_bankarray_interface2_bank_bus_dat_r21_2 C=builder_basesoc_we D=builder_csr_bankarray_csrbank3_sel Z=builder_csr_bankarray_csrbank3_ev_pending_re_1z
.cname builder_csr_bankarray_csrbank3_ev_pending_re
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43620.8-43626.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r21_0 B=main_bus_ack_r_0_o2_RNIONOR1 C=builder_basesoc_next_state_0_sqmuxa_0_a2dup D=N_103 Z=builder_csr_bankarray_interface2_bank_bus_dat_r21_2
.cname builder_csr_bankarray_csrbank3_ev_pending_re_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31472.8-31478.2"
.param INIT "0x0A2A"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961 B=builder_slave_sel_2_0_a2_0_8 C=main_wren0_0_a2_1_0 D=builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 Z=builder_csr_bankarray_csrbank3_sel
.cname builder_csr_bankarray_csrbank3_sel_a0_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44252.8-44258.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_array_muxed0[9] B=builder_array_muxed0[10] C=builder_array_muxed0[13] D=GND_0 Z=builder_csr_bankarray_csrbank3_sel_a0_a0_3_2
.cname builder_csr_bankarray_csrbank3_sel_a0_a0_3_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44661.8-44667.2"
.param INIT "0x0101"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_out B=builder_csr_bankarray_csrbank3_sel_a0_a0_3_2 C=builder_array_muxed0[11] D=builder_array_muxed0[12] Z=builder_csr_bankarray_csrbank3_sel_a0_a0_3_4
.cname builder_csr_bankarray_csrbank3_sel_a0_a0_3_4_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44493.8-44499.2"
.param INIT "0x0080"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNIONOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_m2_0_a2_2 Z=builder_csr_bankarray_interface0_bank_bus_dat_r10_0
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44121.8-44127.2"
.param INIT "0x0080"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z Z=builder_csr_bankarray_interface0_bank_bus_dat_r10_1
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44094.8-44100.2"
.param INIT "0x7F5F"
.subckt LUT4 A=N_103 B=iBusWishbone_STB_RNIBI961 C=builder_array_muxed0[2] D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44302.8-44308.2"
.param INIT "0x3737"
.subckt LUT4 A=N_175 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z C=main_m1_e_0_1 D=un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 Z=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45637.8-45643.2"
.param INIT "0x7FFF"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10_0 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_sx C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r10
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45716.8-45722.2"
.param INIT "0x2020"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z Z=builder_csr_bankarray_interface0_bank_bus_dat_r10_sx
.cname builder_csr_bankarray_interface0_bank_bus_dat_r10_sx_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45707.8-45713.2"
.param INIT "0x80A0"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNIONOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_m2_0_a2_2 Z=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44076.8-44082.2"
.param INIT "0x557F"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNIONOR1 C=builder_basesoc_adr_Z D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43995.8-44001.2"
.param INIT "0x0700"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank3_sel D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI07QV
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43789.8-43795.2"
.param INIT "0x7FFF"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z B=builder_csr_bankarray_csrbank3_sel C=main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0 D=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5 Z=un1_main_basesoc_uart_tx_fifo_level0_0_d0
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI8N966
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45629.8-45635.2"
.param INIT "0xF078"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r8
.cname builder_csr_bankarray_interface0_bank_bus_dat_r8_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43865.8-43871.2"
.param INIT "0x8080"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r9_0
.cname builder_csr_bankarray_interface0_bank_bus_dat_r9_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45621.8-45627.2"
.param INIT "0x8080"
.subckt LUT4 A=N_1212 B=builder_array_muxed0[8] C=builder_basesoc_state D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO
.cname builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45725.8-45731.2"
.param INIT "0x0808"
.subckt LUT4 A=N_167 B=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO C=builder_slave_sel_r_r_0_a2_0_out D=builder_array_muxed0[1] Z=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0
.cname builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45734.8-45740.2"
.param INIT "0x007F"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r9_0 B=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 C=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z D=GND_0 Z=builder_csr_bankarray_interface0_bank_bus_dat_r9
.cname builder_csr_bankarray_interface0_bank_bus_dat_r9_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45603.8-45609.2"
.param INIT "0x8080"
.subckt LUT4 A=N_167 B=builder_slave_sel_r_r_0_a2_0_out C=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z D=builder_m2_0_a2_2 Z=builder_csr_bankarray_interface2_bank_bus_dat_r20_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r20_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44103.8-44109.2"
.param INIT "0x55F7"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_array_muxed0[1] Z=builder_csr_bankarray_interface2_bank_bus_dat_r20_1
.cname builder_csr_bankarray_interface2_bank_bus_dat_r20_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44049.8-44055.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r20_0 B=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 C=builder_csr_bankarray_interface2_bank_bus_dat_r20_1 D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r20
.cname builder_csr_bankarray_interface2_bank_bus_dat_r20_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43882.8-43888.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 B=builder_csr_bankarray_interface2_bank_bus_dat_r20_1 C=GND_0 D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r20_x
.cname builder_csr_bankarray_interface2_bank_bus_dat_r20_x_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45689.8-45695.2"
.param INIT "0x8888"
.subckt LUT4 A=N_167 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_slave_sel_r_r_0_a2_0_out D=builder_m2_0_a2_2 Z=builder_csr_bankarray_interface2_bank_bus_dat_r21_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r21_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44130.8-44136.2"
.param INIT "0x557F"
.subckt LUT4 A=builder_basesoc_next_state_0_sqmuxa_0_a2dup B=builder_array_muxed0[2] C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r21_1
.cname builder_csr_bankarray_interface2_bank_bus_dat_r21_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44139.8-44145.2"
.param INIT "0x8080"
.subckt LUT4 A=N_103 B=builder_basesoc_next_state_0_sqmuxa_0_a2dup C=main_bus_ack_r_0_o2_RNIONOR1 D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r21_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45612.8-45618.2"
.param INIT "0x3737"
.subckt LUT4 A=N_167 B=builder_m2_0_a2_2 C=builder_array_muxed0[2] D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r22_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r22_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44234.8-44240.2"
.param INIT "0x7070"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_csr_bankarray_interface2_bank_bus_dat_r22_0 D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface2_bank_bus_dat_r22_1
.cname builder_csr_bankarray_interface2_bank_bus_dat_r22_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44013.8-44019.2"
.param INIT "0x8000"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNIONOR1 C=main_bus_ack_r_0_o2_RNILKOR1 D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface2_bank_bus_dat_r23_2
.cname builder_csr_bankarray_interface2_bank_bus_dat_r23_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44031.8-44037.2"
.param INIT "0x0800"
.subckt LUT4 A=N_103 B=builder_csr_bankarray_interface2_bank_bus_dat_r22_0 C=builder_csr_bankarray_interface2_bank_bus_dat_r23_2 D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r23
.cname builder_csr_bankarray_interface2_bank_bus_dat_r23_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45585.8-45591.2"
.param INIT "0x4040"
.subckt LUT4 A=N_103 B=builder_basesoc_next_state_0_sqmuxa_0_a2dup C=builder_array_muxed0[2] D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r24_1
.cname builder_csr_bankarray_interface2_bank_bus_dat_r24_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44085.8-44091.2"
.param INIT "0x4040"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r24_1 B=builder_basesoc_adr_Z C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 D=builder_csr_bankarray_interface2_bank_bus_dat_r20_1 Z=builder_csr_bankarray_interface2_bank_bus_dat_r24
.cname builder_csr_bankarray_interface2_bank_bus_dat_r24_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43891.8-43897.2"
.param INIT "0x2000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa B=main_basesoc_timer_load_storage_m[30] C=main_basesoc_timer_reload_storage_m D=main_basesoc_timer_value_status[30] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[30]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43317.8-43323.2"
.param INIT "0xFEFC"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel D=dsp_join_kb[29] Z=main_basesoc_timer_load_storage_m[30]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43566.8-43572.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel B=builder_csr_bankarray_interface0_bank_bus_dat_r9 C=main_basesoc_timer_reload_storage[30] D=GND_0 Z=main_basesoc_timer_reload_storage_m
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43727.8-43733.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0 B=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_0 C=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3 D=main_basesoc_timer_load_storage_m[0] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11[0]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45680.8-45686.2"
.param INIT "0xFFFE"
.subckt LUT4 A=main_bus_ack_r_0_o2_RNILKOR1 B=main_basesoc_timer_value_status_m_a0_3 C=main_basesoc_timer_value_status_m_a0_4 D=GND_0 Z=main_basesoc_timer_value_status_m_a0_6
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44148.8-44154.2"
.param INIT "0x4040"
.subckt LUT4 A=iBusWishbone_STB_RNIBI961 B=builder_slave_sel_2_0_a2_0_8 C=main_wren0_0_a2_1_0 D=GND_0 Z=main_basesoc_timer_value_status_m_a0_3
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44329.8-44335.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_slave_sel_r_r_0_a2_0_out B=builder_m2_0_a2_2 C=main_basesoc_timer_value_status_m_a0_0 D=builder_array_muxed0[2] Z=main_basesoc_timer_value_status_m_a0_4
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44243.8-44249.2"
.param INIT "0x2000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz B=main_basesoc_timer_value_status[0] C=GND_0 D=GND_0 Z=main_basesoc_timer_value_status_m_a0_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44535.8-44541.2"
.param INIT "0x8888"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_tz B=main_basesoc_timer_value_status_m_a0_6 C=builder_csr_bankarray_csrbank2_sel D=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43548.8-43554.2"
.param INIT "0xE0A0"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r20_x B=builder_csr_bankarray_interface2_bank_bus_dat_r20_0 C=builder_csr_bankarray_csrbank2_sel D=main_basesoc_timer_update_value_storage Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45698.8-45704.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[1] C=main_basesoc_ibus_adr[1] D=main_basesoc_timer_enable_storage Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44347.8-44353.2"
.param INIT "0xD800"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0 D=builder_basesoc_adr_Z Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44112.8-44118.2"
.param INIT "0x0080"
.subckt LUT4 A=N_175 B=main_bus_ack_r_0_o2_RNILKOR1 C=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 D=main_basesoc_timer_reload_storage[0] Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44022.8-44028.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z C=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1 D=GND_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45594.8-45600.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel B=builder_csr_bankarray_interface2_bank_bus_dat_r23 C=main_basesoc_timer_zero_pending D=GND_0 Z=main_basesoc_timer_zero_pending_m
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43575.8-43581.2"
.param INIT "0x8080"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r22_1 B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 D=main_basesoc_timer_zero_trigger Z=main_basesoc_timer_zero_trigger_m
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43763.8-43769.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa B=main_basesoc_timer_en_storage C=main_basesoc_timer_zero_pending_m D=main_basesoc_timer_zero_trigger_m Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43326.8-43332.2"
.param INIT "0xFFF8"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r24_1 B=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2 C=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2 D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_tz
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_6_tz[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43822.8-43828.2"
.param INIT "0xF8F0"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel D=dsp_join_kb[0] Z=main_basesoc_timer_load_storage_m[0]
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43584.8-43590.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r10_0 B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank2_sel D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43772.8-43778.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_csrbank2_sel B=builder_csr_bankarray_interface2_bank_bus_dat_r21_1 C=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 D=builder_csr_bankarray_interface2_bank_bus_dat_r21_0 Z=builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa
.cname builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45752.8-45758.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z B=builder_csr_bankarray_interface0_bank_bus_dat_r10_1 C=builder_csr_bankarray_csrbank3_sel D=builder_csr_bankarray_interface0_bank_bus_dat_r8_6 Z=builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43900.8-43906.2"
.param INIT "0x8000"
.subckt LUT4 A=builder_csr_bankarray_interface2_bank_bus_dat_r21_0 B=builder_csr_bankarray_interface2_bank_bus_dat_r21_1 C=builder_csr_bankarray_csrbank3_sel D=builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 Z=builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa
.cname builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43781.8-43787.2"
.param INIT "0x8000"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[0] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[0] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40763.11-40769.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[10] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[10] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40843.11-40849.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[11] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[11] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40851.11-40857.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[12] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[12] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40859.11-40865.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[13] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[13] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40867.11-40873.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[14] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[14] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40875.11-40881.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[15] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[15] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40883.11-40889.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[16] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[16] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40891.11-40897.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[17] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[17] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40899.11-40905.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[18] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[18] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40907.11-40913.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[19] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[19] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40915.11-40921.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[1] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[1] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40771.11-40777.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[20] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[20] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40923.11-40929.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[21] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[21] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40931.11-40937.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[22] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[22] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40939.11-40945.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[23] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[23] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40947.11-40953.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[24] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[24] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40955.11-40961.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[25] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[25] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40963.11-40969.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[26] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[26] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40971.11-40977.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[27] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[27] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40979.11-40985.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[28] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[28] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40987.11-40993.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[29] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[29] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40995.11-41001.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[2] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[2] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40779.11-40785.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[30] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[30] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41003.11-41009.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[31] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[31] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:41011.11-41017.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[3] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[3] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40787.11-40793.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[4] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[4] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40795.11-40801.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[5] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[5] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40803.11-40809.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[6] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[6] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40811.11-40817.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[7] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[7] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40819.11-40825.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[8] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[8] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40827.11-40833.2"
.subckt FD1P3JX CK=sys_clk_0 D=builder_shared_dat_r[9] PD=builder_done Q=dBusWishbone_DAT_MISO_regNext[9] SP=VCC
.cname dBusWishbone_DAT_MISO_regNext_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40835.11-40841.2"
.subckt DataCache BranchPlugin_branchExceptionPort_valid=BranchPlugin_branchExceptionPort_valid CsrPlugin_csrMapping_readDataInit[10]=CsrPlugin_csrMapping_readDataInit[10] CsrPlugin_csrMapping_readDataInit[11]=CsrPlugin_csrMapping_readDataInit[11] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z=CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2 CsrPlugin_mepc_0=CsrPlugin_mepc[10] CsrPlugin_mie_MEIE=CsrPlugin_mie_MEIE CsrPlugin_mip_MEIP=CsrPlugin_mip_MEIP CsrPlugin_mtval_0=CsrPlugin_mtval[10] DBusCachedPlugin_exceptionBus_valid_5=DBusCachedPlugin_exceptionBus_valid_5 IBusCachedPlugin_decodeExceptionPort_valid=IBusCachedPlugin_decodeExceptionPort_valid N_1131=N_1131 N_1146=N_1146 N_121_0=N_121_0 N_185=N_185 N_26=N_26 N_28=N_28 N_3480=N_3480 N_3535=N_3535 N_3546=N_3546 N_3557=N_3557 N_3568=N_3568 N_3579=N_3579 N_3590=N_3590 N_3601=N_3601 N_3612=N_3612 N_3623=N_3623 N_3634=N_3634 N_3645=N_3645 N_3656=N_3656 N_3667=N_3667 N_3678=N_3678 N_3689=N_3689 N_3700=N_3700 N_3711=N_3711 N_3722=N_3722 N_3733=N_3733 N_3744=N_3744 N_3755=N_3755 N_3766=N_3766 N_3777=N_3777 N_3788=N_3788 N_3799=N_3799 N_3810=N_3810 N_3821=N_3821 N_3832=N_3832 N_3843=N_3843 N_3854=N_3854 N_3865=N_3865 N_3876=N_3876 N_4148=N_4148 N_55=N_55 N_59=N_59 N_63=N_63 N_6_mux=N_6_mux N_7=N_7 N_717=N_717 N_718=N_718 N_719=N_719 N_722=N_722 N_727=N_727 N_728=N_728 N_760=N_760 N_761=N_761 N_88_0=N_88_0 N_931=N_931 _zz_CsrPlugin_csrMapping_readDataInit_0=_zz_CsrPlugin_csrMapping_readDataInit[10] _zz_dBus_rsp_valid=_zz_dBus_rsp_valid _zz_decode_RS2[10]=_zz_decode_RS2[10] _zz_decode_RS2[11]=_zz_decode_RS2[11] _zz_decode_RS2_1[6]=_zz_decode_RS2_1[6] _zz_decode_RS2_1[7]=_zz_decode_RS2_1[7] _zz_decode_RS2_1[8]=_zz_decode_RS2_1[8] _zz_decode_RS2_1[9]=_zz_decode_RS2_1[9] _zz_decode_RS2_1[10]=_zz_decode_RS2_1[10] _zz_decode_RS2_1[11]=_zz_decode_RS2_1[11] _zz_decode_RS2_1[12]=_zz_decode_RS2_1[12] _zz_decode_RS2_1[13]=_zz_decode_RS2_1[13] _zz_decode_RS2_1[14]=_zz_decode_RS2_1[14] _zz_decode_RS2_1[15]=_zz_decode_RS2_1[15] _zz_decode_RS2_1[16]=_zz_decode_RS2_1[16] _zz_decode_RS2_1[17]=_zz_decode_RS2_1[17] _zz_decode_RS2_1[18]=_zz_decode_RS2_1[18] _zz_decode_RS2_1[19]=_zz_decode_RS2_1[19] _zz_decode_RS2_1[20]=_zz_decode_RS2_1[20] _zz_decode_RS2_1[21]=_zz_decode_RS2_1[21] _zz_decode_RS2_1[22]=_zz_decode_RS2_1[22] _zz_decode_RS2_1[23]=_zz_decode_RS2_1[23] _zz_decode_RS2_1[24]=_zz_decode_RS2_1[24] _zz_decode_RS2_1[25]=_zz_decode_RS2_1[25] _zz_decode_RS2_1_0_iv_0_0=_zz_decode_RS2_1_0_iv_0[16] _zz_decode_RS2_1_0_iv_0_1=_zz_decode_RS2_1_0_iv_0[17] _zz_decode_RS2_1_0_iv_0_2=_zz_decode_RS2_1_0_iv_0[18] _zz_decode_RS2_1_0_iv_0_4=_zz_decode_RS2_1_0_iv_0[20] _zz_decode_RS2_1_0_iv_0_8=_zz_decode_RS2_1_0_iv_0[24] _zz_decode_RS2_1_0_iv_1_0=_zz_decode_RS2_1_0_iv_1 _zz_decode_RS2_1_0_sqmuxa=_zz_decode_RS2_1_0_sqmuxa _zz_decode_RS2_1_1_sqmuxa=_zz_decode_RS2_1_1_sqmuxa _zz_decode_RS2_1_2_sqmuxa=_zz_decode_RS2_1_2_sqmuxa _zz_decode_RS2_2_sn_N_2=_zz_decode_RS2_2_sn_N_2 _zz_decode_RS2_2_sn_N_4=_zz_decode_RS2_2_sn_N_4 _zz_decode_RS2_sn_N_4=_zz_decode_RS2_sn_N_4 _zz_decode_RS2_sn_N_5=_zz_decode_RS2_sn_N_5 _zz_execute_MEMORY_STORE_DATA_RF_0=_zz_execute_MEMORY_STORE_DATA_RF[8] _zz_execute_MEMORY_STORE_DATA_RF_1=_zz_execute_MEMORY_STORE_DATA_RF[9] _zz_execute_MEMORY_STORE_DATA_RF_16=_zz_execute_MEMORY_STORE_DATA_RF[24] _zz_execute_MEMORY_STORE_DATA_RF_2=_zz_execute_MEMORY_STORE_DATA_RF[10] _zz_execute_MEMORY_STORE_DATA_RF_3=_zz_execute_MEMORY_STORE_DATA_RF[11] _zz_execute_MEMORY_STORE_DATA_RF_5=_zz_execute_MEMORY_STORE_DATA_RF[13] _zz_execute_MEMORY_STORE_DATA_RF_8=_zz_execute_MEMORY_STORE_DATA_RF[16] _zz_execute_SHIFT_RIGHT_1_0=_zz_execute_SHIFT_RIGHT_1[32] _zz_execute_SRC1_0=_zz_execute_SRC1[2] _zz_execute_SRC1_1=_zz_execute_SRC1[3] _zz_execute_SRC1_19=_zz_execute_SRC1[21] _zz_execute_SRC1_8=_zz_execute_SRC1[10] _zz_execute_SRC1_9=_zz_execute_SRC1[11] _zz_execute_SRC2_5_0=_zz_execute_SRC2_5[1] _zz_execute_SRC2_5_1=_zz_execute_SRC2_5[2] _zz_execute_SRC2_5_2=_zz_execute_SRC2_5[3] _zz_execute_SRC2_5_3_RNIFAKD2_0=_zz_execute_SRC2_5_3_RNIFAKD2 _zz_execute_SRC2_5_9=_zz_execute_SRC2_5[10] _zz_execute_SrcPlugin_addSub_3_0=_zz_execute_SrcPlugin_addSub_3[10] _zz_execute_SrcPlugin_addSub_3_1=_zz_execute_SrcPlugin_addSub_3[11] _zz_execute_SrcPlugin_addSub_3_15=_zz_execute_SrcPlugin_addSub_3[25] _zz_memory_DivPlugin_div_result[0]=_zz_memory_DivPlugin_div_result[0] _zz_memory_DivPlugin_div_result[1]=_zz_memory_DivPlugin_div_result[1] _zz_memory_DivPlugin_div_result[2]=_zz_memory_DivPlugin_div_result[2] _zz_memory_DivPlugin_div_result[3]=_zz_memory_DivPlugin_div_result[3] _zz_memory_DivPlugin_div_result[4]=_zz_memory_DivPlugin_div_result[4] _zz_memory_DivPlugin_div_result[5]=_zz_memory_DivPlugin_div_result[5] _zz_memory_DivPlugin_div_result[6]=_zz_memory_DivPlugin_div_result[6] _zz_memory_DivPlugin_div_result[7]=_zz_memory_DivPlugin_div_result[7] _zz_memory_DivPlugin_div_result[8]=_zz_memory_DivPlugin_div_result[8] _zz_memory_DivPlugin_div_result[9]=_zz_memory_DivPlugin_div_result[9] _zz_memory_DivPlugin_div_result[10]=_zz_memory_DivPlugin_div_result[10] _zz_memory_DivPlugin_div_result[11]=_zz_memory_DivPlugin_div_result[11] _zz_memory_DivPlugin_div_result[12]=_zz_memory_DivPlugin_div_result[12] _zz_memory_DivPlugin_div_result[13]=_zz_memory_DivPlugin_div_result[13] _zz_memory_DivPlugin_div_result[14]=_zz_memory_DivPlugin_div_result[14] _zz_memory_DivPlugin_div_result[15]=_zz_memory_DivPlugin_div_result[15] _zz_memory_DivPlugin_div_result[16]=_zz_memory_DivPlugin_div_result[16] _zz_memory_DivPlugin_div_result[17]=_zz_memory_DivPlugin_div_result[17] _zz_memory_DivPlugin_div_result[18]=_zz_memory_DivPlugin_div_result[18] _zz_memory_DivPlugin_div_result[19]=_zz_memory_DivPlugin_div_result[19] _zz_memory_DivPlugin_div_result[20]=_zz_memory_DivPlugin_div_result[20] _zz_memory_DivPlugin_div_result[21]=_zz_memory_DivPlugin_div_result[21] _zz_memory_DivPlugin_div_result[22]=_zz_memory_DivPlugin_div_result[22] _zz_memory_DivPlugin_div_result[23]=_zz_memory_DivPlugin_div_result[23] _zz_memory_DivPlugin_div_result[24]=_zz_memory_DivPlugin_div_result[24] _zz_memory_DivPlugin_div_result[25]=_zz_memory_DivPlugin_div_result[25] _zz_memory_DivPlugin_div_result[26]=_zz_memory_DivPlugin_div_result[26] _zz_memory_DivPlugin_div_result[27]=_zz_memory_DivPlugin_div_result[27] _zz_memory_DivPlugin_div_result[28]=_zz_memory_DivPlugin_div_result[28] _zz_memory_DivPlugin_div_result[29]=_zz_memory_DivPlugin_div_result[29] _zz_memory_DivPlugin_div_result[30]=_zz_memory_DivPlugin_div_result[30] _zz_memory_DivPlugin_div_result[31]=_zz_memory_DivPlugin_div_result[31] _zz_memory_DivPlugin_rs1_1z=_zz_memory_DivPlugin_rs1 _zz_when_CsrPlugin_l952_2_1z=_zz_when_CsrPlugin_l952_2 _zz_writeBack_DBusCachedPlugin_rspShifted_0=_zz_writeBack_DBusCachedPlugin_rspShifted[2] _zz_writeBack_DBusCachedPlugin_rspShifted_5=_zz_writeBack_DBusCachedPlugin_rspShifted[7] dBusWishbone_DAT_MISO_regNext[0]=dBusWishbone_DAT_MISO_regNext[0] dBusWishbone_DAT_MISO_regNext[1]=dBusWishbone_DAT_MISO_regNext[1] dBusWishbone_DAT_MISO_regNext[2]=dBusWishbone_DAT_MISO_regNext[2] dBusWishbone_DAT_MISO_regNext[3]=dBusWishbone_DAT_MISO_regNext[3] dBusWishbone_DAT_MISO_regNext[4]=dBusWishbone_DAT_MISO_regNext[4] dBusWishbone_DAT_MISO_regNext[5]=dBusWishbone_DAT_MISO_regNext[5] dBusWishbone_DAT_MISO_regNext[6]=dBusWishbone_DAT_MISO_regNext[6] dBusWishbone_DAT_MISO_regNext[7]=dBusWishbone_DAT_MISO_regNext[7] dBusWishbone_DAT_MISO_regNext[8]=dBusWishbone_DAT_MISO_regNext[8] dBusWishbone_DAT_MISO_regNext[9]=dBusWishbone_DAT_MISO_regNext[9] dBusWishbone_DAT_MISO_regNext[10]=dBusWishbone_DAT_MISO_regNext[10] dBusWishbone_DAT_MISO_regNext[11]=dBusWishbone_DAT_MISO_regNext[11] dBusWishbone_DAT_MISO_regNext[12]=dBusWishbone_DAT_MISO_regNext[12] dBusWishbone_DAT_MISO_regNext[13]=dBusWishbone_DAT_MISO_regNext[13] dBusWishbone_DAT_MISO_regNext[14]=dBusWishbone_DAT_MISO_regNext[14] dBusWishbone_DAT_MISO_regNext[15]=dBusWishbone_DAT_MISO_regNext[15] dBusWishbone_DAT_MISO_regNext[16]=dBusWishbone_DAT_MISO_regNext[16] dBusWishbone_DAT_MISO_regNext[17]=dBusWishbone_DAT_MISO_regNext[17] dBusWishbone_DAT_MISO_regNext[18]=dBusWishbone_DAT_MISO_regNext[18] dBusWishbone_DAT_MISO_regNext[19]=dBusWishbone_DAT_MISO_regNext[19] dBusWishbone_DAT_MISO_regNext[20]=dBusWishbone_DAT_MISO_regNext[20] dBusWishbone_DAT_MISO_regNext[21]=dBusWishbone_DAT_MISO_regNext[21] dBusWishbone_DAT_MISO_regNext[22]=dBusWishbone_DAT_MISO_regNext[22] dBusWishbone_DAT_MISO_regNext[23]=dBusWishbone_DAT_MISO_regNext[23] dBusWishbone_DAT_MISO_regNext[24]=dBusWishbone_DAT_MISO_regNext[24] dBusWishbone_DAT_MISO_regNext[25]=dBusWishbone_DAT_MISO_regNext[25] dBusWishbone_DAT_MISO_regNext[26]=dBusWishbone_DAT_MISO_regNext[26] dBusWishbone_DAT_MISO_regNext[27]=dBusWishbone_DAT_MISO_regNext[27] dBusWishbone_DAT_MISO_regNext[28]=dBusWishbone_DAT_MISO_regNext[28] dBusWishbone_DAT_MISO_regNext[29]=dBusWishbone_DAT_MISO_regNext[29] dBusWishbone_DAT_MISO_regNext[30]=dBusWishbone_DAT_MISO_regNext[30] dBusWishbone_DAT_MISO_regNext[31]=dBusWishbone_DAT_MISO_regNext[31] dataCache_1_io_cpu_execute_refilling=dataCache_1_io_cpu_execute_refilling dataCache_1_io_cpu_redo=dataCache_1_io_cpu_redo dataCache_1_io_cpu_writeBack_accessError=dataCache_1_io_cpu_writeBack_accessError dataCache_1_io_cpu_writeBack_data_0=dataCache_1_io_cpu_writeBack_data[3] dataCache_1_io_cpu_writeBack_data_1=dataCache_1_io_cpu_writeBack_data[4] dataCache_1_io_cpu_writeBack_data_11=dataCache_1_io_cpu_writeBack_data[14] dataCache_1_io_cpu_writeBack_data_13=dataCache_1_io_cpu_writeBack_data[16] dataCache_1_io_cpu_writeBack_data_14=dataCache_1_io_cpu_writeBack_data[17] dataCache_1_io_cpu_writeBack_data_15=dataCache_1_io_cpu_writeBack_data[18] dataCache_1_io_cpu_writeBack_data_16=dataCache_1_io_cpu_writeBack_data[19] dataCache_1_io_cpu_writeBack_data_17=dataCache_1_io_cpu_writeBack_data[20] dataCache_1_io_cpu_writeBack_data_18=dataCache_1_io_cpu_writeBack_data[21] dataCache_1_io_cpu_writeBack_data_19=dataCache_1_io_cpu_writeBack_data[22] dataCache_1_io_cpu_writeBack_data_20=dataCache_1_io_cpu_writeBack_data[23] dataCache_1_io_cpu_writeBack_data_21=dataCache_1_io_cpu_writeBack_data[24] dataCache_1_io_cpu_writeBack_data_22=dataCache_1_io_cpu_writeBack_data[25] dataCache_1_io_cpu_writeBack_data_23=dataCache_1_io_cpu_writeBack_data[26] dataCache_1_io_cpu_writeBack_data_24=dataCache_1_io_cpu_writeBack_data[27] dataCache_1_io_cpu_writeBack_data_25=dataCache_1_io_cpu_writeBack_data[28] dataCache_1_io_cpu_writeBack_data_26=dataCache_1_io_cpu_writeBack_data[29] dataCache_1_io_cpu_writeBack_data_27=dataCache_1_io_cpu_writeBack_data[30] dataCache_1_io_cpu_writeBack_data_28=dataCache_1_io_cpu_writeBack_data[31] dataCache_1_io_cpu_writeBack_data_3=dataCache_1_io_cpu_writeBack_data[6] dataCache_1_io_cpu_writeBack_data_5=dataCache_1_io_cpu_writeBack_data[8] dataCache_1_io_cpu_writeBack_data_8=dataCache_1_io_cpu_writeBack_data[11] dataCache_1_io_cpu_writeBack_data_9=dataCache_1_io_cpu_writeBack_data[12] dataCache_1_io_cpu_writeBack_isValid=dataCache_1_io_cpu_writeBack_isValid dataCache_1_io_cpu_writeBack_unalignedAccess=dataCache_1_io_cpu_writeBack_unalignedAccess dataCache_1_io_mem_cmd_payload_address[2]=dataCache_1_io_mem_cmd_payload_address[2] dataCache_1_io_mem_cmd_payload_address[3]=dataCache_1_io_mem_cmd_payload_address[3] dataCache_1_io_mem_cmd_payload_address[4]=dataCache_1_io_mem_cmd_payload_address[4] dataCache_1_io_mem_cmd_payload_address[5]=dataCache_1_io_mem_cmd_payload_address[5] dataCache_1_io_mem_cmd_payload_address[6]=dataCache_1_io_mem_cmd_payload_address[6] dataCache_1_io_mem_cmd_payload_address[7]=dataCache_1_io_mem_cmd_payload_address[7] dataCache_1_io_mem_cmd_payload_address[8]=dataCache_1_io_mem_cmd_payload_address[8] dataCache_1_io_mem_cmd_payload_address[9]=dataCache_1_io_mem_cmd_payload_address[9] dataCache_1_io_mem_cmd_payload_address[10]=dataCache_1_io_mem_cmd_payload_address[10] dataCache_1_io_mem_cmd_payload_address[11]=dataCache_1_io_mem_cmd_payload_address[11] dataCache_1_io_mem_cmd_payload_address[12]=dataCache_1_io_mem_cmd_payload_address[12] dataCache_1_io_mem_cmd_payload_address[13]=dataCache_1_io_mem_cmd_payload_address[13] dataCache_1_io_mem_cmd_payload_address[14]=dataCache_1_io_mem_cmd_payload_address[14] dataCache_1_io_mem_cmd_payload_address[15]=dataCache_1_io_mem_cmd_payload_address[15] dataCache_1_io_mem_cmd_payload_address[16]=dataCache_1_io_mem_cmd_payload_address[16] dataCache_1_io_mem_cmd_payload_address[17]=dataCache_1_io_mem_cmd_payload_address[17] dataCache_1_io_mem_cmd_payload_address[18]=dataCache_1_io_mem_cmd_payload_address[18] dataCache_1_io_mem_cmd_payload_address[19]=dataCache_1_io_mem_cmd_payload_address[19] dataCache_1_io_mem_cmd_payload_address[20]=dataCache_1_io_mem_cmd_payload_address[20] dataCache_1_io_mem_cmd_payload_address[21]=dataCache_1_io_mem_cmd_payload_address[21] dataCache_1_io_mem_cmd_payload_address[22]=dataCache_1_io_mem_cmd_payload_address[22] dataCache_1_io_mem_cmd_payload_address[23]=dataCache_1_io_mem_cmd_payload_address[23] dataCache_1_io_mem_cmd_payload_address[24]=dataCache_1_io_mem_cmd_payload_address[24] dataCache_1_io_mem_cmd_payload_address[25]=dataCache_1_io_mem_cmd_payload_address[25] dataCache_1_io_mem_cmd_payload_address[26]=dataCache_1_io_mem_cmd_payload_address[26] dataCache_1_io_mem_cmd_payload_address[27]=dataCache_1_io_mem_cmd_payload_address[27] dataCache_1_io_mem_cmd_payload_address[28]=dataCache_1_io_mem_cmd_payload_address[28] dataCache_1_io_mem_cmd_payload_address[29]=dataCache_1_io_mem_cmd_payload_address[29] dataCache_1_io_mem_cmd_payload_address[30]=dataCache_1_io_mem_cmd_payload_address[30] dataCache_1_io_mem_cmd_payload_address[31]=dataCache_1_io_mem_cmd_payload_address[31] dataCache_1_io_mem_cmd_payload_data[0]=dataCache_1_io_mem_cmd_payload_data[0] dataCache_1_io_mem_cmd_payload_data[1]=dataCache_1_io_mem_cmd_payload_data[1] dataCache_1_io_mem_cmd_payload_data[2]=dataCache_1_io_mem_cmd_payload_data[2] dataCache_1_io_mem_cmd_payload_data[3]=dataCache_1_io_mem_cmd_payload_data[3] dataCache_1_io_mem_cmd_payload_data[4]=dataCache_1_io_mem_cmd_payload_data[4] dataCache_1_io_mem_cmd_payload_data[5]=dataCache_1_io_mem_cmd_payload_data[5] dataCache_1_io_mem_cmd_payload_data[6]=dataCache_1_io_mem_cmd_payload_data[6] dataCache_1_io_mem_cmd_payload_data[7]=dataCache_1_io_mem_cmd_payload_data[7] dataCache_1_io_mem_cmd_payload_data[8]=dataCache_1_io_mem_cmd_payload_data[8] dataCache_1_io_mem_cmd_payload_data[9]=dataCache_1_io_mem_cmd_payload_data[9] dataCache_1_io_mem_cmd_payload_data[10]=dataCache_1_io_mem_cmd_payload_data[10] dataCache_1_io_mem_cmd_payload_data[11]=dataCache_1_io_mem_cmd_payload_data[11] dataCache_1_io_mem_cmd_payload_data[12]=dataCache_1_io_mem_cmd_payload_data[12] dataCache_1_io_mem_cmd_payload_data[13]=dataCache_1_io_mem_cmd_payload_data[13] dataCache_1_io_mem_cmd_payload_data[14]=dataCache_1_io_mem_cmd_payload_data[14] dataCache_1_io_mem_cmd_payload_data[15]=dataCache_1_io_mem_cmd_payload_data[15] dataCache_1_io_mem_cmd_payload_data[16]=dataCache_1_io_mem_cmd_payload_data[16] dataCache_1_io_mem_cmd_payload_data[17]=dataCache_1_io_mem_cmd_payload_data[17] dataCache_1_io_mem_cmd_payload_data[18]=dataCache_1_io_mem_cmd_payload_data[18] dataCache_1_io_mem_cmd_payload_data[19]=dataCache_1_io_mem_cmd_payload_data[19] dataCache_1_io_mem_cmd_payload_data[20]=dataCache_1_io_mem_cmd_payload_data[20] dataCache_1_io_mem_cmd_payload_data[21]=dataCache_1_io_mem_cmd_payload_data[21] dataCache_1_io_mem_cmd_payload_data[22]=dataCache_1_io_mem_cmd_payload_data[22] dataCache_1_io_mem_cmd_payload_data[23]=dataCache_1_io_mem_cmd_payload_data[23] dataCache_1_io_mem_cmd_payload_data[24]=dataCache_1_io_mem_cmd_payload_data[24] dataCache_1_io_mem_cmd_payload_data[25]=dataCache_1_io_mem_cmd_payload_data[25] dataCache_1_io_mem_cmd_payload_data[26]=dataCache_1_io_mem_cmd_payload_data[26] dataCache_1_io_mem_cmd_payload_data[27]=dataCache_1_io_mem_cmd_payload_data[27] dataCache_1_io_mem_cmd_payload_data[28]=dataCache_1_io_mem_cmd_payload_data[28] dataCache_1_io_mem_cmd_payload_data[29]=dataCache_1_io_mem_cmd_payload_data[29] dataCache_1_io_mem_cmd_payload_data[30]=dataCache_1_io_mem_cmd_payload_data[30] dataCache_1_io_mem_cmd_payload_data[31]=dataCache_1_io_mem_cmd_payload_data[31] dataCache_1_io_mem_cmd_payload_mask[0]=dataCache_1_io_mem_cmd_payload_mask[0] dataCache_1_io_mem_cmd_payload_mask[1]=dataCache_1_io_mem_cmd_payload_mask[1] dataCache_1_io_mem_cmd_payload_mask[2]=dataCache_1_io_mem_cmd_payload_mask[2] dataCache_1_io_mem_cmd_payload_mask[3]=dataCache_1_io_mem_cmd_payload_mask[3] dataCache_1_io_mem_cmd_payload_size[0]=dataCache_1_io_mem_cmd_payload_size[0] dataCache_1_io_mem_cmd_payload_size[1]=dataCache_1_io_mem_cmd_payload_size[1] dataCache_1_io_mem_cmd_payload_size[2]=dataCache_1_io_mem_cmd_payload_size[2] dataCache_1_io_mem_cmd_rData_address_0=dataCache_1_io_mem_cmd_rData_address[2] dataCache_1_io_mem_cmd_rData_address_1=dataCache_1_io_mem_cmd_rData_address[3] dataCache_1_io_mem_cmd_rData_address_2=dataCache_1_io_mem_cmd_rData_address[4] dataCache_1_io_mem_cmd_rData_address_8=dataCache_1_io_mem_cmd_rData_address[10] dataCache_1_io_mem_cmd_rData_data_0=dataCache_1_io_mem_cmd_rData_data[27] dataCache_1_io_mem_cmd_rData_size[0]=dataCache_1_io_mem_cmd_rData_size[0] dataCache_1_io_mem_cmd_rData_size[1]=dataCache_1_io_mem_cmd_rData_size[1] dataCache_1_io_mem_cmd_rData_size[2]=dataCache_1_io_mem_cmd_rData_size[2] dataCache_1_io_mem_cmd_rValid=dataCache_1_io_mem_cmd_rValid dataCache_1_io_mem_cmd_s2mPipe_payload_address_0=dataCache_1_io_mem_cmd_s2mPipe_payload_address[2] dataCache_1_io_mem_cmd_s2mPipe_payload_address_1=dataCache_1_io_mem_cmd_s2mPipe_payload_address[3] dataCache_1_io_mem_cmd_s2mPipe_payload_address_2=dataCache_1_io_mem_cmd_s2mPipe_payload_address[4] dataCache_1_io_mem_cmd_s2mPipe_payload_address_8=dataCache_1_io_mem_cmd_s2mPipe_payload_address[10] dataCache_1_io_mem_cmd_s2mPipe_payload_data_0=dataCache_1_io_mem_cmd_s2mPipe_payload_data[27] dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]=dataCache_1_io_mem_cmd_s2mPipe_payload_size[0] dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]=dataCache_1_io_mem_cmd_s2mPipe_payload_size[1] dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]=dataCache_1_io_mem_cmd_s2mPipe_payload_size[2] dataCache_1_io_mem_cmd_s2mPipe_valid_1z=dataCache_1_io_mem_cmd_s2mPipe_valid dataCache_1_io_mem_cmd_valid=dataCache_1_io_mem_cmd_valid decode_to_execute_ALU_BITWISE_CTRL_0=decode_to_execute_ALU_BITWISE_CTRL decode_to_execute_ALU_CTRL_0=decode_to_execute_ALU_CTRL[0] decode_to_execute_BRANCH_CTRL_mod_Q_0=decode_to_execute_BRANCH_CTRL_mod_Q decode_to_execute_ENV_CTRL_0=decode_to_execute_ENV_CTRL[1] decode_to_execute_INSTRUCTION_0=decode_to_execute_INSTRUCTION[12] decode_to_execute_INSTRUCTION_1=decode_to_execute_INSTRUCTION[13] decode_to_execute_INSTRUCTION_12_rep1=decode_to_execute_INSTRUCTION_12_rep1 decode_to_execute_INSTRUCTION_13_rep1=decode_to_execute_INSTRUCTION_13_rep1 decode_to_execute_INSTRUCTION_17=decode_to_execute_INSTRUCTION[29] decode_to_execute_INSTRUCTION_18=decode_to_execute_INSTRUCTION[30] decode_to_execute_IS_CSR=decode_to_execute_IS_CSR decode_to_execute_IS_DIV=decode_to_execute_IS_DIV decode_to_execute_IS_RS1_SIGNED=decode_to_execute_IS_RS1_SIGNED decode_to_execute_MEMORY_ENABLE=decode_to_execute_MEMORY_ENABLE decode_to_execute_MEMORY_MANAGMENT=decode_to_execute_MEMORY_MANAGMENT decode_to_execute_PC_0_0_mod[0]=decode_to_execute_PC_0_0_mod[0] decode_to_execute_PC_0_0_mod[1]=decode_to_execute_PC_0_0_mod[1] decode_to_execute_PC_0_0_mod[2]=decode_to_execute_PC_0_0_mod[2] decode_to_execute_PC_0_0_mod[3]=decode_to_execute_PC_0_0_mod[3] decode_to_execute_PC_0_0_mod[4]=decode_to_execute_PC_0_0_mod[4] decode_to_execute_PC_0_0_mod[5]=decode_to_execute_PC_0_0_mod[5] decode_to_execute_PC_0_0_mod[6]=decode_to_execute_PC_0_0_mod[6] decode_to_execute_PC_0_0_mod[7]=decode_to_execute_PC_0_0_mod[7] decode_to_execute_PC_0_0_mod[8]=decode_to_execute_PC_0_0_mod[8] decode_to_execute_PC_0_0_mod[9]=decode_to_execute_PC_0_0_mod[9] decode_to_execute_PREDICTION_HAD_BRANCHED2=decode_to_execute_PREDICTION_HAD_BRANCHED2 decode_to_execute_SHIFT_CTRL[0]=decode_to_execute_SHIFT_CTRL[0] decode_to_execute_SHIFT_CTRL[1]=decode_to_execute_SHIFT_CTRL[1] decode_to_execute_SRC2_CTRL[0]=decode_to_execute_SRC2_CTRL[0] decode_to_execute_SRC2_CTRL[1]=decode_to_execute_SRC2_CTRL[1] decode_to_execute_SRC2_CTRL_1_rep1=decode_to_execute_SRC2_CTRL_1_rep1 decode_to_execute_SRC_USE_SUB_LESS=decode_to_execute_SRC_USE_SUB_LESS dsp_join_kb_11[0]=dsp_join_kb_11[0] dsp_join_kb_11[1]=dsp_join_kb_11[1] dsp_join_kb_11[2]=dsp_join_kb_11[2] dsp_join_kb_11[3]=dsp_join_kb_11[3] dsp_join_kb_11[4]=dsp_join_kb_11[4] dsp_join_kb_11[5]=dsp_join_kb_11[5] dsp_join_kb_11[6]=dsp_join_kb_11[6] dsp_join_kb_11[7]=dsp_join_kb_11[7] dsp_join_kb_11[8]=dsp_join_kb_11[8] dsp_join_kb_11[9]=dsp_join_kb_11[9] dsp_join_kb_11[10]=dsp_join_kb_11[10] dsp_join_kb_11[11]=dsp_join_kb_11[11] dsp_join_kb_11[12]=dsp_join_kb_11[12] dsp_join_kb_11[13]=dsp_join_kb_11[13] dsp_join_kb_11[14]=dsp_join_kb_11[14] dsp_join_kb_11[15]=dsp_join_kb_11[15] dsp_join_kb_11[16]=dsp_join_kb_11[16] dsp_join_kb_11[17]=dsp_join_kb_11[17] dsp_join_kb_11[18]=dsp_join_kb_11[18] dsp_join_kb_11[19]=dsp_join_kb_11[19] dsp_join_kb_12[0]=dsp_join_kb_12[0] dsp_join_kb_12[1]=dsp_join_kb_12[1] dsp_join_kb_12[2]=dsp_join_kb_12[2] dsp_join_kb_12[3]=dsp_join_kb_12[3] dsp_join_kb_12[4]=dsp_join_kb_12[4] dsp_join_kb_12[5]=dsp_join_kb_12[5] dsp_join_kb_12[6]=dsp_join_kb_12[6] dsp_join_kb_12[7]=dsp_join_kb_12[7] dsp_join_kb_12[8]=dsp_join_kb_12[8] dsp_join_kb_12[9]=dsp_join_kb_12[9] dsp_join_kb_14_0=dsp_join_kb_14[0] dsp_join_kb_14_8=dsp_join_kb_14[8] dsp_join_kb_15[0]=dsp_join_kb_15[0] dsp_join_kb_15[1]=dsp_join_kb_15[1] dsp_join_kb_15[2]=dsp_join_kb_15[2] dsp_join_kb_15[3]=dsp_join_kb_15[3] dsp_join_kb_15[4]=dsp_join_kb_15[4] dsp_join_kb_15[5]=dsp_join_kb_15[5] dsp_join_kb_15[6]=dsp_join_kb_15[6] dsp_join_kb_15[7]=dsp_join_kb_15[7] dsp_join_kb_15[8]=dsp_join_kb_15[8] dsp_join_kb_15[9]=dsp_join_kb_15[9] dsp_join_kb_15[10]=dsp_join_kb_15[10] dsp_join_kb_15[11]=dsp_join_kb_15[11] dsp_join_kb_15[12]=dsp_join_kb_15[12] dsp_join_kb_15[13]=dsp_join_kb_15[13] dsp_join_kb_15[14]=dsp_join_kb_15[14] dsp_join_kb_15[15]=dsp_join_kb_15[15] dsp_join_kb_15[16]=dsp_join_kb_15[16] dsp_join_kb_15[17]=dsp_join_kb_15[17] dsp_join_kb_15[18]=dsp_join_kb_15[18] dsp_join_kb_15[19]=dsp_join_kb_15[19] dsp_join_kb_15[20]=dsp_join_kb_15[20] dsp_join_kb_15[21]=dsp_join_kb_15[21] dsp_join_kb_15[22]=dsp_join_kb_15[22] dsp_join_kb_15[23]=dsp_join_kb_15[23] dsp_join_kb_15[24]=dsp_join_kb_15[24] dsp_join_kb_15[25]=dsp_join_kb_15[25] dsp_join_kb_15[26]=dsp_join_kb_15[26] dsp_join_kb_15[27]=dsp_join_kb_15[27] dsp_join_kb_15[28]=dsp_join_kb_15[28] dsp_join_kb_15[29]=dsp_join_kb_15[29] dsp_join_kb_15[30]=dsp_join_kb_15[30] dsp_join_kb_15[31]=dsp_join_kb_15[31] dsp_join_kb_15[32]=dsp_join_kb_15[32] dsp_join_kb_18_0=dsp_join_kb_18[8] dsp_join_kb_19_0=dsp_join_kb_19[2] dsp_join_kb_19_10=dsp_join_kb_19[12] dsp_join_kb_19_12=dsp_join_kb_19[14] dsp_join_kb_19_16=dsp_join_kb_19[18] dsp_join_kb_19_18=dsp_join_kb_19[20] dsp_join_kb_19_23=dsp_join_kb_19[25] dsp_join_kb_19_29=dsp_join_kb_19[31] dsp_join_kb_19_7=dsp_join_kb_19[9] dsp_join_kb_19_8=dsp_join_kb_19[10] dsp_join_kb_19_9=dsp_join_kb_19[11] dsp_join_kb_4_0=dsp_join_kb_4[1] dsp_join_kb_7_0=dsp_join_kb_7[18] dsp_join_kb_8_0=dsp_join_kb_8[9] dsp_join_kb_9_0=dsp_join_kb_9 dsp_join_kb_9_5_rep1=dsp_join_kb_9_5_rep1 dsp_join_kb_9_fast_0=dsp_join_kb_9_fast dsp_split_kb_11=dsp_split_kb_11 dsp_split_kb_28=dsp_split_kb_28 execute_BranchPlugin_branchAdder=execute_BranchPlugin_branchAdder execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z=execute_BranchPlugin_branch_src2_0_sqmuxa_1 execute_BranchPlugin_eq_0_I_92_1z=execute_BranchPlugin_eq_0_I_92 execute_CsrPlugin_csr_3008=execute_CsrPlugin_csr_3008 execute_CsrPlugin_csr_833=execute_CsrPlugin_csr_833 execute_CsrPlugin_csr_835=execute_CsrPlugin_csr_835 execute_FullBarrelShifterPlugin_reversed_0=execute_FullBarrelShifterPlugin_reversed[10] execute_RS1_0=execute_RS1 execute_RS2_0=execute_RS2[3] execute_RS2_10=execute_RS2[13] execute_RS2_5=execute_RS2[8] execute_RS2_6=execute_RS2[9] execute_SrcPlugin_addSub[0]=execute_SrcPlugin_addSub[0] execute_SrcPlugin_addSub[1]=execute_SrcPlugin_addSub[1] execute_SrcPlugin_addSub[2]=execute_SrcPlugin_addSub[2] execute_SrcPlugin_addSub[3]=execute_SrcPlugin_addSub[3] execute_SrcPlugin_addSub[4]=execute_SrcPlugin_addSub[4] execute_SrcPlugin_addSub[5]=execute_SrcPlugin_addSub[5] execute_SrcPlugin_addSub[6]=execute_SrcPlugin_addSub[6] execute_SrcPlugin_addSub[7]=execute_SrcPlugin_addSub[7] execute_SrcPlugin_addSub[8]=execute_SrcPlugin_addSub[8] execute_SrcPlugin_addSub[9]=execute_SrcPlugin_addSub[9] execute_SrcPlugin_addSub[10]=execute_SrcPlugin_addSub[10] execute_SrcPlugin_addSub[11]=execute_SrcPlugin_addSub[11] execute_arbitration_isValid=execute_arbitration_isValid execute_to_memory_BRANCH_CALC[29]=execute_to_memory_BRANCH_CALC[29] execute_to_memory_BRANCH_CALC[30]=execute_to_memory_BRANCH_CALC[30] execute_to_memory_BRANCH_CALC[31]=execute_to_memory_BRANCH_CALC[31] execute_to_memory_IS_DIV=execute_to_memory_IS_DIV execute_to_memory_MEMORY_ENABLE=execute_to_memory_MEMORY_ENABLE execute_to_memory_MEMORY_WR=execute_to_memory_MEMORY_WR execute_to_memory_REGFILE_WRITE_DATA[0]=execute_to_memory_REGFILE_WRITE_DATA[0] execute_to_memory_REGFILE_WRITE_DATA[1]=execute_to_memory_REGFILE_WRITE_DATA[1] execute_to_memory_REGFILE_WRITE_DATA[2]=execute_to_memory_REGFILE_WRITE_DATA[2] execute_to_memory_REGFILE_WRITE_DATA[3]=execute_to_memory_REGFILE_WRITE_DATA[3] execute_to_memory_REGFILE_WRITE_DATA[4]=execute_to_memory_REGFILE_WRITE_DATA[4] execute_to_memory_REGFILE_WRITE_DATA[5]=execute_to_memory_REGFILE_WRITE_DATA[5] execute_to_memory_REGFILE_WRITE_DATA[6]=execute_to_memory_REGFILE_WRITE_DATA[6] execute_to_memory_REGFILE_WRITE_DATA[7]=execute_to_memory_REGFILE_WRITE_DATA[7] execute_to_memory_REGFILE_WRITE_DATA[8]=execute_to_memory_REGFILE_WRITE_DATA[8] execute_to_memory_REGFILE_WRITE_DATA[9]=execute_to_memory_REGFILE_WRITE_DATA[9] execute_to_memory_REGFILE_WRITE_DATA[10]=execute_to_memory_REGFILE_WRITE_DATA[10] execute_to_memory_REGFILE_WRITE_DATA[11]=execute_to_memory_REGFILE_WRITE_DATA[11] execute_to_memory_REGFILE_WRITE_DATA[12]=execute_to_memory_REGFILE_WRITE_DATA[12] execute_to_memory_REGFILE_WRITE_DATA[13]=execute_to_memory_REGFILE_WRITE_DATA[13] execute_to_memory_REGFILE_WRITE_DATA[14]=execute_to_memory_REGFILE_WRITE_DATA[14] execute_to_memory_REGFILE_WRITE_DATA[15]=execute_to_memory_REGFILE_WRITE_DATA[15] execute_to_memory_REGFILE_WRITE_DATA[16]=execute_to_memory_REGFILE_WRITE_DATA[16] execute_to_memory_REGFILE_WRITE_DATA[17]=execute_to_memory_REGFILE_WRITE_DATA[17] execute_to_memory_REGFILE_WRITE_DATA[18]=execute_to_memory_REGFILE_WRITE_DATA[18] execute_to_memory_REGFILE_WRITE_DATA[19]=execute_to_memory_REGFILE_WRITE_DATA[19] execute_to_memory_REGFILE_WRITE_DATA[20]=execute_to_memory_REGFILE_WRITE_DATA[20] execute_to_memory_REGFILE_WRITE_DATA[21]=execute_to_memory_REGFILE_WRITE_DATA[21] execute_to_memory_REGFILE_WRITE_DATA[22]=execute_to_memory_REGFILE_WRITE_DATA[22] execute_to_memory_REGFILE_WRITE_DATA[23]=execute_to_memory_REGFILE_WRITE_DATA[23] execute_to_memory_REGFILE_WRITE_DATA[24]=execute_to_memory_REGFILE_WRITE_DATA[24] execute_to_memory_REGFILE_WRITE_DATA[25]=execute_to_memory_REGFILE_WRITE_DATA[25] execute_to_memory_REGFILE_WRITE_DATA[26]=execute_to_memory_REGFILE_WRITE_DATA[26] execute_to_memory_REGFILE_WRITE_DATA[27]=execute_to_memory_REGFILE_WRITE_DATA[27] execute_to_memory_REGFILE_WRITE_DATA[28]=execute_to_memory_REGFILE_WRITE_DATA[28] execute_to_memory_REGFILE_WRITE_DATA[29]=execute_to_memory_REGFILE_WRITE_DATA[29] execute_to_memory_REGFILE_WRITE_DATA[30]=execute_to_memory_REGFILE_WRITE_DATA[30] execute_to_memory_REGFILE_WRITE_DATA[31]=execute_to_memory_REGFILE_WRITE_DATA[31] execute_to_memory_SHIFT_RIGHT[6]=execute_to_memory_SHIFT_RIGHT[6] execute_to_memory_SHIFT_RIGHT[7]=execute_to_memory_SHIFT_RIGHT[7] execute_to_memory_SHIFT_RIGHT[8]=execute_to_memory_SHIFT_RIGHT[8] execute_to_memory_SHIFT_RIGHT[9]=execute_to_memory_SHIFT_RIGHT[9] execute_to_memory_SHIFT_RIGHT[10]=execute_to_memory_SHIFT_RIGHT[10] execute_to_memory_SHIFT_RIGHT[11]=execute_to_memory_SHIFT_RIGHT[11] execute_to_memory_SHIFT_RIGHT[12]=execute_to_memory_SHIFT_RIGHT[12] execute_to_memory_SHIFT_RIGHT[13]=execute_to_memory_SHIFT_RIGHT[13] execute_to_memory_SHIFT_RIGHT[14]=execute_to_memory_SHIFT_RIGHT[14] execute_to_memory_SHIFT_RIGHT[15]=execute_to_memory_SHIFT_RIGHT[15] execute_to_memory_SHIFT_RIGHT[16]=execute_to_memory_SHIFT_RIGHT[16] execute_to_memory_SHIFT_RIGHT[17]=execute_to_memory_SHIFT_RIGHT[17] execute_to_memory_SHIFT_RIGHT[18]=execute_to_memory_SHIFT_RIGHT[18] execute_to_memory_SHIFT_RIGHT[19]=execute_to_memory_SHIFT_RIGHT[19] execute_to_memory_SHIFT_RIGHT[20]=execute_to_memory_SHIFT_RIGHT[20] execute_to_memory_SHIFT_RIGHT[21]=execute_to_memory_SHIFT_RIGHT[21] execute_to_memory_SHIFT_RIGHT[22]=execute_to_memory_SHIFT_RIGHT[22] execute_to_memory_SHIFT_RIGHT[23]=execute_to_memory_SHIFT_RIGHT[23] execute_to_memory_SHIFT_RIGHT[24]=execute_to_memory_SHIFT_RIGHT[24] execute_to_memory_SHIFT_RIGHT[25]=execute_to_memory_SHIFT_RIGHT[25] execute_to_memory_SHIFT_RIGHT_m_0_0=execute_to_memory_SHIFT_RIGHT_m_0[7] execute_to_memory_SHIFT_RIGHT_m_0_4=execute_to_memory_SHIFT_RIGHT_m_0[11] execute_to_memory_SHIFT_RIGHT_m_0_6=execute_to_memory_SHIFT_RIGHT_m_0[13] execute_to_memory_SHIFT_RIGHT_m_0_7=execute_to_memory_SHIFT_RIGHT_m_0[14] execute_to_memory_SHIFT_RIGHT_m_0_8=execute_to_memory_SHIFT_RIGHT_m_0[15] io_cpu_redo_0_sqmuxa_1_1z=io_cpu_redo_0_sqmuxa_1 loader_counter_value[0]=loader_counter_value[0] loader_counter_value[1]=loader_counter_value[1] loader_counter_valueNext[0]=loader_counter_valueNext[0] loader_counter_valueNext[1]=loader_counter_valueNext[1] loader_valid_regNext_1z=loader_valid_regNext memory_DivPlugin_accumulator_7[0]=memory_DivPlugin_accumulator_7[0] memory_DivPlugin_accumulator_7[1]=memory_DivPlugin_accumulator_7[1] memory_DivPlugin_accumulator_7[2]=memory_DivPlugin_accumulator_7[2] memory_DivPlugin_accumulator_7[3]=memory_DivPlugin_accumulator_7[3] memory_DivPlugin_accumulator_7[4]=memory_DivPlugin_accumulator_7[4] memory_DivPlugin_accumulator_7[5]=memory_DivPlugin_accumulator_7[5] memory_DivPlugin_accumulator_7[6]=memory_DivPlugin_accumulator_7[6] memory_DivPlugin_accumulator_7[7]=memory_DivPlugin_accumulator_7[7] memory_DivPlugin_accumulator_7[8]=memory_DivPlugin_accumulator_7[8] memory_DivPlugin_accumulator_7[9]=memory_DivPlugin_accumulator_7[9] memory_DivPlugin_accumulator_7[10]=memory_DivPlugin_accumulator_7[10] memory_DivPlugin_accumulator_7[11]=memory_DivPlugin_accumulator_7[11] memory_DivPlugin_accumulator_7[12]=memory_DivPlugin_accumulator_7[12] memory_DivPlugin_accumulator_7[13]=memory_DivPlugin_accumulator_7[13] memory_DivPlugin_accumulator_7[14]=memory_DivPlugin_accumulator_7[14] memory_DivPlugin_accumulator_7[15]=memory_DivPlugin_accumulator_7[15] memory_DivPlugin_accumulator_7[16]=memory_DivPlugin_accumulator_7[16] memory_DivPlugin_accumulator_7[17]=memory_DivPlugin_accumulator_7[17] memory_DivPlugin_accumulator_7[18]=memory_DivPlugin_accumulator_7[18] memory_DivPlugin_accumulator_7[19]=memory_DivPlugin_accumulator_7[19] memory_DivPlugin_accumulator_7[20]=memory_DivPlugin_accumulator_7[20] memory_DivPlugin_accumulator_7[21]=memory_DivPlugin_accumulator_7[21] memory_DivPlugin_accumulator_7[22]=memory_DivPlugin_accumulator_7[22] memory_DivPlugin_accumulator_7[23]=memory_DivPlugin_accumulator_7[23] memory_DivPlugin_accumulator_7[24]=memory_DivPlugin_accumulator_7[24] memory_DivPlugin_accumulator_7[25]=memory_DivPlugin_accumulator_7[25] memory_DivPlugin_accumulator_7[26]=memory_DivPlugin_accumulator_7[26] memory_DivPlugin_accumulator_7[27]=memory_DivPlugin_accumulator_7[27] memory_DivPlugin_accumulator_7[28]=memory_DivPlugin_accumulator_7[28] memory_DivPlugin_accumulator_7[29]=memory_DivPlugin_accumulator_7[29] memory_DivPlugin_accumulator_7[30]=memory_DivPlugin_accumulator_7[30] memory_DivPlugin_accumulator_7[31]=memory_DivPlugin_accumulator_7[31] memory_DivPlugin_div_done=memory_DivPlugin_div_done memory_DivPlugin_div_result_mod_Q[6]=memory_DivPlugin_div_result_mod_Q[6] memory_DivPlugin_div_result_mod_Q[7]=memory_DivPlugin_div_result_mod_Q[7] memory_DivPlugin_div_result_mod_Q[8]=memory_DivPlugin_div_result_mod_Q[8] memory_DivPlugin_div_result_mod_Q[9]=memory_DivPlugin_div_result_mod_Q[9] memory_DivPlugin_div_result_mod_Q[10]=memory_DivPlugin_div_result_mod_Q[10] memory_DivPlugin_div_result_mod_Q[11]=memory_DivPlugin_div_result_mod_Q[11] memory_DivPlugin_div_result_mod_Q[12]=memory_DivPlugin_div_result_mod_Q[12] memory_DivPlugin_div_result_mod_Q[13]=memory_DivPlugin_div_result_mod_Q[13] memory_DivPlugin_div_result_mod_Q[14]=memory_DivPlugin_div_result_mod_Q[14] memory_DivPlugin_div_result_mod_Q[15]=memory_DivPlugin_div_result_mod_Q[15] memory_DivPlugin_div_result_mod_Q[16]=memory_DivPlugin_div_result_mod_Q[16] memory_DivPlugin_div_result_mod_Q[17]=memory_DivPlugin_div_result_mod_Q[17] memory_DivPlugin_div_result_mod_Q[18]=memory_DivPlugin_div_result_mod_Q[18] memory_DivPlugin_div_result_mod_Q[19]=memory_DivPlugin_div_result_mod_Q[19] memory_DivPlugin_div_result_mod_Q[20]=memory_DivPlugin_div_result_mod_Q[20] memory_DivPlugin_div_result_mod_Q[21]=memory_DivPlugin_div_result_mod_Q[21] memory_DivPlugin_div_result_mod_Q[22]=memory_DivPlugin_div_result_mod_Q[22] memory_DivPlugin_div_result_mod_Q[23]=memory_DivPlugin_div_result_mod_Q[23] memory_DivPlugin_div_result_mod_Q[24]=memory_DivPlugin_div_result_mod_Q[24] memory_DivPlugin_div_result_mod_Q[25]=memory_DivPlugin_div_result_mod_Q[25] memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[1] memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[2] memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[3] memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[4] memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[5] memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[6] memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[7] memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[8] memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[9] memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[10] memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[11] memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[12] memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[13] memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[14] memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[15] memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[16] memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[17] memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[18] memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[19] memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[20] memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[21] memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[22] memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[23] memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[24] memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[25] memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[26] memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[27] memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[28] memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[29] memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[30] memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[31] memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32] memory_DivPlugin_rs1[0]=memory_DivPlugin_rs1[0] memory_DivPlugin_rs1[1]=memory_DivPlugin_rs1[1] memory_DivPlugin_rs1[2]=memory_DivPlugin_rs1[2] memory_DivPlugin_rs1[3]=memory_DivPlugin_rs1[3] memory_DivPlugin_rs1[4]=memory_DivPlugin_rs1[4] memory_DivPlugin_rs1[5]=memory_DivPlugin_rs1[5] memory_DivPlugin_rs1[6]=memory_DivPlugin_rs1[6] memory_DivPlugin_rs1[7]=memory_DivPlugin_rs1[7] memory_DivPlugin_rs1[8]=memory_DivPlugin_rs1[8] memory_DivPlugin_rs1[9]=memory_DivPlugin_rs1[9] memory_DivPlugin_rs1[10]=memory_DivPlugin_rs1[10] memory_DivPlugin_rs1[11]=memory_DivPlugin_rs1[11] memory_DivPlugin_rs1[12]=memory_DivPlugin_rs1[12] memory_DivPlugin_rs1[13]=memory_DivPlugin_rs1[13] memory_DivPlugin_rs1[14]=memory_DivPlugin_rs1[14] memory_DivPlugin_rs1[15]=memory_DivPlugin_rs1[15] memory_DivPlugin_rs1[16]=memory_DivPlugin_rs1[16] memory_DivPlugin_rs1[17]=memory_DivPlugin_rs1[17] memory_DivPlugin_rs1[18]=memory_DivPlugin_rs1[18] memory_DivPlugin_rs1[19]=memory_DivPlugin_rs1[19] memory_DivPlugin_rs1[20]=memory_DivPlugin_rs1[20] memory_DivPlugin_rs1[21]=memory_DivPlugin_rs1[21] memory_DivPlugin_rs1[22]=memory_DivPlugin_rs1[22] memory_DivPlugin_rs1[23]=memory_DivPlugin_rs1[23] memory_DivPlugin_rs1[24]=memory_DivPlugin_rs1[24] memory_DivPlugin_rs1[25]=memory_DivPlugin_rs1[25] memory_DivPlugin_rs1[26]=memory_DivPlugin_rs1[26] memory_DivPlugin_rs1[27]=memory_DivPlugin_rs1[27] memory_DivPlugin_rs1[28]=memory_DivPlugin_rs1[28] memory_DivPlugin_rs1[29]=memory_DivPlugin_rs1[29] memory_DivPlugin_rs1[30]=memory_DivPlugin_rs1[30] memory_DivPlugin_rs1_0_sqmuxa=memory_DivPlugin_rs1_0_sqmuxa memory_DivPlugin_rs2_1_0_0_0=memory_DivPlugin_rs2_1_0_0[0] memory_arbitration_isStuck_i=memory_arbitration_isStuck_i memory_arbitration_isValid=memory_arbitration_isValid memory_to_writeBack_INSTRUCTION[12]=memory_to_writeBack_INSTRUCTION[12] memory_to_writeBack_INSTRUCTION[13]=memory_to_writeBack_INSTRUCTION[13] memory_to_writeBack_INSTRUCTION[14]=memory_to_writeBack_INSTRUCTION[14] memory_to_writeBack_MEMORY_ENABLE=memory_to_writeBack_MEMORY_ENABLE memory_to_writeBack_MEMORY_WR=memory_to_writeBack_MEMORY_WR memory_to_writeBack_REGFILE_WRITE_DATA_0=memory_to_writeBack_REGFILE_WRITE_DATA[0] memory_to_writeBack_REGFILE_WRITE_DATA_1=memory_to_writeBack_REGFILE_WRITE_DATA[1] memory_to_writeBack_REGFILE_WRITE_DATA_10=memory_to_writeBack_REGFILE_WRITE_DATA[10] memory_to_writeBack_REGFILE_WRITE_DATA_29=memory_to_writeBack_REGFILE_WRITE_DATA[29] memory_to_writeBack_REGFILE_WRITE_DATA_30=memory_to_writeBack_REGFILE_WRITE_DATA[30] memory_to_writeBack_REGFILE_WRITE_DATA_31=memory_to_writeBack_REGFILE_WRITE_DATA[31] stageB_dataReadRsp_0_0=stageB_dataReadRsp_0[0] stageB_dataReadRsp_0_1=stageB_dataReadRsp_0[1] stageB_dataReadRsp_0_13=stageB_dataReadRsp_0[13] stageB_dataReadRsp_0_15=stageB_dataReadRsp_0[15] stageB_dataReadRsp_0_16=stageB_dataReadRsp_0[16] stageB_dataReadRsp_0_17=stageB_dataReadRsp_0[17] stageB_dataReadRsp_0_21=stageB_dataReadRsp_0[21] stageB_dataReadRsp_0_23=stageB_dataReadRsp_0[23] stageB_dataReadRsp_0_25=stageB_dataReadRsp_0[25] stageB_dataReadRsp_0_29=stageB_dataReadRsp_0[29] stageB_dataReadRsp_0_31=stageB_dataReadRsp_0[31] stageB_dataReadRsp_0_5=stageB_dataReadRsp_0[5] stageB_dataReadRsp_0_7=stageB_dataReadRsp_0[7] stageB_dataReadRsp_0_9=stageB_dataReadRsp_0[9] stageB_flusher_waitDone_1z=stageB_flusher_waitDone stageB_mmuRsp_isIoAccess_1z=stageB_mmuRsp_isIoAccess stageB_mmuRsp_isIoAccess_rep1_1z=stageB_mmuRsp_isIoAccess_rep1 stageB_unaligned_1z=stageB_unaligned sys_clk_0=sys_clk_0 un1_sys_rst=un1_sys_rst un2_execute_FullBarrelShifterPlugin_reversed_1z=un2_execute_FullBarrelShifterPlugin_reversed when_CsrPlugin_l1180_1z=when_CsrPlugin_l1180 when_DBusCachedPlugin_l458=when_DBusCachedPlugin_l458 when_DBusCachedPlugin_l458_537=when_DBusCachedPlugin_l458_537 when_DBusCachedPlugin_l458_i=when_DBusCachedPlugin_l458_i when_DataCache_l980_1z=when_DataCache_l980 when_MulDivIterativePlugin_l128=when_MulDivIterativePlugin_l128 writeBack_arbitration_isValid=writeBack_arbitration_isValid
.cname dataCache_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:50139.13-50417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[10] Q=dataCache_1_io_mem_cmd_rData_address[10] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40587.11-40593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[11] Q=dataCache_1_io_mem_cmd_rData_address[11] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40595.11-40601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[12] Q=dataCache_1_io_mem_cmd_rData_address[12] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40603.11-40609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[13] Q=dataCache_1_io_mem_cmd_rData_address[13] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40611.11-40617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[14] Q=dataCache_1_io_mem_cmd_rData_address[14] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40619.11-40625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[15] Q=dataCache_1_io_mem_cmd_rData_address[15] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40627.11-40633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[16] Q=dataCache_1_io_mem_cmd_rData_address[16] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40635.11-40641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[17] Q=dataCache_1_io_mem_cmd_rData_address[17] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40643.11-40649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[18] Q=dataCache_1_io_mem_cmd_rData_address[18] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40651.11-40657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[19] Q=dataCache_1_io_mem_cmd_rData_address[19] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40659.11-40665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[20] Q=dataCache_1_io_mem_cmd_rData_address[20] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40667.11-40673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[21] Q=dataCache_1_io_mem_cmd_rData_address[21] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40675.11-40681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[22] Q=dataCache_1_io_mem_cmd_rData_address[22] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40683.11-40689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[23] Q=dataCache_1_io_mem_cmd_rData_address[23] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40691.11-40697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[24] Q=dataCache_1_io_mem_cmd_rData_address[24] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40699.11-40705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[25] Q=dataCache_1_io_mem_cmd_rData_address[25] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40707.11-40713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[26] Q=dataCache_1_io_mem_cmd_rData_address[26] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40715.11-40721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[27] Q=dataCache_1_io_mem_cmd_rData_address[27] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40723.11-40729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[28] Q=dataCache_1_io_mem_cmd_rData_address[28] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40731.11-40737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[29] Q=dataCache_1_io_mem_cmd_rData_address[29] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40739.11-40745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[2] Q=dataCache_1_io_mem_cmd_rData_address[2] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40523.11-40529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[30] Q=dataCache_1_io_mem_cmd_rData_address[30] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40747.11-40753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[31] Q=dataCache_1_io_mem_cmd_rData_address[31] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40755.11-40761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[3] Q=dataCache_1_io_mem_cmd_rData_address[3] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40531.11-40537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[4] Q=dataCache_1_io_mem_cmd_rData_address[4] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40539.11-40545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[5] Q=dataCache_1_io_mem_cmd_rData_address[5] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40547.11-40553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[6] Q=dataCache_1_io_mem_cmd_rData_address[6] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40555.11-40561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[7] Q=dataCache_1_io_mem_cmd_rData_address[7] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40563.11-40569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[8] Q=dataCache_1_io_mem_cmd_rData_address[8] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40571.11-40577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_address[9] Q=dataCache_1_io_mem_cmd_rData_address[9] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_address_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40579.11-40585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[0] Q=dataCache_1_io_mem_cmd_rData_data[0] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40267.11-40273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[10] Q=dataCache_1_io_mem_cmd_rData_data[10] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40347.11-40353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[11] Q=dataCache_1_io_mem_cmd_rData_data[11] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40355.11-40361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[12] Q=dataCache_1_io_mem_cmd_rData_data[12] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40363.11-40369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[13] Q=dataCache_1_io_mem_cmd_rData_data[13] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40371.11-40377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[14] Q=dataCache_1_io_mem_cmd_rData_data[14] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40379.11-40385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[15] Q=dataCache_1_io_mem_cmd_rData_data[15] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40387.11-40393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[16] Q=dataCache_1_io_mem_cmd_rData_data[16] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40395.11-40401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[17] Q=dataCache_1_io_mem_cmd_rData_data[17] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40403.11-40409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[18] Q=dataCache_1_io_mem_cmd_rData_data[18] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40411.11-40417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[19] Q=dataCache_1_io_mem_cmd_rData_data[19] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40419.11-40425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[1] Q=dataCache_1_io_mem_cmd_rData_data[1] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40275.11-40281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[20] Q=dataCache_1_io_mem_cmd_rData_data[20] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40427.11-40433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[21] Q=dataCache_1_io_mem_cmd_rData_data[21] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40435.11-40441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[22] Q=dataCache_1_io_mem_cmd_rData_data[22] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40443.11-40449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[23] Q=dataCache_1_io_mem_cmd_rData_data[23] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40451.11-40457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[24] Q=dataCache_1_io_mem_cmd_rData_data[24] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40459.11-40465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[25] Q=dataCache_1_io_mem_cmd_rData_data[25] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40467.11-40473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[26] Q=dataCache_1_io_mem_cmd_rData_data[26] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40475.11-40481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[27] Q=dataCache_1_io_mem_cmd_rData_data[27] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40483.11-40489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[28] Q=dataCache_1_io_mem_cmd_rData_data[28] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40491.11-40497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[29] Q=dataCache_1_io_mem_cmd_rData_data[29] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40499.11-40505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[2] Q=dataCache_1_io_mem_cmd_rData_data[2] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40283.11-40289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[30] Q=dataCache_1_io_mem_cmd_rData_data[30] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40507.11-40513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[31] Q=dataCache_1_io_mem_cmd_rData_data[31] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40515.11-40521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[3] Q=dataCache_1_io_mem_cmd_rData_data[3] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40291.11-40297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[4] Q=dataCache_1_io_mem_cmd_rData_data[4] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40299.11-40305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[5] Q=dataCache_1_io_mem_cmd_rData_data[5] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40307.11-40313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[6] Q=dataCache_1_io_mem_cmd_rData_data[6] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40315.11-40321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[7] Q=dataCache_1_io_mem_cmd_rData_data[7] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40323.11-40329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[8] Q=dataCache_1_io_mem_cmd_rData_data[8] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40331.11-40337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_data[9] Q=dataCache_1_io_mem_cmd_rData_data[9] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_data_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40339.11-40345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_mask[0] Q=dataCache_1_io_mem_cmd_rData_mask[0] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_mask_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40235.11-40241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_mask[1] Q=dataCache_1_io_mem_cmd_rData_mask[1] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_mask_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40243.11-40249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_mask[2] Q=dataCache_1_io_mem_cmd_rData_mask[2] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_mask_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40251.11-40257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_mask[3] Q=dataCache_1_io_mem_cmd_rData_mask[3] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_mask_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40259.11-40265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_size[0] Q=dataCache_1_io_mem_cmd_rData_size[0] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_size_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40211.11-40217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_size[1] Q=dataCache_1_io_mem_cmd_rData_size[1] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_size_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40219.11-40225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_payload_size[2] Q=dataCache_1_io_mem_cmd_rData_size[2] SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_size_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40227.11-40233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_to_writeBack_MEMORY_WR Q=dataCache_1_io_mem_cmd_rData_wr SP=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rData_wr_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40203.11-40209.2"
.subckt INV A=dataCache_1_io_mem_cmd_rValid Z=dataCache_1_io_mem_cmd_rValid_i
.cname dataCache_1_io_mem_cmd_rValid_RNIFLDC
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31210.7-31213.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_ready_i Q=dataCache_1_io_mem_cmd_rValid SP=dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i
.cname dataCache_1_io_mem_cmd_rValid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40195.11-40201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[10] Q=main_basesoc_dbus_adr[8] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40019.11-40025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[11] Q=main_basesoc_dbus_adr[9] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40027.11-40033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[12] Q=main_basesoc_dbus_adr[10] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40035.11-40041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[13] Q=main_basesoc_dbus_adr[11] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40043.11-40049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[14] Q=main_basesoc_dbus_adr[12] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40051.11-40057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[15] Q=main_basesoc_dbus_adr[13] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40059.11-40065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[16] Q=main_basesoc_dbus_adr[14] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40067.11-40073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[17] Q=main_basesoc_dbus_adr[15] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40075.11-40081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[18] Q=main_basesoc_dbus_adr[16] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40083.11-40089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[19] Q=main_basesoc_dbus_adr[17] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40091.11-40097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[20] Q=main_basesoc_dbus_adr[18] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40099.11-40105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[21] Q=main_basesoc_dbus_adr[19] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40107.11-40113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[22] Q=main_basesoc_dbus_adr[20] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40115.11-40121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[23] Q=main_basesoc_dbus_adr[21] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40123.11-40129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[24] Q=main_basesoc_dbus_adr[22] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40131.11-40137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[25] Q=main_basesoc_dbus_adr[23] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40139.11-40145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[26] Q=main_basesoc_dbus_adr[24] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40147.11-40153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[27] Q=main_basesoc_dbus_adr[25] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40155.11-40161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[28] Q=main_basesoc_dbus_adr[26] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40163.11-40169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[29] Q=main_basesoc_dbus_adr[27] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40171.11-40177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[30] Q=main_basesoc_dbus_adr[28] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40179.11-40185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[31] Q=main_basesoc_dbus_adr[29] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40187.11-40193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[5] Q=main_basesoc_dbus_adr[3] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39979.11-39985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[6] Q=main_basesoc_dbus_adr[4] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39987.11-39993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[7] Q=main_basesoc_dbus_adr[5] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39995.11-40001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[8] Q=main_basesoc_dbus_adr[6] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40003.11-40009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[9] Q=main_basesoc_dbus_adr[7] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:40011.11-40017.2"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[10] C=main_basesoc_ibus_adr[10] D=GND_0 Z=builder_array_muxed0[10]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNI7O9O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45189.8-45195.2"
.param INIT "0xD8D8"
.subckt LUT4 A=builder_grant_rep2 B=main_basesoc_dbus_adr[13] C=main_basesoc_ibus_adr[13] D=GND_0 Z=builder_array_muxed0[13]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNIDU9O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45197.8-45203.2"
.param INIT "0xD8D8"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[12] B=dataCache_1_io_mem_cmd_rData_address[12] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45317.8-45323.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[13] B=dataCache_1_io_mem_cmd_rData_address[13] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45325.8-45331.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[14] B=dataCache_1_io_mem_cmd_rData_address[14] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45333.8-45339.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[15] B=dataCache_1_io_mem_cmd_rData_address[15] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45341.8-45347.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[16] B=dataCache_1_io_mem_cmd_rData_address[16] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45349.8-45355.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[17] B=dataCache_1_io_mem_cmd_rData_address[17] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45357.8-45363.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[18] B=dataCache_1_io_mem_cmd_rData_address[18] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45365.8-45371.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[19] B=dataCache_1_io_mem_cmd_rData_address[19] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45373.8-45379.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[20] B=dataCache_1_io_mem_cmd_rData_address[20] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45381.8-45387.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[21] B=dataCache_1_io_mem_cmd_rData_address[21] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45389.8-45395.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[22] B=dataCache_1_io_mem_cmd_rData_address[22] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45397.8-45403.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[23] B=dataCache_1_io_mem_cmd_rData_address[23] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45405.8-45411.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[24] B=dataCache_1_io_mem_cmd_rData_address[24] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45413.8-45419.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[25] B=dataCache_1_io_mem_cmd_rData_address[25] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45421.8-45427.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[26] B=dataCache_1_io_mem_cmd_rData_address[26] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45429.8-45435.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[27] B=dataCache_1_io_mem_cmd_rData_address[27] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45437.8-45443.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[28] B=dataCache_1_io_mem_cmd_rData_address[28] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45445.8-45451.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[29] B=dataCache_1_io_mem_cmd_rData_address[29] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45453.8-45459.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[30] B=dataCache_1_io_mem_cmd_rData_address[30] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45461.8-45467.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[31] B=dataCache_1_io_mem_cmd_rData_address[31] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45469.8-45475.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_address[5] B=dataCache_1_io_mem_cmd_rData_address[5] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45477.8-45483.2"
.param INIT "0xCACA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[2] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_address[2] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39955.11-39961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[3] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_address[3] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39963.11-39969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_address[4] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_address[4] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39971.11-39977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[0] Q=main_basesoc_dbus_dat_w[0] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39699.11-39705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[10] Q=main_basesoc_dbus_dat_w[10] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39779.11-39785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[11] Q=main_basesoc_dbus_dat_w[11] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39787.11-39793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[12] Q=main_basesoc_dbus_dat_w[12] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39795.11-39801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[13] Q=main_basesoc_dbus_dat_w[13] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39803.11-39809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[14] Q=main_basesoc_dbus_dat_w[14] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39811.11-39817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[15] Q=main_basesoc_dbus_dat_w[15] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39819.11-39825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[16] Q=main_basesoc_dbus_dat_w[16] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39827.11-39833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[17] Q=main_basesoc_dbus_dat_w[17] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39835.11-39841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[18] Q=main_basesoc_dbus_dat_w[18] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39843.11-39849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[19] Q=main_basesoc_dbus_dat_w[19] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39851.11-39857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[1] Q=main_basesoc_dbus_dat_w[1] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39707.11-39713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[20] Q=main_basesoc_dbus_dat_w[20] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39859.11-39865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[21] Q=main_basesoc_dbus_dat_w[21] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39867.11-39873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[22] Q=main_basesoc_dbus_dat_w[22] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39875.11-39881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[23] Q=main_basesoc_dbus_dat_w[23] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39883.11-39889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[24] Q=main_basesoc_dbus_dat_w[24] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39891.11-39897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[25] Q=main_basesoc_dbus_dat_w[25] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39899.11-39905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[26] Q=main_basesoc_dbus_dat_w[26] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39907.11-39913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[27] Q=main_basesoc_dbus_dat_w[27] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39915.11-39921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[28] Q=main_basesoc_dbus_dat_w[28] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39923.11-39929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[29] Q=main_basesoc_dbus_dat_w[29] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39931.11-39937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[2] Q=main_basesoc_dbus_dat_w[2] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39715.11-39721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[30] Q=main_basesoc_dbus_dat_w[30] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39939.11-39945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[31] Q=main_basesoc_dbus_dat_w[31] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39947.11-39953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[3] Q=main_basesoc_dbus_dat_w[3] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39723.11-39729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[4] Q=main_basesoc_dbus_dat_w[4] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39731.11-39737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[5] Q=main_basesoc_dbus_dat_w[5] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39739.11-39745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[6] Q=main_basesoc_dbus_dat_w[6] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39747.11-39753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[7] Q=main_basesoc_dbus_dat_w[7] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39755.11-39761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[8] Q=main_basesoc_dbus_dat_w[8] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39763.11-39769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_data[9] Q=main_basesoc_dbus_dat_w[9] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39771.11-39777.2"
.subckt LUT4 A=builder_basesoc_state B=main_basesoc_dbus_dat_w[26] C=builder_grant D=GND_0 Z=dsp_split_kb_0
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNIPT021[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31238.8-31244.2"
.param INIT "0x4040"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[10] B=dataCache_1_io_mem_cmd_rData_data[10] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45253.8-45259.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[13] B=dataCache_1_io_mem_cmd_rData_data[13] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45261.8-45267.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[14] B=dataCache_1_io_mem_cmd_rData_data[14] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45269.8-45275.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[16] B=dataCache_1_io_mem_cmd_rData_data[16] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45277.8-45283.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[17] B=dataCache_1_io_mem_cmd_rData_data[17] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45285.8-45291.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[18] B=dataCache_1_io_mem_cmd_rData_data[18] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45293.8-45299.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[1] B=dataCache_1_io_mem_cmd_rData_data[1] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45205.8-45211.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[20] B=dataCache_1_io_mem_cmd_rData_data[20] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45301.8-45307.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[23] B=dataCache_1_io_mem_cmd_rData_data[23] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45309.8-45315.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[2] B=dataCache_1_io_mem_cmd_rData_data[2] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45213.8-45219.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[3] B=dataCache_1_io_mem_cmd_rData_data[3] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45221.8-45227.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[5] B=dataCache_1_io_mem_cmd_rData_data[5] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45229.8-45235.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[8] B=dataCache_1_io_mem_cmd_rData_data[8] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45237.8-45243.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_payload_data[9] B=dataCache_1_io_mem_cmd_rData_data[9] C=dataCache_1_io_mem_cmd_rValid D=GND_0 Z=dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45245.8-45251.2"
.param INIT "0xCACA"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0] B=builder_grant C=main_basesoc_dbus_we D=GND_0 Z=builder_array_muxed2_i[0]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNID5FG[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44798.8-44804.2"
.param INIT "0x4040"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1] B=builder_grant C=main_basesoc_dbus_we D=GND_0 Z=builder_array_muxed2_i[1]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIE6FG[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44670.8-44676.2"
.param INIT "0x4040"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2] B=builder_grant C=main_basesoc_dbus_we D=GND_0 Z=builder_array_muxed2_i[2]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIF7FG[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44789.8-44795.2"
.param INIT "0x4040"
.subckt LUT4 A=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3] B=builder_grant C=main_basesoc_dbus_we D=GND_0 Z=builder_array_muxed2_i[3]
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIG8FG[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44679.8-44685.2"
.param INIT "0x4040"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39667.11-39673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39675.11-39681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39683.11-39689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39691.11-39697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_size[0] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_size[0] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39643.11-39649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_size[1] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_size[1] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39651.11-39657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_size[2] Q=dataCache_1_io_mem_cmd_s2mPipe_rData_size[2] SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39659.11-39665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_payload_wr Q=main_basesoc_dbus_we SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rData_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39635.11-39641.2"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=dataCache_1_io_mem_cmd_s2mPipe_valid Q=main_basesoc_dbus_cyc SP=dataCache_1_io_mem_cmd_s2mPipe_ready
.cname dataCache_1_io_mem_cmd_s2mPipe_rValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39627.11-39633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Q=decode_to_execute_INSTRUCTION[12] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_BITWISE_CTRL[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39619.11-39625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Q=decode_to_execute_INSTRUCTION_12_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_BITWISE_CTRL_1_rep1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39603.11-39609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4] Q=decode_to_execute_INSTRUCTION_fast[12] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_BITWISE_CTRL_fast[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39595.11-39601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_10 Q=decode_to_execute_ALU_BITWISE_CTRL SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_BITWISE_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39611.11-39617.2"
.subckt LUT4 A=execute_SrcPlugin_addSub[0] B=N_750 C=when_CsrPlugin_l1180 D=decode_to_execute_ALU_CTRL[1] Z=decode_to_execute_ALU_CTRL_RNIIHMA5
.cname decode_to_execute_ALU_CTRL_RNIIHMA5_cZ[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31463.8-31469.2"
.param INIT "0xCCCA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK Q=decode_to_execute_ALU_CTRL[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39579.11-39585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz__zz_decode_IS_RS2_SIGNED_121 Q=decode_to_execute_ALU_CTRL[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ALU_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39587.11-39593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_2 Q=decode_to_execute_BRANCH_CTRL_mod_Q SP=execute_arbitration_isStuck_i
.cname decode_to_execute_BRANCH_CTRL_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39563.11-39569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un10__zz__zz_decode_IS_RS2_SIGNED_10_i Q=dsp_split_kb_11 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_BRANCH_CTRL_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39571.11-39577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un4__zz__zz_decode_IS_RS2_SIGNED_77_i Q=decode_to_execute_BYPASSABLE_EXECUTE_STAGE SP=execute_arbitration_isStuck_i
.cname decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39555.11-39561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un4__zz__zz_decode_IS_RS2_SIGNED_64_i Q=decode_to_execute_BYPASSABLE_MEMORY_STAGE SP=execute_arbitration_isStuck_i
.cname decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39547.11-39553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un11_decode_CSR_WRITE_OPCODE_i Q=decode_to_execute_CSR_WRITE_OPCODE SP=execute_arbitration_isStuck_i
.cname decode_to_execute_CSR_WRITE_OPCODE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39539.11-39545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4 Q=decode_to_execute_ENV_CTRL[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ENV_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39523.11-39529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_22 Q=decode_to_execute_ENV_CTRL[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_ENV_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39531.11-39537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[5] Q=decode_to_execute_MEMORY_WR SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39395.11-39401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[1] Q=dsp_join_kb_9 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_1_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39347.11-39353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[1] Q=dsp_join_kb_9_5_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_1_mod_1_rep1
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39363.11-39369.2"
.subckt LUT4 A=N_1135 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep1 Z=_zz_execute_SRC2_5[14]
.cname decode_to_execute_INSTRUCTION_0_1_mod_1_rep1_RNIG4281
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44732.8-44738.2"
.param INIT "0xBE82"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[1] Q=dsp_join_kb_9_5_rep2 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_1_mod_1_rep2
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39339.11-39345.2"
.subckt LUT4 A=N_1149 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[28]
.cname decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIBTGT
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44748.8-44754.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1139 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9_5_rep2 Z=_zz_execute_SRC2_5[18]
.cname decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIM9281
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44740.8-44746.2"
.param INIT "0xBE82"
.subckt LUT4 A=N_1152 B=decode_to_execute_SRC2_CTRL[0] C=decode_to_execute_SRC2_CTRL[1] D=dsp_join_kb_9 Z=_zz_execute_SRC2_5[31]
.cname decode_to_execute_INSTRUCTION_0_1_mod_RNIMPM01[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44756.8-44762.2"
.param INIT "0xBE82"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[1] Q=dsp_join_kb_9_fast SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_1_mod_fast[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39355.11-39361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_3[0] Q=decode_to_execute_INSTRUCTION_0_mod_Q[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39307.11-39313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_3[1] Q=decode_to_execute_INSTRUCTION_0_mod_Q[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39315.11-39321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[0] Q=decode_to_execute_INSTRUCTION_0_mod_0_Q SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39299.11-39305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_4[0] Q=decode_to_execute_INSTRUCTION_0_mod_0_fast SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod_0_fast_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39331.11-39337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5_4[0] Q=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39283.11-39289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5_4[1] Q=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39291.11-39297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_5_4[2] Q=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_0_mod_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39323.11-39329.2"
.subckt LUT4 A=decode_to_execute_INSTRUCTION_13_rep1 B=dataCache_1_io_cpu_execute_refilling C=_zz_dBus_rsp_valid D=GND_0 Z=N_7
.cname decode_to_execute_INSTRUCTION_13_rep1_RNI0KKN
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31220.8-31226.2"
.param INIT "0xEAEA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Q=decode_to_execute_INSTRUCTION_13_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_13_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39275.11-39281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Q=decode_to_execute_INSTRUCTION_fast[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_fast_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39259.11-39265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] Q=decode_to_execute_INSTRUCTION_fast[20] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_fast_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39267.11-39273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6_2[0] Q=decode_to_execute_INSTRUCTION_mod_Q[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39219.11-39225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6_2[1] Q=decode_to_execute_INSTRUCTION_mod_Q[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39243.11-39249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_6_2[2] Q=decode_to_execute_INSTRUCTION_mod_Q[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39251.11-39257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[0] Q=decode_to_execute_INSTRUCTION[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39227.11-39233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5] Q=decode_to_execute_INSTRUCTION[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39411.11-39417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6] Q=decode_to_execute_INSTRUCTION[14] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39419.11-39425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] Q=decode_to_execute_INSTRUCTION[15] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39427.11-39433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] Q=decode_to_execute_INSTRUCTION[16] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39435.11-39441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] Q=decode_to_execute_INSTRUCTION[17] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39443.11-39449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] Q=decode_to_execute_INSTRUCTION[18] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39451.11-39457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] Q=decode_to_execute_INSTRUCTION[19] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39459.11-39465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[1] Q=decode_to_execute_INSTRUCTION[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39235.11-39241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] Q=decode_to_execute_INSTRUCTION[20] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39467.11-39473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[4] Q=decode_to_execute_INSTRUCTION[25] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39475.11-39481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[5] Q=decode_to_execute_INSTRUCTION[26] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39483.11-39489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[6] Q=decode_to_execute_INSTRUCTION[27] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39491.11-39497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[7] Q=decode_to_execute_INSTRUCTION[28] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39499.11-39505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[8] Q=decode_to_execute_INSTRUCTION[29] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39507.11-39513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[2] Q=decode_to_execute_INSTRUCTION[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39371.11-39377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_18[9] Q=decode_to_execute_INSTRUCTION[30] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39515.11-39521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[3] Q=decode_to_execute_INSTRUCTION[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39379.11-39385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[4] Q=decode_to_execute_INSTRUCTION[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39387.11-39393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_cache_io_cpu_decode_data[6] Q=decode_to_execute_INSTRUCTION[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_INSTRUCTION_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39403.11-39409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un4__zz__zz_decode_IS_RS2_SIGNED_7_i Q=decode_to_execute_IS_CSR SP=execute_arbitration_isStuck_i
.cname decode_to_execute_IS_CSR_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39211.11-39217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_31 Q=decode_to_execute_IS_DIV SP=execute_arbitration_isStuck_i
.cname decode_to_execute_IS_DIV_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39203.11-39209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 Q=decode_to_execute_IS_MUL SP=execute_arbitration_isStuck_i
.cname decode_to_execute_IS_MUL_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39195.11-39201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_i Q=decode_to_execute_IS_RS1_SIGNED SP=execute_arbitration_isStuck_i
.cname decode_to_execute_IS_RS1_SIGNED_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39187.11-39193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_RNIRT34 Q=decode_to_execute_MEMORY_ENABLE SP=execute_arbitration_isStuck_i
.cname decode_to_execute_MEMORY_ENABLE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39179.11-39185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1__zz__zz_decode_IS_RS2_SIGNED_44 Q=decode_to_execute_MEMORY_MANAGMENT SP=execute_arbitration_isStuck_i
.cname decode_to_execute_MEMORY_MANAGMENT_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39171.11-39177.2"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod[9] B=decode_to_execute_SRC2_CTRL[1] C=dsp_join_kb_14[15] D=GND_0 Z=N_1152
.cname decode_to_execute_PC_0_0_mod_RNI373N[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45149.8-45155.2"
.param INIT "0xB8B8"
.subckt LUT4 A=decode_to_execute_PC_0_0_mod[6] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[2] D=GND_0 Z=N_1139
.cname decode_to_execute_PC_0_0_mod_RNI4R441[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45165.8-45171.2"
.param INIT "0xB8B8"
.subckt LUT4 A=N_731 B=decode_to_execute_PC_0_0_mod[5] C=decode_to_execute_SRC2_CTRL_1_rep2 D=GND_0 Z=N_1135
.cname decode_to_execute_PC_0_0_mod_RNIVL441[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45173.8-45179.2"
.param INIT "0xCACA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[0] Q=decode_to_execute_PC_0_0_mod[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39091.11-39097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[1] Q=decode_to_execute_PC_0_0_mod[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39099.11-39105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[2] Q=decode_to_execute_PC_0_0_mod[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39107.11-39113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[3] Q=decode_to_execute_PC_0_0_mod[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39115.11-39121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[4] Q=decode_to_execute_PC_0_0_mod[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39123.11-39129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[5] Q=decode_to_execute_PC_0_0_mod[5] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39131.11-39137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[6] Q=decode_to_execute_PC_0_0_mod[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39139.11-39145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[7] Q=decode_to_execute_PC_0_0_mod[7] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39147.11-39153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[8] Q=decode_to_execute_PC_0_0_mod[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39155.11-39161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_8[9] Q=decode_to_execute_PC_0_0_mod[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_0_mod_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39163.11-39169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[18] Q=decode_to_execute_PC_0_mod_0 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_0_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39083.11-39089.2"
.subckt LUT4 A=decode_to_execute_PC_mod[17] B=decode_to_execute_SRC2_CTRL_1_rep2 C=dsp_join_kb_14[12] D=GND_0 Z=N_1149
.cname decode_to_execute_PC_mod_RNIPEJP[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45157.8-45163.2"
.param INIT "0xB8B8"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[0] Q=decode_to_execute_PC_mod[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38931.11-38937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[10] Q=decode_to_execute_PC_mod[10] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39011.11-39017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[11] Q=decode_to_execute_PC_mod[11] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39019.11-39025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[12] Q=decode_to_execute_PC_mod[12] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39027.11-39033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[13] Q=decode_to_execute_PC_mod[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39035.11-39041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[14] Q=decode_to_execute_PC_mod[14] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39043.11-39049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[15] Q=decode_to_execute_PC_mod[15] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39051.11-39057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[16] Q=decode_to_execute_PC_mod[16] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39059.11-39065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[17] Q=decode_to_execute_PC_mod[17] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39067.11-39073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[19] Q=decode_to_execute_PC_mod[19] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39075.11-39081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[1] Q=decode_to_execute_PC_mod[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38939.11-38945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[2] Q=decode_to_execute_PC_mod[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38947.11-38953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[3] Q=decode_to_execute_PC_mod[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38955.11-38961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[4] Q=decode_to_execute_PC_mod[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38963.11-38969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[5] Q=decode_to_execute_PC_mod[5] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38971.11-38977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[6] Q=decode_to_execute_PC_mod[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38979.11-38985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[7] Q=decode_to_execute_PC_mod[7] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38987.11-38993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[8] Q=decode_to_execute_PC_mod[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38995.11-39001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_join_kb_7[9] Q=decode_to_execute_PC_mod[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PC_mod_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:39003.11-39009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=IBusCachedPlugin_decodePrediction_cmd_hadBranch Q=decode_to_execute_PREDICTION_HAD_BRANCHED2 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_PREDICTION_HAD_BRANCHED2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38923.11-38929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_4059_i Q=decode_to_execute_REGFILE_WRITE_VALID SP=execute_arbitration_isStuck_i
.cname decode_to_execute_REGFILE_WRITE_VALID_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38915.11-38921.2"
.subckt WIDEFN9 A0=N_750 A1=decode_to_execute_ALU_CTRL[0] B0=decode_RS1_0_sqmuxa_2 B1=execute_SrcPlugin_addSub[0] C0=decode_RS1_m2[0] C1=execute_SrcPlugin_less D0=GND_0 D1=GND_0 SEL=decode_to_execute_RS1_RNO_1 Z=decode_RS1[0]
.cname decode_to_execute_RS1_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32654.11-32665.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xe4e4"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[10] A1=N_760 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[10] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[10] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[10]
.cname decode_to_execute_RS1_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32984.11-32995.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[11] A1=N_761 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[11] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[11] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[11]
.cname decode_to_execute_RS1_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32954.11-32965.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[12] A1=N_762 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[12] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[12] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[12]
.cname decode_to_execute_RS1_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32924.11-32935.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[13] A1=N_763 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[13] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[13] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[13]
.cname decode_to_execute_RS1_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32894.11-32905.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[14] A1=N_764 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[14] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[14] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[14]
.cname decode_to_execute_RS1_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32864.11-32875.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[15] A1=N_765 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[15] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[15] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[15]
.cname decode_to_execute_RS1_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32834.11-32845.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[16] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[16] D=GND_0 Z=decode_RS1[16]
.cname decode_to_execute_RS1_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43334.8-43340.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[17] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[17] D=GND_0 Z=decode_RS1[17]
.cname decode_to_execute_RS1_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43350.8-43356.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[18] A1=N_768 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[18] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[18] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[18]
.cname decode_to_execute_RS1_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32804.11-32815.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[19] A1=N_769 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[19] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[19] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[19]
.cname decode_to_execute_RS1_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32774.11-32785.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[1] A1=N_751 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[1] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[1] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[1]
.cname decode_to_execute_RS1_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32414.11-32425.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[20] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[20] D=GND_0 Z=decode_RS1[20]
.cname decode_to_execute_RS1_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43374.8-43380.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[21] A1=N_771 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[21] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[21] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[21]
.cname decode_to_execute_RS1_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32744.11-32755.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[22] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[22] D=GND_0 Z=decode_RS1[22]
.cname decode_to_execute_RS1_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43390.8-43396.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[23] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[23] D=GND_0 Z=decode_RS1[23]
.cname decode_to_execute_RS1_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43406.8-43412.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[24] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[24] D=GND_0 Z=decode_RS1[24]
.cname decode_to_execute_RS1_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43422.8-43428.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[25] A1=N_775 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[25] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[25] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[25]
.cname decode_to_execute_RS1_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32714.11-32725.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[26] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[26] D=GND_0 Z=decode_RS1[26]
.cname decode_to_execute_RS1_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43430.8-43436.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[27] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[27] D=GND_0 Z=decode_RS1[27]
.cname decode_to_execute_RS1_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43446.8-43452.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[28] A1=N_778 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[28] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[28] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[28]
.cname decode_to_execute_RS1_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32669.11-32680.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[29] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[29] D=GND_0 Z=decode_RS1[29]
.cname decode_to_execute_RS1_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43462.8-43468.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[2] A1=N_752 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[2] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[2] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[2]
.cname decode_to_execute_RS1_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32429.11-32440.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[30] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[30] D=GND_0 Z=decode_RS1[30]
.cname decode_to_execute_RS1_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43478.8-43484.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[31] B=decode_RS1_0_sqmuxa_2 C=decode_RS1_m2[31] D=GND_0 Z=decode_RS1[31]
.cname decode_to_execute_RS1_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43494.8-43500.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[3] A1=N_753 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[3] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[3] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[3]
.cname decode_to_execute_RS1_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32474.11-32485.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[4] A1=N_754 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[4] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[4] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[4]
.cname decode_to_execute_RS1_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32384.11-32395.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[5] A1=N_755 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[5] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[5] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[5]
.cname decode_to_execute_RS1_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32354.11-32365.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[6] A1=N_756 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[6] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[6] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[6]
.cname decode_to_execute_RS1_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32339.11-32350.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[7] A1=N_757 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[7] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[7] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[7]
.cname decode_to_execute_RS1_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32324.11-32335.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[8] A1=N_758 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[8] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[8] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[8]
.cname decode_to_execute_RS1_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33044.11-33055.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[9] A1=N_759 B0=decode_RS1_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS1_m1[9] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[9] SEL=decode_RS1_0_sqmuxa_2 Z=decode_RS1[9]
.cname decode_to_execute_RS1_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33014.11-33025.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[0] A1=_zz_decode_RS2_1_0_iv_0[0] B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_0_sqmuxa C0=decode_RS1_m0[0] C1=execute_to_memory_REGFILE_WRITE_DATA_m D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT[31] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[0]
.cname decode_to_execute_RS1_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31769.11-31780.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xfefa"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[10] A1=N_864 B0=_zz_RegFilePlugin_regFile_port0[10] B1=N_931 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[10]
.cname decode_to_execute_RS1_RNO_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32234.11-32245.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_2[11] B=decode_RS1_0_sqmuxa C=decode_RS1_m0[11] D=GND_0 Z=decode_RS1_m1[11]
.cname decode_to_execute_RS1_RNO_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43848.8-43854.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[12] A1=N_866 B0=_zz_RegFilePlugin_regFile_port0[12] B1=N_933 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[12]
.cname decode_to_execute_RS1_RNO_0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32189.11-32200.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[13] A1=N_867 B0=_zz_RegFilePlugin_regFile_port0[13] B1=N_934 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[13]
.cname decode_to_execute_RS1_RNO_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32159.11-32170.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[14] A1=N_868 B0=_zz_RegFilePlugin_regFile_port0[14] B1=N_935 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[14]
.cname decode_to_execute_RS1_RNO_0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32129.11-32140.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[15] A1=N_869 B0=_zz_RegFilePlugin_regFile_port0[15] B1=N_936 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[15]
.cname decode_to_execute_RS1_RNO_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32099.11-32110.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[16] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[16] C0=decode_RS1_m0[16] C1=execute_to_memory_REGFILE_WRITE_DATA[16] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[15] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[16]
.cname decode_to_execute_RS1_RNO_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32639.11-32650.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[17] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[17] C0=decode_RS1_m0[17] C1=execute_to_memory_REGFILE_WRITE_DATA[17] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[14] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[17]
.cname decode_to_execute_RS1_RNO_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32609.11-32620.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[18] A1=N_872 B0=_zz_RegFilePlugin_regFile_port0[18] B1=N_939 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[18]
.cname decode_to_execute_RS1_RNO_0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32084.11-32095.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[19] A1=N_873 B0=_zz_RegFilePlugin_regFile_port0[19] B1=N_940 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[19]
.cname decode_to_execute_RS1_RNO_0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32054.11-32065.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[1] A1=N_855 B0=_zz_RegFilePlugin_regFile_port0[1] B1=N_888 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[1]
.cname decode_to_execute_RS1_RNO_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31694.11-31705.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[20] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[20] C0=decode_RS1_m0[20] C1=execute_to_memory_REGFILE_WRITE_DATA[20] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[11] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[20]
.cname decode_to_execute_RS1_RNO_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32564.11-32575.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[21] A1=N_875 B0=_zz_RegFilePlugin_regFile_port0[21] B1=N_942 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[21]
.cname decode_to_execute_RS1_RNO_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32024.11-32035.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[22] B=decode_RS1_0_sqmuxa_1 C=decode_RS1_m1[22] D=GND_0 Z=decode_RS1_m2[22]
.cname decode_to_execute_RS1_RNO_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43654.8-43660.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2_1[23] B=decode_RS1_0_sqmuxa_1 C=decode_RS1_m1[23] D=GND_0 Z=decode_RS1_m2[23]
.cname decode_to_execute_RS1_RNO_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43670.8-43676.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[24] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[24] C0=decode_RS1_m0[24] C1=execute_to_memory_REGFILE_WRITE_DATA[24] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[7] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[24]
.cname decode_to_execute_RS1_RNO_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32534.11-32545.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[25] A1=N_879 B0=_zz_RegFilePlugin_regFile_port0[25] B1=N_946 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[25]
.cname decode_to_execute_RS1_RNO_0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31934.11-31945.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[26] A1=_zz_decode_RS2_1_0_iv_0[26] B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_2_sqmuxa C0=decode_RS1_m0[26] C1=execute_to_memory_REGFILE_WRITE_DATA[26] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[5] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[26]
.cname decode_to_execute_RS1_RNO_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32519.11-32530.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffea"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[27] A1=_zz_decode_RS2_1_0_iv_0[27] B0=decode_RS1_0_sqmuxa B1=_zz_decode_RS2_1_2_sqmuxa C0=decode_RS1_m0[27] C1=execute_to_memory_REGFILE_WRITE_DATA[27] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[4] SEL=decode_RS1_0_sqmuxa_1 Z=decode_RS1_m2[27]
.cname decode_to_execute_RS1_RNO_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32489.11-32500.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffea"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[28] A1=N_882 B0=_zz_RegFilePlugin_regFile_port0[28] B1=N_949 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[28]
.cname decode_to_execute_RS1_RNO_0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31889.11-31900.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[29] B=decode_RS1_0_sqmuxa_1 C=decode_RS1_m1[29] D=GND_0 Z=decode_RS1_m2[29]
.cname decode_to_execute_RS1_RNO_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43686.8-43692.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[2] A1=N_856 B0=_zz_RegFilePlugin_regFile_port0[2] B1=N_889 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[2]
.cname decode_to_execute_RS1_RNO_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31724.11-31735.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[30] B=decode_RS1_0_sqmuxa_1 C=decode_RS1_m1[30] D=GND_0 Z=decode_RS1_m2[30]
.cname decode_to_execute_RS1_RNO_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43702.8-43708.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2_1[31] B=decode_RS1_0_sqmuxa_1 C=decode_RS1_m1[31] D=GND_0 Z=decode_RS1_m2[31]
.cname decode_to_execute_RS1_RNO_0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43718.8-43724.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[3] A1=N_857 B0=_zz_RegFilePlugin_regFile_port0[3] B1=N_890 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[3]
.cname decode_to_execute_RS1_RNO_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31679.11-31690.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[4] A1=N_858 B0=_zz_RegFilePlugin_regFile_port0[4] B1=N_4151_mux C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[4]
.cname decode_to_execute_RS1_RNO_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31649.11-31660.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[5] A1=N_859 B0=_zz_RegFilePlugin_regFile_port0[5] B1=N_892 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[5]
.cname decode_to_execute_RS1_RNO_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31619.11-31630.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[6] A1=N_860 B0=_zz_RegFilePlugin_regFile_port0[6] B1=N_893 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[6]
.cname decode_to_execute_RS1_RNO_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31589.11-31600.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[7] A1=N_861 B0=_zz_RegFilePlugin_regFile_port0[7] B1=N_894 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[7]
.cname decode_to_execute_RS1_RNO_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31574.11-31585.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[8] A1=N_862 B0=_zz_RegFilePlugin_regFile_port0[8] B1=N_929 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[8]
.cname decode_to_execute_RS1_RNO_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32294.11-32305.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[9] A1=N_863 B0=_zz_RegFilePlugin_regFile_port0[9] B1=N_930 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[9]
.cname decode_to_execute_RS1_RNO_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32264.11-32275.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[11] B=_zz_RegFilePlugin_regFile_port0[11] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[11]
.cname decode_to_execute_RS1_RNO_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44451.8-44457.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[16] B=_zz_RegFilePlugin_regFile_port0[16] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[16]
.cname decode_to_execute_RS1_RNO_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44435.8-44441.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[17] B=_zz_RegFilePlugin_regFile_port0[17] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[17]
.cname decode_to_execute_RS1_RNO_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44419.8-44425.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[20] B=_zz_RegFilePlugin_regFile_port0[20] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[20]
.cname decode_to_execute_RS1_RNO_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44395.8-44401.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[22] A1=N_876 B0=_zz_RegFilePlugin_regFile_port0[22] B1=N_943 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[22]
.cname decode_to_execute_RS1_RNO_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31994.11-32005.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[23] A1=N_877 B0=_zz_RegFilePlugin_regFile_port0[23] B1=N_944 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[23]
.cname decode_to_execute_RS1_RNO_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31964.11-31975.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[24] B=_zz_RegFilePlugin_regFile_port0[24] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[24]
.cname decode_to_execute_RS1_RNO_1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44379.8-44385.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[26] B=_zz_RegFilePlugin_regFile_port0[26] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[26]
.cname decode_to_execute_RS1_RNO_1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44371.8-44377.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[27] B=_zz_RegFilePlugin_regFile_port0[27] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[27]
.cname decode_to_execute_RS1_RNO_1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44363.8-44369.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[29] A1=N_883 B0=_zz_RegFilePlugin_regFile_port0[29] B1=N_950 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[29]
.cname decode_to_execute_RS1_RNO_1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31859.11-31870.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[30] A1=N_884 B0=_zz_RegFilePlugin_regFile_port0[30] B1=N_951 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[30]
.cname decode_to_execute_RS1_RNO_1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31829.11-31840.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[31] A1=N_885 B0=_zz_RegFilePlugin_regFile_port0[31] B1=N_952 C0=decode_RS1_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS1_0_sqmuxa Z=decode_RS1_m1[31]
.cname decode_to_execute_RS1_RNO_1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31799.11-31810.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_sn_N_5 B=when_HazardSimplePlugin_l57_2 C=when_HazardSimplePlugin_l48_2_NE D=decode_to_execute_BYPASSABLE_EXECUTE_STAGE Z=decode_to_execute_RS1_RNO_1
.cname decode_to_execute_RS1_RNO_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31445.8-31451.2"
.param INIT "0x0800"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[0] B=_zz_RegFilePlugin_regFile_port0[0] C=decode_RS1_0_sqmuxa_3 D=GND_0 Z=decode_RS1_m0[0]
.cname decode_to_execute_RS1_RNO_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44475.8-44481.2"
.param INIT "0xACAC"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[0] Q=N_185 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38659.11-38665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[10] Q=dsp_join_kb_12[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38739.11-38745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[11] Q=dsp_join_kb_12[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38747.11-38753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[12] Q=dsp_join_kb_12[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38755.11-38761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[13] Q=dsp_join_kb_11[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38763.11-38769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[14] Q=dsp_join_kb_12[5] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38771.11-38777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[15] Q=dsp_join_kb_11[7] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38779.11-38785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[16] Q=dsp_join_kb_11[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38787.11-38793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[17] Q=dsp_join_kb_11[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38795.11-38801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[18] Q=dsp_join_kb_12[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38803.11-38809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[19] Q=dsp_join_kb_11[10] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38811.11-38817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[1] Q=execute_RS1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38667.11-38673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[20] Q=dsp_join_kb_12[7] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38819.11-38825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[21] Q=dsp_join_kb_11[11] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38827.11-38833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[22] Q=dsp_join_kb_11[12] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38835.11-38841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[23] Q=dsp_join_kb_11[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38843.11-38849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[24] Q=dsp_join_kb_11[14] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38851.11-38857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[25] Q=dsp_join_kb_12[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38859.11-38865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[26] Q=dsp_join_kb_11[15] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38867.11-38873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[27] Q=dsp_join_kb_11[16] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38875.11-38881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[28] Q=dsp_join_kb_11[17] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38883.11-38889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[29] Q=dsp_join_kb_11[18] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38891.11-38897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[2] Q=dsp_join_kb_12[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38675.11-38681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[30] Q=dsp_join_kb_11[19] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38899.11-38905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[31] Q=dsp_join_kb_12[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38907.11-38913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[3] Q=dsp_join_kb_11[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38683.11-38689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[4] Q=dsp_join_kb_11[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38691.11-38697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[5] Q=dsp_join_kb_11[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38699.11-38705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[6] Q=dsp_join_kb_11[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38707.11-38713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[7] Q=dsp_join_kb_11[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38715.11-38721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[8] Q=dsp_join_kb_11[5] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38723.11-38729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS1[9] Q=dsp_join_kb_12[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS1_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38731.11-38737.2"
.subckt LUT4 A=_zz_decode_RS2[0] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_rn_0 D=GND_0 Z=decode_RS2[0]
.cname decode_to_execute_RS2_RNO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45653.8-45659.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[10] A1=N_760 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[10] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[10] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[10]
.cname decode_to_execute_RS2_RNO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32999.11-33010.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[11] A1=N_761 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[11] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[11] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[11]
.cname decode_to_execute_RS2_RNO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32969.11-32980.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[12] A1=N_762 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[12] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[12] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[12]
.cname decode_to_execute_RS2_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32939.11-32950.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[13] A1=N_763 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[13] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[13] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[13]
.cname decode_to_execute_RS2_RNO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32909.11-32920.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[14] A1=N_764 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[14] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[14] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[14]
.cname decode_to_execute_RS2_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32879.11-32890.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[15] A1=N_765 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[15] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[15] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[15]
.cname decode_to_execute_RS2_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32849.11-32860.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[16] A1=N_766 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[16] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[16] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[16]
.cname decode_to_execute_RS2_RNO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32819.11-32830.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[17] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[17] D=GND_0 Z=decode_RS2[17]
.cname decode_to_execute_RS2_RNO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43342.8-43348.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[18] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[18] D=GND_0 Z=decode_RS2[18]
.cname decode_to_execute_RS2_RNO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43358.8-43364.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[19] A1=N_769 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[19] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[19] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[19]
.cname decode_to_execute_RS2_RNO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32789.11-32800.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[1] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[1] D=GND_0 Z=decode_RS2[1]
.cname decode_to_execute_RS2_RNO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43797.8-43803.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[20] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[20] D=GND_0 Z=decode_RS2[20]
.cname decode_to_execute_RS2_RNO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43366.8-43372.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[21] A1=N_771 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[21] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[21] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[21]
.cname decode_to_execute_RS2_RNO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32759.11-32770.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[22] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[22] D=GND_0 Z=decode_RS2[22]
.cname decode_to_execute_RS2_RNO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43382.8-43388.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[23] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[23] D=GND_0 Z=decode_RS2[23]
.cname decode_to_execute_RS2_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43398.8-43404.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[24] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[24] D=GND_0 Z=decode_RS2[24]
.cname decode_to_execute_RS2_RNO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43414.8-43420.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[25] A1=N_775 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[25] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[25] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[25]
.cname decode_to_execute_RS2_RNO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32729.11-32740.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[26] A1=N_776 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[26] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[26] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[26]
.cname decode_to_execute_RS2_RNO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32699.11-32710.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[27] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[27] D=GND_0 Z=decode_RS2[27]
.cname decode_to_execute_RS2_RNO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43438.8-43444.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[28] A1=N_778 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[28] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[28] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[28]
.cname decode_to_execute_RS2_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32684.11-32695.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[29] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[29] D=GND_0 Z=decode_RS2[29]
.cname decode_to_execute_RS2_RNO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43454.8-43460.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[2] A1=N_752 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[2] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[2] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[2]
.cname decode_to_execute_RS2_RNO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32444.11-32455.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[30] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[30] D=GND_0 Z=decode_RS2[30]
.cname decode_to_execute_RS2_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43470.8-43476.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[31] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[31] D=GND_0 Z=decode_RS2[31]
.cname decode_to_execute_RS2_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43486.8-43492.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[3] A1=N_753 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[3] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[3] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[3]
.cname decode_to_execute_RS2_RNO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32459.11-32470.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[4] A1=N_754 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[4] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[4] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[4]
.cname decode_to_execute_RS2_RNO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32399.11-32410.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[5] A1=N_755 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[5] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[5] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[5]
.cname decode_to_execute_RS2_RNO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32369.11-32380.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=_zz_decode_RS2[6] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[6] D=GND_0 Z=decode_RS2[6]
.cname decode_to_execute_RS2_RNO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43805.8-43811.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2[7] B=decode_RS2_0_sqmuxa_2 C=decode_RS2_m2[7] D=GND_0 Z=decode_RS2[7]
.cname decode_to_execute_RS2_RNO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43813.8-43819.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[8] A1=N_758 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[8] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[8] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[8]
.cname decode_to_execute_RS2_RNO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33059.11-33070.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt WIDEFN9 A0=_zz_decode_RS2_1[9] A1=N_759 B0=decode_RS2_0_sqmuxa_1 B1=_zz_decode_RS2_sn_N_5 C0=decode_RS2_m1[9] C1=decode_to_execute_ALU_CTRL[0] D0=GND_0 D1=execute_SrcPlugin_addSub[9] SEL=decode_RS2_0_sqmuxa_2 Z=decode_RS2[9]
.cname decode_to_execute_RS2_RNO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33029.11-33040.2"
.param INIT0 "0xb8b8"
.param INIT1 "0x2e22"
.subckt LUT4 A=decode_to_execute_RS2_RNO_1 B=decode_to_execute_RS2_RNO_2 C=decode_RS2_0_sqmuxa_1 D=GND_0 Z=decode_RS2_rn_0
.cname decode_to_execute_RS2_RNO_0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45645.8-45651.2"
.param INIT "0xCACA"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[10] A1=N_864 B0=_zz_RegFilePlugin_regFile_port1[10] B1=N_931 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[10]
.cname decode_to_execute_RS2_RNO_0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32249.11-32260.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[11] A1=N_865 B0=_zz_RegFilePlugin_regFile_port1[11] B1=N_932 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[11]
.cname decode_to_execute_RS2_RNO_0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32219.11-32230.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[12] A1=N_866 B0=_zz_RegFilePlugin_regFile_port1[12] B1=N_933 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[12]
.cname decode_to_execute_RS2_RNO_0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32204.11-32215.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[13] A1=N_867 B0=_zz_RegFilePlugin_regFile_port1[13] B1=N_934 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[13]
.cname decode_to_execute_RS2_RNO_0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32174.11-32185.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[14] A1=N_868 B0=_zz_RegFilePlugin_regFile_port1[14] B1=N_935 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[14]
.cname decode_to_execute_RS2_RNO_0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32144.11-32155.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[15] A1=N_869 B0=_zz_RegFilePlugin_regFile_port1[15] B1=N_936 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[15]
.cname decode_to_execute_RS2_RNO_0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32114.11-32125.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_2[16] B=decode_RS2_0_sqmuxa C=decode_RS2_m0[16] D=GND_0 Z=decode_RS2_m1[16]
.cname decode_to_execute_RS2_RNO_0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43856.8-43862.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[17] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[17] C0=decode_RS2_m0[17] C1=execute_to_memory_REGFILE_WRITE_DATA[17] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[14] SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[17]
.cname decode_to_execute_RS2_RNO_0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32624.11-32635.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[18] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[18] C0=decode_RS2_m0[18] C1=execute_to_memory_REGFILE_WRITE_DATA[18] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[13] SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[18]
.cname decode_to_execute_RS2_RNO_0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32594.11-32605.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[19] A1=N_873 B0=_zz_RegFilePlugin_regFile_port1[19] B1=N_940 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[19]
.cname decode_to_execute_RS2_RNO_0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32069.11-32080.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[1] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[1] D=GND_0 Z=decode_RS2_m2[1]
.cname decode_to_execute_RS2_RNO_0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43908.8-43914.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[20] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[20] C0=decode_RS2_m0[20] C1=execute_to_memory_REGFILE_WRITE_DATA[20] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[11] SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[20]
.cname decode_to_execute_RS2_RNO_0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32579.11-32590.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[21] A1=N_875 B0=_zz_RegFilePlugin_regFile_port1[21] B1=N_942 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[21]
.cname decode_to_execute_RS2_RNO_0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32039.11-32050.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[22] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[22] D=GND_0 Z=decode_RS2_m2[22]
.cname decode_to_execute_RS2_RNO_0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43646.8-43652.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2_1[23] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[23] D=GND_0 Z=decode_RS2_m2[23]
.cname decode_to_execute_RS2_RNO_0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43662.8-43668.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[24] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_0[24] C0=decode_RS2_m0[24] C1=execute_to_memory_REGFILE_WRITE_DATA[24] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[7] SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[24]
.cname decode_to_execute_RS2_RNO_0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32549.11-32560.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[25] A1=N_879 B0=_zz_RegFilePlugin_regFile_port1[25] B1=N_946 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[25]
.cname decode_to_execute_RS2_RNO_0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31949.11-31960.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[26] A1=N_880 B0=_zz_RegFilePlugin_regFile_port1[26] B1=N_947 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[26]
.cname decode_to_execute_RS2_RNO_0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31919.11-31930.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[27] A1=_zz_decode_RS2_1_0_iv_0[27] B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_2_sqmuxa C0=decode_RS2_m0[27] C1=execute_to_memory_REGFILE_WRITE_DATA[27] D0=GND_0 D1=execute_to_memory_SHIFT_RIGHT_m_0[4] SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[27]
.cname decode_to_execute_RS2_RNO_0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32504.11-32515.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xffea"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[28] A1=N_882 B0=_zz_RegFilePlugin_regFile_port1[28] B1=N_949 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[28]
.cname decode_to_execute_RS2_RNO_0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31904.11-31915.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[29] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[29] D=GND_0 Z=decode_RS2_m2[29]
.cname decode_to_execute_RS2_RNO_0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43678.8-43684.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[2] A1=N_856 B0=_zz_RegFilePlugin_regFile_port1[2] B1=N_889 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[2]
.cname decode_to_execute_RS2_RNO_0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31739.11-31750.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[30] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[30] D=GND_0 Z=decode_RS2_m2[30]
.cname decode_to_execute_RS2_RNO_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43694.8-43700.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2_1[31] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[31] D=GND_0 Z=decode_RS2_m2[31]
.cname decode_to_execute_RS2_RNO_0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43710.8-43716.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[3] A1=N_857 B0=_zz_RegFilePlugin_regFile_port1[3] B1=N_890 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[3]
.cname decode_to_execute_RS2_RNO_0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31754.11-31765.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[4] A1=N_858 B0=_zz_RegFilePlugin_regFile_port1[4] B1=N_4151_mux C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[4]
.cname decode_to_execute_RS2_RNO_0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31664.11-31675.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[5] A1=N_859 B0=_zz_RegFilePlugin_regFile_port1[5] B1=N_892 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[5]
.cname decode_to_execute_RS2_RNO_0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31634.11-31645.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=_zz_decode_RS2_1[6] B=decode_RS2_0_sqmuxa_1 C=decode_RS2_m1[6] D=GND_0 Z=decode_RS2_m2[6]
.cname decode_to_execute_RS2_RNO_0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43916.8-43922.2"
.param INIT "0xB8B8"
.subckt WIDEFN9 A0=_zz_decode_RS2_2[7] A1=_zz_decode_RS2_1_2_sqmuxa B0=decode_RS2_0_sqmuxa B1=_zz_decode_RS2_1_0_iv_1 C0=decode_RS2_m0[7] C1=execute_to_memory_REGFILE_WRITE_DATA[7] D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa_1 Z=decode_RS2_m2[7]
.cname decode_to_execute_RS2_RNO_0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31784.11-31795.2"
.param INIT0 "0xb8b8"
.param INIT1 "0xecec"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[8] A1=N_862 B0=_zz_RegFilePlugin_regFile_port1[8] B1=N_929 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[8]
.cname decode_to_execute_RS2_RNO_0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32309.11-32320.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[9] A1=N_863 B0=_zz_RegFilePlugin_regFile_port1[9] B1=N_930 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[9]
.cname decode_to_execute_RS2_RNO_0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32279.11-32290.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[16] B=_zz_RegFilePlugin_regFile_port1[16] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[16]
.cname decode_to_execute_RS2_RNO_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44443.8-44449.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[17] B=_zz_RegFilePlugin_regFile_port1[17] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[17]
.cname decode_to_execute_RS2_RNO_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44427.8-44433.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[18] B=_zz_RegFilePlugin_regFile_port1[18] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[18]
.cname decode_to_execute_RS2_RNO_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44411.8-44417.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[1] A1=N_855 B0=_zz_RegFilePlugin_regFile_port1[1] B1=N_888 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[1]
.cname decode_to_execute_RS2_RNO_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31709.11-31720.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[20] B=_zz_RegFilePlugin_regFile_port1[20] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[20]
.cname decode_to_execute_RS2_RNO_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44403.8-44409.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[22] A1=N_876 B0=_zz_RegFilePlugin_regFile_port1[22] B1=N_943 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[22]
.cname decode_to_execute_RS2_RNO_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:32009.11-32020.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[23] A1=N_877 B0=_zz_RegFilePlugin_regFile_port1[23] B1=N_944 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[23]
.cname decode_to_execute_RS2_RNO_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31979.11-31990.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[24] B=_zz_RegFilePlugin_regFile_port1[24] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[24]
.cname decode_to_execute_RS2_RNO_1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44387.8-44393.2"
.param INIT "0xACAC"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[27] B=_zz_RegFilePlugin_regFile_port1[27] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[27]
.cname decode_to_execute_RS2_RNO_1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44355.8-44361.2"
.param INIT "0xACAC"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[29] A1=N_883 B0=_zz_RegFilePlugin_regFile_port1[29] B1=N_950 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[29]
.cname decode_to_execute_RS2_RNO_1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31874.11-31885.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[30] A1=N_884 B0=_zz_RegFilePlugin_regFile_port1[30] B1=N_951 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[30]
.cname decode_to_execute_RS2_RNO_1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31844.11-31855.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[31] A1=N_885 B0=_zz_RegFilePlugin_regFile_port1[31] B1=N_952 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[31]
.cname decode_to_execute_RS2_RNO_1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31814.11-31825.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt WIDEFN9 A0=HazardSimplePlugin_writeBackBuffer_payload_data[6] A1=N_860 B0=_zz_RegFilePlugin_regFile_port1[6] B1=N_893 C0=decode_RS2_0_sqmuxa_3 C1=when_MulPlugin_l147 D0=GND_0 D1=GND_0 SEL=decode_RS2_0_sqmuxa Z=decode_RS2_m1[6]
.cname decode_to_execute_RS2_RNO_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31604.11-31615.2"
.param INIT0 "0xacac"
.param INIT1 "0xacac"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[7] B=_zz_RegFilePlugin_regFile_port1[7] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[7]
.cname decode_to_execute_RS2_RNO_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44459.8-44465.2"
.param INIT "0xACAC"
.subckt LUT4 A=_zz_decode_RS2_2[0] B=decode_RS2_0_sqmuxa C=decode_RS2_m0[0] D=GND_0 Z=decode_to_execute_RS2_RNO_1
.cname decode_to_execute_RS2_RNO_1_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43924.8-43930.2"
.param INIT "0xB8B8"
.subckt LUT4 A=_zz_decode_RS2_1_0_iv_0[0] B=_zz_decode_RS2_1_0_sqmuxa C=execute_to_memory_REGFILE_WRITE_DATA_m D=execute_to_memory_SHIFT_RIGHT[31] Z=decode_to_execute_RS2_RNO_2
.cname decode_to_execute_RS2_RNO_2_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43932.8-43938.2"
.param INIT "0xFEFA"
.subckt LUT4 A=HazardSimplePlugin_writeBackBuffer_payload_data[0] B=_zz_RegFilePlugin_regFile_port1[0] C=decode_RS2_0_sqmuxa_3 D=GND_0 Z=decode_RS2_m0[0]
.cname decode_to_execute_RS2_RNO_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44467.8-44473.2"
.param INIT "0xACAC"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[0] Q=N_717 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38403.11-38409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[10] Q=N_727 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38483.11-38489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[11] Q=N_728 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38491.11-38497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[12] Q=N_729 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38499.11-38505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[13] Q=execute_RS2[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38507.11-38513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[14] Q=N_731 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38515.11-38521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[15] Q=N_732 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38523.11-38529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[16] Q=dsp_join_kb_14[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38531.11-38537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[17] Q=dsp_join_kb_14[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38539.11-38545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[18] Q=dsp_join_kb_14[2] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38547.11-38553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[19] Q=dsp_join_kb_14[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38555.11-38561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[1] Q=N_718 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38411.11-38417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[20] Q=dsp_join_kb_14[4] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38563.11-38569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[21] Q=dsp_join_kb_14[5] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38571.11-38577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[22] Q=dsp_join_kb_14[6] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38579.11-38585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[23] Q=dsp_join_kb_14[7] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38587.11-38593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[24] Q=dsp_join_kb_14[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38595.11-38601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[25] Q=dsp_join_kb_14[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38603.11-38609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[26] Q=dsp_join_kb_14[10] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38611.11-38617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[27] Q=dsp_join_kb_14[11] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38619.11-38625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[28] Q=dsp_join_kb_14[12] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38627.11-38633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[29] Q=dsp_join_kb_14[13] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38635.11-38641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[2] Q=N_719 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38419.11-38425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[30] Q=dsp_join_kb_14[14] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38643.11-38649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[31] Q=dsp_join_kb_14[15] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38651.11-38657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[3] Q=execute_RS2[3] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38427.11-38433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[4] Q=N_721 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38435.11-38441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[5] Q=N_722 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38443.11-38449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[6] Q=N_723 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38451.11-38457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[7] Q=N_724 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38459.11-38465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[8] Q=execute_RS2[8] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38467.11-38473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_RS2[9] Q=execute_RS2[9] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_RS2_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38475.11-38481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un4__zz__zz_decode_IS_RS2_SIGNED_20_i Q=decode_to_execute_SHIFT_CTRL[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SHIFT_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38387.11-38393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un4__zz__zz_decode_IS_RS2_SIGNED_17_i Q=decode_to_execute_SHIFT_CTRL[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SHIFT_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38395.11-38401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3958_rep1 Q=decode_to_execute_SRC1_CTRL_0_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_0_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38379.11-38385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3958_rep2 Q=decode_to_execute_SRC1_CTRL_0_rep2 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_0_rep2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38339.11-38345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3959_rep1 Q=decode_to_execute_SRC1_CTRL_1_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_1_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38331.11-38337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3959_rep2 Q=decode_to_execute_SRC1_CTRL_1_rep2 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_1_rep2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38371.11-38377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3958_fast Q=decode_to_execute_SRC1_CTRL_fast[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_fast_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38323.11-38329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3959_fast Q=decode_to_execute_SRC1_CTRL_fast[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_fast_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38363.11-38369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0 Q=decode_to_execute_SRC1_CTRL[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38347.11-38353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9 Q=decode_to_execute_SRC1_CTRL[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC1_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38355.11-38361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_4084_1_i Q=decode_to_execute_SRC2_CTRL_0_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_0_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38299.11-38305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3960_rep1 Q=decode_to_execute_SRC2_CTRL_1_rep1 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_1_rep1_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38291.11-38297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3960_rep2 Q=decode_to_execute_SRC2_CTRL_1_rep2 SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_1_rep2_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38283.11-38289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_4084_1_i Q=decode_to_execute_SRC2_CTRL_fast[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_fast_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38267.11-38273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3960_fast Q=decode_to_execute_SRC2_CTRL_fast[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_fast_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38275.11-38281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_4084_1_i Q=decode_to_execute_SRC2_CTRL[0] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38307.11-38313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0 Q=decode_to_execute_SRC2_CTRL[1] SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38315.11-38321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=un1_IBusCachedPlugin_cache_io_cpu_decode_data_9 Q=decode_to_execute_SRC2_FORCE_ZERO SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC2_FORCE_ZERO_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38259.11-38265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3957 Q=decode_to_execute_SRC_LESS_UNSIGNED SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC_LESS_UNSIGNED_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38251.11-38257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_66 Q=decode_to_execute_SRC_USE_SUB_LESS SP=execute_arbitration_isStuck_i
.cname decode_to_execute_SRC_USE_SUB_LESS_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38243.11-38249.2"
.subckt CCU2 A0=VCC A1=execute_BranchPlugin_branchAdder B0=VCC B1=N_185 C0=VCC C1=decode_to_execute_INSTRUCTION[20] CIN=GND_0 COUT=execute_BranchPlugin_branchAdder_cry_0 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_cry_0_0_S0 S1=execute_BranchPlugin_branchAdder_cry_0_0_S1
.cname execute_BranchPlugin_branchAdder_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46209.8-46222.2"
.param INIT0 "5033"
.param INIT1 "2888"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_19[11] A1=dsp_join_kb_19[12] B0=dsp_join_kb_20[11] B1=dsp_join_kb_20[12] C0=VCC C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_10 COUT=execute_BranchPlugin_branchAdder_cry_12 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[11] S1=execute_BranchPlugin_branchAdder_1[12]
.cname execute_BranchPlugin_branchAdder_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46102.8-46115.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_19[13] A1=dsp_join_kb_19[14] B0=dsp_join_kb_20[13] B1=dsp_join_kb_20[14] C0=VCC C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_12 COUT=execute_BranchPlugin_branchAdder_cry_14 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[13] S1=execute_BranchPlugin_branchAdder_1[14]
.cname execute_BranchPlugin_branchAdder_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46084.8-46097.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[6] B=decode_to_execute_PC_mod[6] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[13]
.cname execute_BranchPlugin_branchAdder_cry_13_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31301.8-31307.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_19[15] A1=dsp_join_kb_19[16] B0=dsp_join_kb_20[15] B1=dsp_join_kb_20[16] C0=VCC C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_14 COUT=execute_BranchPlugin_branchAdder_cry_16 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[15] S1=execute_BranchPlugin_branchAdder_1[16]
.cname execute_BranchPlugin_branchAdder_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46066.8-46079.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[7] B=decode_to_execute_PC_mod[7] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[15]
.cname execute_BranchPlugin_branchAdder_cry_15_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31310.8-31316.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[8] B=decode_to_execute_PC_mod[8] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[16]
.cname execute_BranchPlugin_branchAdder_cry_15_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31319.8-31325.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_19[17] A1=dsp_join_kb_19[18] B0=dsp_join_kb_20[17] B1=dsp_join_kb_20[18] C0=VCC C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_16 COUT=execute_BranchPlugin_branchAdder_cry_18 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[17] S1=execute_BranchPlugin_branchAdder_1[18]
.cname execute_BranchPlugin_branchAdder_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46048.8-46061.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[9] B=decode_to_execute_PC_mod[9] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[17]
.cname execute_BranchPlugin_branchAdder_cry_17_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31328.8-31334.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_19[19] A1=dsp_join_kb_9 B0=dsp_join_kb_20[19] B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=VCC C1=dsp_join_kb_19[20] CIN=execute_BranchPlugin_branchAdder_cry_18 COUT=execute_BranchPlugin_branchAdder_cry_20 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[19] S1=execute_BranchPlugin_branchAdder_1[20]
.cname execute_BranchPlugin_branchAdder_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46030.8-46043.2"
.param INIT0 "60AA"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[10] B=decode_to_execute_PC_mod[10] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[19]
.cname execute_BranchPlugin_branchAdder_cry_19_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31337.8-31343.2"
.param INIT "0xACCC"
.subckt CCU2 A0=execute_BranchPlugin_branchAdder A1=dsp_join_kb_19[2] B0=execute_RS1 B1=dsp_join_kb_20[2] C0=dsp_join_kb_20[1] C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_0 COUT=execute_BranchPlugin_branchAdder_cry_2 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[1] S1=execute_BranchPlugin_branchAdder_1[2]
.cname execute_BranchPlugin_branchAdder_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46192.8-46205.2"
.param INIT0 "7888"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_9 A1=dsp_join_kb_9 B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=dsp_join_kb_19[21] C1=dsp_join_kb_19[22] CIN=execute_BranchPlugin_branchAdder_cry_20 COUT=execute_BranchPlugin_branchAdder_cry_22 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[21] S1=execute_BranchPlugin_branchAdder_1[22]
.cname execute_BranchPlugin_branchAdder_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46012.8-46025.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[11] B=decode_to_execute_PC_mod[11] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[21]
.cname execute_BranchPlugin_branchAdder_cry_21_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31346.8-31352.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[12] B=decode_to_execute_PC_mod[12] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[22]
.cname execute_BranchPlugin_branchAdder_cry_21_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31355.8-31361.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_9 A1=dsp_join_kb_9 B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=dsp_join_kb_19[23] C1=dsp_join_kb_19[24] CIN=execute_BranchPlugin_branchAdder_cry_22 COUT=execute_BranchPlugin_branchAdder_cry_24 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[23] S1=execute_BranchPlugin_branchAdder_1[24]
.cname execute_BranchPlugin_branchAdder_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45994.8-46007.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[13] B=decode_to_execute_PC_mod[13] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[23]
.cname execute_BranchPlugin_branchAdder_cry_23_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31364.8-31370.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[14] B=decode_to_execute_PC_mod[14] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[24]
.cname execute_BranchPlugin_branchAdder_cry_23_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31373.8-31379.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_9 A1=dsp_join_kb_9 B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=dsp_join_kb_19[25] C1=dsp_join_kb_19[26] CIN=execute_BranchPlugin_branchAdder_cry_24 COUT=execute_BranchPlugin_branchAdder_cry_26 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[25] S1=execute_BranchPlugin_branchAdder_1[26]
.cname execute_BranchPlugin_branchAdder_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45976.8-45989.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[15] B=decode_to_execute_PC_mod[15] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[26]
.cname execute_BranchPlugin_branchAdder_cry_25_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31382.8-31388.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_9 A1=dsp_join_kb_9 B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=dsp_join_kb_19[27] C1=dsp_join_kb_19[28] CIN=execute_BranchPlugin_branchAdder_cry_26 COUT=execute_BranchPlugin_branchAdder_cry_28 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[27] S1=execute_BranchPlugin_branchAdder_1[28]
.cname execute_BranchPlugin_branchAdder_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45958.8-45971.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[16] B=decode_to_execute_PC_mod[16] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[27]
.cname execute_BranchPlugin_branchAdder_cry_27_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31391.8-31397.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[17] B=decode_to_execute_PC_mod[17] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[28]
.cname execute_BranchPlugin_branchAdder_cry_27_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31400.8-31406.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_9 A1=dsp_join_kb_9 B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 C0=dsp_join_kb_19[29] C1=dsp_join_kb_19[30] CIN=execute_BranchPlugin_branchAdder_cry_28 COUT=execute_BranchPlugin_branchAdder_cry_30 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[29] S1=execute_BranchPlugin_branchAdder_1[30]
.cname execute_BranchPlugin_branchAdder_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45940.8-45953.2"
.param INIT0 "D222"
.param INIT1 "D222"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[18] B=decode_to_execute_PC_0_mod_0 C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[29]
.cname execute_BranchPlugin_branchAdder_cry_29_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31409.8-31415.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[19] B=decode_to_execute_PC_mod[19] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[30]
.cname execute_BranchPlugin_branchAdder_cry_29_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31418.8-31424.2"
.param INIT "0xACCC"
.subckt CCU2 A0=dsp_join_kb_19[3] A1=dsp_join_kb_19[4] B0=dsp_join_kb_20[3] B1=dsp_join_kb_20[4] C0=VCC C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_2 COUT=execute_BranchPlugin_branchAdder_cry_4 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[3] S1=execute_BranchPlugin_branchAdder_1[4]
.cname execute_BranchPlugin_branchAdder_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46174.8-46187.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[0] B=decode_to_execute_PC_mod[0] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[3]
.cname execute_BranchPlugin_branchAdder_cry_3_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31247.8-31253.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[1] B=decode_to_execute_PC_mod[1] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[4]
.cname execute_BranchPlugin_branchAdder_cry_3_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31256.8-31262.2"
.param INIT "0xACCC"
.subckt CCU2 A0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 A1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B0=decode_to_execute_INSTRUCTION[25] B1=decode_to_execute_INSTRUCTION[26] C0=dsp_join_kb_19[5] C1=dsp_join_kb_19[6] CIN=execute_BranchPlugin_branchAdder_cry_4 COUT=execute_BranchPlugin_branchAdder_cry_6 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[5] S1=execute_BranchPlugin_branchAdder_1[6]
.cname execute_BranchPlugin_branchAdder_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46156.8-46169.2"
.param INIT0 "B444"
.param INIT1 "B444"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[2] B=decode_to_execute_PC_mod[2] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[5]
.cname execute_BranchPlugin_branchAdder_cry_5_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31265.8-31271.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[3] B=decode_to_execute_PC_mod[3] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[6]
.cname execute_BranchPlugin_branchAdder_cry_5_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31274.8-31280.2"
.param INIT "0xACCC"
.subckt CCU2 A0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 A1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B0=decode_to_execute_INSTRUCTION[27] B1=decode_to_execute_INSTRUCTION[28] C0=dsp_join_kb_19[7] C1=dsp_join_kb_19[8] CIN=execute_BranchPlugin_branchAdder_cry_6 COUT=execute_BranchPlugin_branchAdder_cry_8 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[7] S1=execute_BranchPlugin_branchAdder_1[8]
.cname execute_BranchPlugin_branchAdder_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46138.8-46151.2"
.param INIT0 "B444"
.param INIT1 "B444"
.param INJECT "NO"
.subckt LUT4 A=dsp_join_kb_11[4] B=decode_to_execute_PC_mod[4] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[7]
.cname execute_BranchPlugin_branchAdder_cry_7_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31283.8-31289.2"
.param INIT "0xACCC"
.subckt LUT4 A=dsp_join_kb_11[5] B=decode_to_execute_PC_mod[5] C=dsp_split_kb_11 D=decode_to_execute_BRANCH_CTRL_mod_Q Z=dsp_join_kb_19[8]
.cname execute_BranchPlugin_branchAdder_cry_7_0_RNO_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31292.8-31298.2"
.param INIT "0xACCC"
.subckt CCU2 A0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 A1=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B0=decode_to_execute_INSTRUCTION[29] B1=decode_to_execute_INSTRUCTION[30] C0=dsp_join_kb_19[9] C1=dsp_join_kb_19[10] CIN=execute_BranchPlugin_branchAdder_cry_8 COUT=execute_BranchPlugin_branchAdder_cry_10 D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[9] S1=execute_BranchPlugin_branchAdder_1[10]
.cname execute_BranchPlugin_branchAdder_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46120.8-46133.2"
.param INIT0 "B444"
.param INIT1 "B444"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_19[31] A1=VCC B0=execute_BranchPlugin_branch_src2_0_sqmuxa_1 B1=VCC C0=dsp_join_kb_9 C1=VCC CIN=execute_BranchPlugin_branchAdder_cry_30 COUT=execute_BranchPlugin_branchAdder_s_31_0_COUT D0=VCC D1=VCC S0=execute_BranchPlugin_branchAdder_1[31] S1=execute_BranchPlugin_branchAdder_s_31_0_S1
.cname execute_BranchPlugin_branchAdder_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45922.8-45935.2"
.param INIT0 "9AAA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1_0_iv_RNIB4PQ2 A1=execute_BranchPlugin_eq_0_I_15_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[12] COUT=execute_BranchPlugin_eq_0_data_tmp[14] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_15_0_S0 S1=execute_BranchPlugin_eq_0_I_15_0_S1
.cname execute_BranchPlugin_eq_0_I_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45779.8-45792.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_execute_SRC1[28] B=_zz_execute_SRC1[29] C=_zz_execute_SRC2_5[28] D=_zz_execute_SRC2_5[29] Z=execute_BranchPlugin_eq_0_I_15_0_RNO
.cname execute_BranchPlugin_eq_0_I_15_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43282.8-43288.2"
.param INIT "0x8421"
.subckt CCU2 A0=VCC A1=execute_BranchPlugin_eq_0_I_1_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=execute_BranchPlugin_eq_0_data_tmp[0] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_1_0_S0 S1=execute_BranchPlugin_eq_0_I_1_0_S1
.cname execute_BranchPlugin_eq_0_I_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45904.8-45917.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_execute_SRC1[0] B=_zz_execute_SRC1[1] C=_zz_execute_SRC2_5[0] D=_zz_execute_SRC2_5[1] Z=execute_BranchPlugin_eq_0_I_1_0_RNO
.cname execute_BranchPlugin_eq_0_I_1_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43290.8-43296.2"
.param INIT "0x8421"
.subckt CCU2 A0=execute_BranchPlugin_eq_0_I_21_0_RNO A1=_zz_execute_SRC1_0_iv_RNI93S73 B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[6] COUT=execute_BranchPlugin_eq_0_data_tmp[8] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_21_0_S0 S1=execute_BranchPlugin_eq_0_I_21_0_S1
.cname execute_BranchPlugin_eq_0_I_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45833.8-45846.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_execute_SRC1[14] B=_zz_execute_SRC1[15] C=_zz_execute_SRC2_5[14] D=_zz_execute_SRC2_5[15] Z=execute_BranchPlugin_eq_0_I_21_0_RNO
.cname execute_BranchPlugin_eq_0_I_21_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43274.8-43280.2"
.param INIT "0x8421"
.subckt CCU2 A0=execute_BranchPlugin_eq_0_I_32 A1=execute_BranchPlugin_eq_0_I_56 B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[2] COUT=execute_BranchPlugin_eq_0_data_tmp[4] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_27_0_S0 S1=execute_BranchPlugin_eq_0_I_27_0_S1
.cname execute_BranchPlugin_eq_0_I_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45869.8-45882.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1_0_iv_RNISU3R2 A1=_zz_execute_SRC1_0_iv_RNITNA53 B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[8] COUT=execute_BranchPlugin_eq_0_data_tmp[10] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_39_0_S0 S1=execute_BranchPlugin_eq_0_I_39_0_S1
.cname execute_BranchPlugin_eq_0_I_39_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45815.8-45828.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1_0_iv_RNILDOQ2 A1=execute_BranchPlugin_eq_0_I_45_0_RNO B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[10] COUT=execute_BranchPlugin_eq_0_data_tmp[12] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_45_0_S0 S1=execute_BranchPlugin_eq_0_I_45_0_S1
.cname execute_BranchPlugin_eq_0_I_45_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45797.8-45810.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt LUT4 A=_zz_execute_SRC1[24] B=_zz_execute_SRC1[25] C=_zz_execute_SRC2_5[24] D=_zz_execute_SRC2_5[25] Z=execute_BranchPlugin_eq_0_I_45_0_RNO
.cname execute_BranchPlugin_eq_0_I_45_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43258.8-43264.2"
.param INIT "0x8421"
.subckt CCU2 A0=_zz_execute_SRC2_5_3_RNIFAKD2 A1=_zz_execute_SRC1_0_iv_RNIEAQB3 B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[4] COUT=execute_BranchPlugin_eq_0_data_tmp[6] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_63_0_S0 S1=execute_BranchPlugin_eq_0_I_63_0_S1
.cname execute_BranchPlugin_eq_0_I_63_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45851.8-45864.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=execute_BranchPlugin_eq_0_I_69_0_RNO A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[14] COUT=execute_BranchPlugin_eq_0_I_69_0_COUT D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_69_0_S0 S1=execute_BranchPlugin_eq
.cname execute_BranchPlugin_eq_0_I_69_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45761.8-45774.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=_zz_execute_SRC1[30] B=_zz_execute_SRC1[31] C=_zz_execute_SRC2_5[30] D=_zz_execute_SRC2_5[31] Z=execute_BranchPlugin_eq_0_I_69_0_RNO
.cname execute_BranchPlugin_eq_0_I_69_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43266.8-43272.2"
.param INIT "0x8421"
.subckt CCU2 A0=execute_BranchPlugin_eq_0_I_92 A1=execute_BranchPlugin_eq_0_I_82_RNIEITT2 B0=VCC B1=VCC C0=VCC C1=VCC CIN=execute_BranchPlugin_eq_0_data_tmp[0] COUT=execute_BranchPlugin_eq_0_data_tmp[2] D0=VCC D1=VCC S0=execute_BranchPlugin_eq_0_I_87_0_S0 S1=execute_BranchPlugin_eq_0_I_87_0_S1
.cname execute_BranchPlugin_eq_0_I_87_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45887.8-45900.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_3008_2 Q=execute_CsrPlugin_csr_3008 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_3008_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38235.11-38241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_3264_2 Q=execute_CsrPlugin_csr_3264 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_3264_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38227.11-38233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_4032_2 Q=execute_CsrPlugin_csr_4032 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_4032_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38219.11-38225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_768_2 Q=execute_CsrPlugin_csr_768 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_768_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38211.11-38217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_772_2 Q=execute_CsrPlugin_csr_772 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_772_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38203.11-38209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_773_2 Q=execute_CsrPlugin_csr_773 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_773_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38195.11-38201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_833_2 Q=execute_CsrPlugin_csr_833 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_833_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38187.11-38193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_834_2 Q=execute_CsrPlugin_csr_834 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_834_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38179.11-38185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_835_2 Q=execute_CsrPlugin_csr_835 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_835_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38171.11-38177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_CsrPlugin_csr_836_2 Q=execute_CsrPlugin_csr_836 SP=execute_arbitration_isStuck_i
.cname execute_CsrPlugin_csr_836_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38163.11-38169.2"
.subckt MULT18X18 A[0]=dsp_join_kb_11[8] A[1]=dsp_join_kb_11[9] A[2]=dsp_join_kb_12[6] A[3]=dsp_join_kb_11[10] A[4]=dsp_join_kb_12[7] A[5]=dsp_join_kb_11[11] A[6]=dsp_join_kb_11[12] A[7]=dsp_join_kb_11[13] A[8]=dsp_join_kb_11[14] A[9]=dsp_join_kb_12[8] A[10]=dsp_join_kb_11[15] A[11]=dsp_join_kb_11[16] A[12]=dsp_join_kb_11[17] A[13]=dsp_join_kb_11[18] A[14]=dsp_join_kb_11[19] A[15]=dsp_join_kb_12[9] A[16]=dsp_join_kb_13 A[17]=dsp_join_kb_13 B[0]=dsp_join_kb_14[0] B[1]=dsp_join_kb_14[1] B[2]=dsp_join_kb_14[2] B[3]=dsp_join_kb_14[3] B[4]=dsp_join_kb_14[4] B[5]=dsp_join_kb_14[5] B[6]=dsp_join_kb_14[6] B[7]=dsp_join_kb_14[7] B[8]=dsp_join_kb_14[8] B[9]=dsp_join_kb_14[9] B[10]=dsp_join_kb_14[10] B[11]=dsp_join_kb_14[11] B[12]=dsp_join_kb_14[12] B[13]=dsp_join_kb_14[13] B[14]=dsp_join_kb_14[14] B[15]=dsp_join_kb_14[15] B[16]=dsp_join_kb_14[16] B[17]=dsp_join_kb_14[16] CEA=VCC CEB=VCC CEOUT=memory_arbitration_isStuck_i CLK=sys_clk_0 RSTA=GND_0 RSTB=GND_0 RSTOUT=GND_0 SIGNEDA=VCC SIGNEDB=VCC Z[0]=execute_MUL_HH_0[0] Z[1]=execute_MUL_HH_0[1] Z[2]=execute_MUL_HH_0[2] Z[3]=execute_MUL_HH_0[3] Z[4]=execute_MUL_HH_0[4] Z[5]=execute_MUL_HH_0[5] Z[6]=execute_MUL_HH_0[6] Z[7]=execute_MUL_HH_0[7] Z[8]=execute_MUL_HH_0[8] Z[9]=execute_MUL_HH_0[9] Z[10]=execute_MUL_HH_0[10] Z[11]=execute_MUL_HH_0[11] Z[12]=execute_MUL_HH_0[12] Z[13]=execute_MUL_HH_0[13] Z[14]=execute_MUL_HH_0[14] Z[15]=execute_MUL_HH_0[15] Z[16]=execute_MUL_HH_0[16] Z[17]=execute_MUL_HH_0[17] Z[18]=execute_MUL_HH_0[18] Z[19]=execute_MUL_HH_0[19] Z[20]=execute_MUL_HH_0[20] Z[21]=execute_MUL_HH_0[21] Z[22]=execute_MUL_HH_0[22] Z[23]=execute_MUL_HH_0[23] Z[24]=execute_MUL_HH_0[24] Z[25]=execute_MUL_HH_0[25] Z[26]=execute_MUL_HH_0[26] Z[27]=execute_MUL_HH_0[27] Z[28]=execute_MUL_HH_0[28] Z[29]=execute_MUL_HH_0[29] Z[30]=execute_MUL_HH_0[30] Z[31]=execute_MUL_HH_0[31] Z[32]=Z_0[32] Z[33]=Z_0[33] Z[34]=Z_0[34] Z[35]=Z_0[35]
.cname execute_MUL_HH_0_31_0_.DSP_GUT[35:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43199.13-43212.2"
.param GSR "ENABLED"
.param REGINPUTA "BYPASS"
.param REGINPUTB "BYPASS"
.param REGOUTPUT "REGISTER"
.param RESETMODE "SYNC"
.subckt MULT18X36 A[0]=N_717 A[1]=N_718 A[2]=N_719 A[3]=execute_RS2[3] A[4]=N_721 A[5]=N_722 A[6]=N_723 A[7]=N_724 A[8]=execute_RS2[8] A[9]=execute_RS2[9] A[10]=N_727 A[11]=N_728 A[12]=N_729 A[13]=execute_RS2[13] A[14]=N_731 A[15]=N_732 A[16]=GND_0 A[17]=GND_0 B[0]=GND_0 B[1]=GND_0 B[2]=GND_0 B[3]=GND_0 B[4]=GND_0 B[5]=GND_0 B[6]=GND_0 B[7]=GND_0 B[8]=GND_0 B[9]=GND_0 B[10]=GND_0 B[11]=GND_0 B[12]=GND_0 B[13]=GND_0 B[14]=GND_0 B[15]=GND_0 B[16]=dsp_join_kb_11[8] B[17]=dsp_join_kb_11[9] B[18]=dsp_join_kb_12[6] B[19]=dsp_join_kb_11[10] B[20]=dsp_join_kb_12[7] B[21]=dsp_join_kb_11[11] B[22]=dsp_join_kb_11[12] B[23]=dsp_join_kb_11[13] B[24]=dsp_join_kb_11[14] B[25]=dsp_join_kb_12[8] B[26]=dsp_join_kb_11[15] B[27]=dsp_join_kb_11[16] B[28]=dsp_join_kb_11[17] B[29]=dsp_join_kb_11[18] B[30]=dsp_join_kb_11[19] B[31]=dsp_join_kb_12[9] B[32]=dsp_join_kb_13 B[33]=dsp_join_kb_13 B[34]=dsp_join_kb_13 B[35]=dsp_join_kb_13 CEA=VCC CEB=VCC CEOUT=VCC CLK=GND_0 RSTA=GND_0 RSTB=GND_0 RSTOUT=GND_0 SIGNEDA=VCC SIGNEDB=VCC Z[0]=execute_MUL_HL[0] Z[1]=execute_MUL_HL[1] Z[2]=execute_MUL_HL[2] Z[3]=execute_MUL_HL[3] Z[4]=execute_MUL_HL[4] Z[5]=execute_MUL_HL[5] Z[6]=execute_MUL_HL[6] Z[7]=execute_MUL_HL[7] Z[8]=execute_MUL_HL[8] Z[9]=execute_MUL_HL[9] Z[10]=execute_MUL_HL[10] Z[11]=execute_MUL_HL[11] Z[12]=execute_MUL_HL[12] Z[13]=execute_MUL_HL[13] Z[14]=execute_MUL_HL[14] Z[15]=execute_MUL_HL[15] Z[16]=execute_MUL_HL[16] Z[17]=execute_MUL_HL[17] Z[18]=execute_MUL_HL[18] Z[19]=execute_MUL_HL[19] Z[20]=execute_MUL_HL[20] Z[21]=execute_MUL_HL[21] Z[22]=execute_MUL_HL[22] Z[23]=execute_MUL_HL[23] Z[24]=execute_MUL_HL[24] Z[25]=execute_MUL_HL[25] Z[26]=execute_MUL_HL[26] Z[27]=execute_MUL_HL[27] Z[28]=execute_MUL_HL[28] Z[29]=execute_MUL_HL[29] Z[30]=execute_MUL_HL[30] Z[31]=execute_MUL_HL[31] Z[32]=execute_MUL_HL[32] Z[33]=execute_MUL_HL[33] Z[34]=execute_MUL_HL[34] Z[35]=execute_MUL_HL[35] Z[36]=execute_MUL_HL[36] Z[37]=execute_MUL_HL[37] Z[38]=execute_MUL_HL[38] Z[39]=execute_MUL_HL[39] Z[40]=execute_MUL_HL[40] Z[41]=execute_MUL_HL[41] Z[42]=execute_MUL_HL[42] Z[43]=execute_MUL_HL[43] Z[44]=execute_MUL_HL[44] Z[45]=execute_MUL_HL[45] Z[46]=execute_MUL_HL[46] Z[47]=execute_MUL_HL[47] Z[48]=execute_MUL_HL[48] Z[49]=Z_0[49] Z[50]=Z_0[50] Z[51]=Z_0[51] Z[52]=Z_0[52] Z[53]=Z_0[53]
.cname execute_MUL_HL_0_48_0_.DSP_GUT[53:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43239.13-43252.2"
.param GSR "ENABLED"
.param REGINPUTA "BYPASS"
.param REGINPUTB "BYPASS"
.param REGOUTPUT "BYPASS"
.param RESETMODE "SYNC"
.subckt MULT18X36 A[0]=N_185 A[1]=execute_RS1 A[2]=dsp_join_kb_12[0] A[3]=dsp_join_kb_11[0] A[4]=dsp_join_kb_11[1] A[5]=dsp_join_kb_11[2] A[6]=dsp_join_kb_11[3] A[7]=dsp_join_kb_11[4] A[8]=dsp_join_kb_11[5] A[9]=dsp_join_kb_12[1] A[10]=dsp_join_kb_12[2] A[11]=dsp_join_kb_12[3] A[12]=dsp_join_kb_12[4] A[13]=dsp_join_kb_11[6] A[14]=dsp_join_kb_12[5] A[15]=dsp_join_kb_11[7] A[16]=GND_0 A[17]=GND_0 B[0]=GND_0 B[1]=GND_0 B[2]=GND_0 B[3]=GND_0 B[4]=GND_0 B[5]=GND_0 B[6]=GND_0 B[7]=GND_0 B[8]=GND_0 B[9]=GND_0 B[10]=GND_0 B[11]=GND_0 B[12]=GND_0 B[13]=GND_0 B[14]=GND_0 B[15]=GND_0 B[16]=dsp_join_kb_14[0] B[17]=dsp_join_kb_14[1] B[18]=dsp_join_kb_14[2] B[19]=dsp_join_kb_14[3] B[20]=dsp_join_kb_14[4] B[21]=dsp_join_kb_14[5] B[22]=dsp_join_kb_14[6] B[23]=dsp_join_kb_14[7] B[24]=dsp_join_kb_14[8] B[25]=dsp_join_kb_14[9] B[26]=dsp_join_kb_14[10] B[27]=dsp_join_kb_14[11] B[28]=dsp_join_kb_14[12] B[29]=dsp_join_kb_14[13] B[30]=dsp_join_kb_14[14] B[31]=dsp_join_kb_14[15] B[32]=dsp_join_kb_14[16] B[33]=dsp_join_kb_14[16] B[34]=dsp_join_kb_14[16] B[35]=dsp_join_kb_14[16] CEA=VCC CEB=VCC CEOUT=VCC CLK=GND_0 RSTA=GND_0 RSTB=GND_0 RSTOUT=GND_0 SIGNEDA=VCC SIGNEDB=VCC Z[0]=execute_MUL_LH[0] Z[1]=execute_MUL_LH[1] Z[2]=execute_MUL_LH[2] Z[3]=execute_MUL_LH[3] Z[4]=execute_MUL_LH[4] Z[5]=execute_MUL_LH[5] Z[6]=execute_MUL_LH[6] Z[7]=execute_MUL_LH[7] Z[8]=execute_MUL_LH[8] Z[9]=execute_MUL_LH[9] Z[10]=execute_MUL_LH[10] Z[11]=execute_MUL_LH[11] Z[12]=execute_MUL_LH[12] Z[13]=execute_MUL_LH[13] Z[14]=execute_MUL_LH[14] Z[15]=execute_MUL_LH[15] Z[16]=execute_MUL_LH[16] Z[17]=execute_MUL_LH[17] Z[18]=execute_MUL_LH[18] Z[19]=execute_MUL_LH[19] Z[20]=execute_MUL_LH[20] Z[21]=execute_MUL_LH[21] Z[22]=execute_MUL_LH[22] Z[23]=execute_MUL_LH[23] Z[24]=execute_MUL_LH[24] Z[25]=execute_MUL_LH[25] Z[26]=execute_MUL_LH[26] Z[27]=execute_MUL_LH[27] Z[28]=execute_MUL_LH[28] Z[29]=execute_MUL_LH[29] Z[30]=execute_MUL_LH[30] Z[31]=execute_MUL_LH[31] Z[32]=execute_MUL_LH[32] Z[33]=execute_MUL_LH[33] Z[34]=execute_MUL_LH[34] Z[35]=execute_MUL_LH[35] Z[36]=execute_MUL_LH[36] Z[37]=execute_MUL_LH[37] Z[38]=execute_MUL_LH[38] Z[39]=execute_MUL_LH[39] Z[40]=execute_MUL_LH[40] Z[41]=execute_MUL_LH[41] Z[42]=execute_MUL_LH[42] Z[43]=execute_MUL_LH[43] Z[44]=execute_MUL_LH[44] Z[45]=execute_MUL_LH[45] Z[46]=execute_MUL_LH[46] Z[47]=execute_MUL_LH[47] Z[48]=execute_MUL_LH[48] Z[49]=Z[49] Z[50]=Z[50] Z[51]=Z[51] Z[52]=Z[52] Z[53]=Z[53]
.cname execute_MUL_LH_0_48_0_.DSP_GUT[53:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43219.13-43232.2"
.param GSR "ENABLED"
.param REGINPUTA "BYPASS"
.param REGINPUTB "BYPASS"
.param REGOUTPUT "BYPASS"
.param RESETMODE "SYNC"
.subckt MULT18X18 A[0]=N_185 A[1]=execute_RS1 A[2]=dsp_join_kb_12[0] A[3]=dsp_join_kb_11[0] A[4]=dsp_join_kb_11[1] A[5]=dsp_join_kb_11[2] A[6]=dsp_join_kb_11[3] A[7]=dsp_join_kb_11[4] A[8]=dsp_join_kb_11[5] A[9]=dsp_join_kb_12[1] A[10]=dsp_join_kb_12[2] A[11]=dsp_join_kb_12[3] A[12]=dsp_join_kb_12[4] A[13]=dsp_join_kb_11[6] A[14]=dsp_join_kb_12[5] A[15]=dsp_join_kb_11[7] A[16]=GND_0 A[17]=GND_0 B[0]=N_717 B[1]=N_718 B[2]=N_719 B[3]=execute_RS2[3] B[4]=N_721 B[5]=N_722 B[6]=N_723 B[7]=N_724 B[8]=execute_RS2[8] B[9]=execute_RS2[9] B[10]=N_727 B[11]=N_728 B[12]=N_729 B[13]=execute_RS2[13] B[14]=N_731 B[15]=N_732 B[16]=GND_0 B[17]=GND_0 CEA=VCC CEB=VCC CEOUT=VCC CLK=GND_0 RSTA=GND_0 RSTB=GND_0 RSTOUT=GND_0 SIGNEDA=GND_0 SIGNEDB=GND_0 Z[0]=execute_MUL_LL[0] Z[1]=execute_MUL_LL[1] Z[2]=execute_MUL_LL[2] Z[3]=execute_MUL_LL[3] Z[4]=execute_MUL_LL[4] Z[5]=execute_MUL_LL[5] Z[6]=execute_MUL_LL[6] Z[7]=execute_MUL_LL[7] Z[8]=execute_MUL_LL[8] Z[9]=execute_MUL_LL[9] Z[10]=execute_MUL_LL[10] Z[11]=execute_MUL_LL[11] Z[12]=execute_MUL_LL[12] Z[13]=execute_MUL_LL[13] Z[14]=execute_MUL_LL[14] Z[15]=execute_MUL_LL[15] Z[16]=execute_MUL_LL[16] Z[17]=execute_MUL_LL[17] Z[18]=execute_MUL_LL[18] Z[19]=execute_MUL_LL[19] Z[20]=execute_MUL_LL[20] Z[21]=execute_MUL_LL[21] Z[22]=execute_MUL_LL[22] Z[23]=execute_MUL_LL[23] Z[24]=execute_MUL_LL[24] Z[25]=execute_MUL_LL[25] Z[26]=execute_MUL_LL[26] Z[27]=execute_MUL_LL[27] Z[28]=execute_MUL_LL[28] Z[29]=execute_MUL_LL[29] Z[30]=execute_MUL_LL[30] Z[31]=execute_MUL_LL[31] Z[32]=Z[32] Z[33]=Z[33] Z[34]=Z[34] Z[35]=Z[35]
.cname execute_MUL_LL_0_31_0_.DSP_GUT[35:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43179.13-43192.2"
.param GSR "ENABLED"
.param REGINPUTA "BYPASS"
.param REGINPUTB "BYPASS"
.param REGOUTPUT "BYPASS"
.param RESETMODE "SYNC"
.subckt LUT4 A=decode_to_execute_INSTRUCTION[12] B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_12[9] D=GND_0 Z=dsp_join_kb_13
.cname execute_MulPlugin_aHigh[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44697.8-44703.2"
.param INIT "0x6060"
.subckt LUT4 A=decode_to_execute_INSTRUCTION[12] B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_14[15] D=GND_0 Z=dsp_join_kb_14[16]
.cname execute_MulPlugin_bHigh[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44876.8-44882.2"
.param INIT "0x2020"
.subckt CCU2 A0=VCC A1=_zz_execute_SRC1[0] B0=execute_SrcPlugin_addSub_cry_0_0_RNO B1=decode_to_execute_SRC2_FORCE_ZERO C0=VCC C1=_zz_execute_SrcPlugin_addSub_3[0] CIN=GND_0 COUT=execute_SrcPlugin_addSub_cry_0 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub_cry_0_0_S0 S1=execute_SrcPlugin_addSub[0]
.cname execute_SrcPlugin_addSub_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:49008.8-49021.2"
.param INIT0 "50CC"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt LUT4 A=decode_to_execute_SRC2_FORCE_ZERO B=decode_to_execute_SRC_USE_SUB_LESS C=GND_0 D=GND_0 Z=execute_SrcPlugin_addSub_cry_0_0_RNO
.cname execute_SrcPlugin_addSub_cry_0_0_RNO_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45540.8-45546.2"
.param INIT "0x4444"
.subckt CCU2 A0=_zz_execute_SRC1[11] A1=_zz_execute_SRC1[12] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[11] C1=_zz_execute_SrcPlugin_addSub_3[12] CIN=execute_SrcPlugin_addSub_cry_10 COUT=execute_SrcPlugin_addSub_cry_12 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[11] S1=execute_SrcPlugin_addSub[12]
.cname execute_SrcPlugin_addSub_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48901.8-48914.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[13] A1=_zz_execute_SRC1[14] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[13] C1=_zz_execute_SrcPlugin_addSub_3[14] CIN=execute_SrcPlugin_addSub_cry_12 COUT=execute_SrcPlugin_addSub_cry_14 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[13] S1=execute_SrcPlugin_addSub[14]
.cname execute_SrcPlugin_addSub_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48883.8-48896.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[15] A1=_zz_execute_SRC1[16] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[15] C1=_zz_execute_SrcPlugin_addSub_3[16] CIN=execute_SrcPlugin_addSub_cry_14 COUT=execute_SrcPlugin_addSub_cry_16 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[15] S1=execute_SrcPlugin_addSub[16]
.cname execute_SrcPlugin_addSub_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48865.8-48878.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[17] A1=_zz_execute_SRC1[18] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[17] C1=_zz_execute_SrcPlugin_addSub_3[18] CIN=execute_SrcPlugin_addSub_cry_16 COUT=execute_SrcPlugin_addSub_cry_18 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[17] S1=execute_SrcPlugin_addSub[18]
.cname execute_SrcPlugin_addSub_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48847.8-48860.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[19] A1=_zz_execute_SRC1[20] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[19] C1=_zz_execute_SrcPlugin_addSub_3[20] CIN=execute_SrcPlugin_addSub_cry_18 COUT=execute_SrcPlugin_addSub_cry_20 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[19] S1=execute_SrcPlugin_addSub[20]
.cname execute_SrcPlugin_addSub_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48829.8-48842.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[1] A1=_zz_execute_SRC1[2] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[1] C1=_zz_execute_SrcPlugin_addSub_3[2] CIN=execute_SrcPlugin_addSub_cry_0 COUT=execute_SrcPlugin_addSub_cry_2 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[1] S1=execute_SrcPlugin_addSub[2]
.cname execute_SrcPlugin_addSub_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48991.8-49004.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[21] A1=_zz_execute_SRC1[22] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[21] C1=_zz_execute_SrcPlugin_addSub_3[22] CIN=execute_SrcPlugin_addSub_cry_20 COUT=execute_SrcPlugin_addSub_cry_22 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[21] S1=execute_SrcPlugin_addSub[22]
.cname execute_SrcPlugin_addSub_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48811.8-48824.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[23] A1=_zz_execute_SRC1[24] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[23] C1=_zz_execute_SrcPlugin_addSub_3[24] CIN=execute_SrcPlugin_addSub_cry_22 COUT=execute_SrcPlugin_addSub_cry_24 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[23] S1=execute_SrcPlugin_addSub[24]
.cname execute_SrcPlugin_addSub_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48793.8-48806.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[25] A1=_zz_execute_SRC1[26] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[25] C1=_zz_execute_SrcPlugin_addSub_3[26] CIN=execute_SrcPlugin_addSub_cry_24 COUT=execute_SrcPlugin_addSub_cry_26 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[25] S1=execute_SrcPlugin_addSub[26]
.cname execute_SrcPlugin_addSub_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48775.8-48788.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[27] A1=_zz_execute_SRC1[28] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[27] C1=_zz_execute_SrcPlugin_addSub_3[28] CIN=execute_SrcPlugin_addSub_cry_26 COUT=execute_SrcPlugin_addSub_cry_28 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[27] S1=execute_SrcPlugin_addSub[28]
.cname execute_SrcPlugin_addSub_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48757.8-48770.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[29] A1=_zz_execute_SRC1[30] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[29] C1=_zz_execute_SrcPlugin_addSub_3[30] CIN=execute_SrcPlugin_addSub_cry_28 COUT=execute_SrcPlugin_addSub_cry_30 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[29] S1=execute_SrcPlugin_addSub[30]
.cname execute_SrcPlugin_addSub_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48739.8-48752.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[3] A1=_zz_execute_SRC1[4] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[3] C1=_zz_execute_SrcPlugin_addSub_3[4] CIN=execute_SrcPlugin_addSub_cry_2 COUT=execute_SrcPlugin_addSub_cry_4 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[3] S1=execute_SrcPlugin_addSub[4]
.cname execute_SrcPlugin_addSub_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48973.8-48986.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[5] A1=_zz_execute_SRC1[6] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[5] C1=_zz_execute_SrcPlugin_addSub_3[6] CIN=execute_SrcPlugin_addSub_cry_4 COUT=execute_SrcPlugin_addSub_cry_6 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[5] S1=execute_SrcPlugin_addSub[6]
.cname execute_SrcPlugin_addSub_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48955.8-48968.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[7] A1=_zz_execute_SRC1[8] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[7] C1=_zz_execute_SrcPlugin_addSub_3[8] CIN=execute_SrcPlugin_addSub_cry_6 COUT=execute_SrcPlugin_addSub_cry_8 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[7] S1=execute_SrcPlugin_addSub[8]
.cname execute_SrcPlugin_addSub_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48937.8-48950.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=_zz_execute_SRC1[9] A1=_zz_execute_SRC1[10] B0=decode_to_execute_SRC2_FORCE_ZERO B1=decode_to_execute_SRC2_FORCE_ZERO C0=_zz_execute_SrcPlugin_addSub_3[9] C1=_zz_execute_SrcPlugin_addSub_3[10] CIN=execute_SrcPlugin_addSub_cry_8 COUT=execute_SrcPlugin_addSub_cry_10 D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[9] S1=execute_SrcPlugin_addSub[10]
.cname execute_SrcPlugin_addSub_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48919.8-48932.2"
.param INIT0 "9A22"
.param INIT1 "9A22"
.param INJECT "NO"
.subckt CCU2 A0=decode_to_execute_SRC2_FORCE_ZERO A1=VCC B0=_zz_execute_SRC1[31] B1=VCC C0=_zz_execute_SrcPlugin_addSub_3[31] C1=VCC CIN=execute_SrcPlugin_addSub_cry_30 COUT=execute_SrcPlugin_addSub_s_31_0_COUT D0=VCC D1=VCC S0=execute_SrcPlugin_addSub[31] S1=execute_SrcPlugin_addSub_s_31_0_S1
.cname execute_SrcPlugin_addSub_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48721.8-48734.2"
.param INIT0 "9CAA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=N_781 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[31] Z=_zz_decode_RS2[31]
.cname execute_SrcPlugin_addSub_s_31_0_RNI3COA5
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44191.8-44197.2"
.param INIT "0x2E22"
.subckt LUT4 A=_zz_execute_SRC1[31] B=_zz_execute_SRC2_5[31] C=decode_to_execute_SRC_LESS_UNSIGNED D=execute_SrcPlugin_addSub[31] Z=execute_SrcPlugin_less
.cname execute_SrcPlugin_less_u
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44484.8-44490.2"
.param INIT "0xDB42"
.subckt LUT4 A=decode_to_execute_ALU_CTRL_RNIIHMA5 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_less Z=_zz_decode_RS2[0]
.cname execute_SrcPlugin_less_u_RNIESEO6
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43873.8-43879.2"
.param INIT "0xEA2A"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=execute_arbitration_isValid_5 Q=execute_arbitration_isValid SP=when_Pipeline_l151
.cname execute_arbitration_isValid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38155.11-38161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[10] Q=execute_to_memory_BRANCH_CALC[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37979.11-37985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[11] Q=execute_to_memory_BRANCH_CALC[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37987.11-37993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[12] Q=execute_to_memory_BRANCH_CALC[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37995.11-38001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[13] Q=execute_to_memory_BRANCH_CALC[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38003.11-38009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[14] Q=execute_to_memory_BRANCH_CALC[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38011.11-38017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[15] Q=execute_to_memory_BRANCH_CALC[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38019.11-38025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[16] Q=execute_to_memory_BRANCH_CALC[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38027.11-38033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[17] Q=execute_to_memory_BRANCH_CALC[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38035.11-38041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[18] Q=execute_to_memory_BRANCH_CALC[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38043.11-38049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[19] Q=execute_to_memory_BRANCH_CALC[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38051.11-38057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[1] Q=execute_to_memory_BRANCH_CALC[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37907.11-37913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[20] Q=execute_to_memory_BRANCH_CALC[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38059.11-38065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[21] Q=execute_to_memory_BRANCH_CALC[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38067.11-38073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[22] Q=execute_to_memory_BRANCH_CALC[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38075.11-38081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[23] Q=execute_to_memory_BRANCH_CALC[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38083.11-38089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[24] Q=execute_to_memory_BRANCH_CALC[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38091.11-38097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[25] Q=execute_to_memory_BRANCH_CALC[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38099.11-38105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[26] Q=execute_to_memory_BRANCH_CALC[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38107.11-38113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[27] Q=execute_to_memory_BRANCH_CALC[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38115.11-38121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[28] Q=execute_to_memory_BRANCH_CALC[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38123.11-38129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[29] Q=execute_to_memory_BRANCH_CALC[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38131.11-38137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[2] Q=execute_to_memory_BRANCH_CALC[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37915.11-37921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[30] Q=execute_to_memory_BRANCH_CALC[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38139.11-38145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[31] Q=execute_to_memory_BRANCH_CALC[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:38147.11-38153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[3] Q=execute_to_memory_BRANCH_CALC[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37923.11-37929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[4] Q=execute_to_memory_BRANCH_CALC[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37931.11-37937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[5] Q=execute_to_memory_BRANCH_CALC[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37939.11-37945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[6] Q=execute_to_memory_BRANCH_CALC[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37947.11-37953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[7] Q=execute_to_memory_BRANCH_CALC[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37955.11-37961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[8] Q=execute_to_memory_BRANCH_CALC[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37963.11-37969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BranchPlugin_branchAdder_1[9] Q=execute_to_memory_BRANCH_CALC[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_CALC_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37971.11-37977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_BRANCH_DO Q=execute_to_memory_BRANCH_DO SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BRANCH_DO_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37899.11-37905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_BYPASSABLE_MEMORY_STAGE Q=execute_to_memory_BYPASSABLE_MEMORY_STAGE SP=memory_arbitration_isStuck_i
.cname execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37891.11-37897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_ENV_CTRL[0] Q=execute_to_memory_ENV_CTRL SP=memory_arbitration_isStuck_i
.cname execute_to_memory_ENV_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37883.11-37889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] Q=execute_to_memory_INSTRUCTION[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37843.11-37849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] Q=execute_to_memory_INSTRUCTION[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37851.11-37857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION[14] Q=execute_to_memory_INSTRUCTION[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37859.11-37865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION[28] Q=execute_to_memory_INSTRUCTION[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37867.11-37873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION[29] Q=execute_to_memory_INSTRUCTION[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37875.11-37881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0_mod_Q[1] Q=execute_to_memory_INSTRUCTION[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37819.11-37825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0_mod_Q[0] Q=execute_to_memory_INSTRUCTION[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37827.11-37833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] Q=execute_to_memory_INSTRUCTION[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_INSTRUCTION_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37835.11-37841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_IS_DIV Q=execute_to_memory_IS_DIV SP=memory_arbitration_isStuck_i
.cname execute_to_memory_IS_DIV_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37811.11-37817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_IS_MUL Q=execute_to_memory_IS_MUL SP=memory_arbitration_isStuck_i
.cname execute_to_memory_IS_MUL_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37803.11-37809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_MEMORY_ENABLE Q=execute_to_memory_MEMORY_ENABLE SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_ENABLE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37795.11-37801.2"
.subckt LUT4 A=N_721 B=N_729 C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_execute_MEMORY_STORE_DATA_RF[12]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44859.8-44865.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_723 B=N_731 C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_execute_MEMORY_STORE_DATA_RF[14]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44851.8-44857.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_724 B=N_732 C=decode_to_execute_INSTRUCTION[12] D=decode_to_execute_INSTRUCTION[13] Z=_zz_execute_MEMORY_STORE_DATA_RF[15]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44867.8-44873.2"
.param INIT "0xCCCA"
.subckt LUT4 A=N_724 B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_14[7] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF[23]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45181.8-45187.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1059 B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_14[12] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF[28]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44764.8-44770.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1061 B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_14[14] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF[30]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44772.8-44778.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_1062 B=decode_to_execute_INSTRUCTION[13] C=dsp_join_kb_14[15] D=GND_0 Z=_zz_execute_MEMORY_STORE_DATA_RF[31]
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44780.8-44786.2"
.param INIT "0xE2E2"
.subckt LUT4 A=N_721 B=N_729 C=decode_to_execute_INSTRUCTION[12] D=GND_0 Z=N_1059
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45125.8-45131.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_723 B=N_731 C=decode_to_execute_INSTRUCTION[12] D=GND_0 Z=N_1061
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45133.8-45139.2"
.param INIT "0xCACA"
.subckt LUT4 A=N_724 B=N_732 C=decode_to_execute_INSTRUCTION[12] D=GND_0 Z=N_1062
.cname execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45141.8-45147.2"
.param INIT "0xCACA"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_717 Q=execute_to_memory_MEMORY_STORE_DATA_RF[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37539.11-37545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[10] Q=execute_to_memory_MEMORY_STORE_DATA_RF[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37619.11-37625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[11] Q=execute_to_memory_MEMORY_STORE_DATA_RF[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37627.11-37633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[12] Q=execute_to_memory_MEMORY_STORE_DATA_RF[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37635.11-37641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[13] Q=execute_to_memory_MEMORY_STORE_DATA_RF[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37643.11-37649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[14] Q=execute_to_memory_MEMORY_STORE_DATA_RF[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37651.11-37657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[15] Q=execute_to_memory_MEMORY_STORE_DATA_RF[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37659.11-37665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[16] Q=execute_to_memory_MEMORY_STORE_DATA_RF[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37667.11-37673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[17] Q=execute_to_memory_MEMORY_STORE_DATA_RF[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37675.11-37681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[18] Q=execute_to_memory_MEMORY_STORE_DATA_RF[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37683.11-37689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[19] Q=execute_to_memory_MEMORY_STORE_DATA_RF[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37691.11-37697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_718 Q=execute_to_memory_MEMORY_STORE_DATA_RF[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37547.11-37553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[20] Q=execute_to_memory_MEMORY_STORE_DATA_RF[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37699.11-37705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[21] Q=execute_to_memory_MEMORY_STORE_DATA_RF[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37707.11-37713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[22] Q=execute_to_memory_MEMORY_STORE_DATA_RF[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37715.11-37721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[23] Q=execute_to_memory_MEMORY_STORE_DATA_RF[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37723.11-37729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[24] Q=execute_to_memory_MEMORY_STORE_DATA_RF[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37731.11-37737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[25] Q=execute_to_memory_MEMORY_STORE_DATA_RF[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37739.11-37745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[26] Q=execute_to_memory_MEMORY_STORE_DATA_RF[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37747.11-37753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[27] Q=execute_to_memory_MEMORY_STORE_DATA_RF[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37755.11-37761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[28] Q=execute_to_memory_MEMORY_STORE_DATA_RF[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37763.11-37769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[29] Q=execute_to_memory_MEMORY_STORE_DATA_RF[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37771.11-37777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_719 Q=execute_to_memory_MEMORY_STORE_DATA_RF[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37555.11-37561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[30] Q=execute_to_memory_MEMORY_STORE_DATA_RF[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37779.11-37785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[31] Q=execute_to_memory_MEMORY_STORE_DATA_RF[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37787.11-37793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_RS2[3] Q=execute_to_memory_MEMORY_STORE_DATA_RF[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37563.11-37569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_721 Q=execute_to_memory_MEMORY_STORE_DATA_RF[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37571.11-37577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_722 Q=execute_to_memory_MEMORY_STORE_DATA_RF[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37579.11-37585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_723 Q=execute_to_memory_MEMORY_STORE_DATA_RF[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37587.11-37593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_724 Q=execute_to_memory_MEMORY_STORE_DATA_RF[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37595.11-37601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[8] Q=execute_to_memory_MEMORY_STORE_DATA_RF[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37603.11-37609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_MEMORY_STORE_DATA_RF[9] Q=execute_to_memory_MEMORY_STORE_DATA_RF[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_STORE_DATA_RF_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37611.11-37617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_MEMORY_WR Q=execute_to_memory_MEMORY_WR SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MEMORY_WR_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37531.11-37537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[0] Q=execute_MUL_HL_0[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37139.11-37145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[10] Q=execute_MUL_HL_0[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37219.11-37225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[11] Q=execute_MUL_HL_0[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37227.11-37233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[12] Q=execute_MUL_HL_0[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37235.11-37241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[13] Q=execute_MUL_HL_0[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37243.11-37249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[14] Q=execute_MUL_HL_0[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37251.11-37257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[15] Q=execute_MUL_HL_0[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37259.11-37265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[16] Q=execute_MUL_HL_0[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37267.11-37273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[17] Q=execute_MUL_HL_0[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37275.11-37281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[18] Q=execute_MUL_HL_0[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37283.11-37289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[19] Q=execute_MUL_HL_0[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37291.11-37297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[1] Q=execute_MUL_HL_0[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37147.11-37153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[20] Q=execute_MUL_HL_0[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37299.11-37305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[21] Q=execute_MUL_HL_0[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37307.11-37313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[22] Q=execute_MUL_HL_0[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37315.11-37321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[23] Q=execute_MUL_HL_0[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37323.11-37329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[24] Q=execute_MUL_HL_0[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37331.11-37337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[25] Q=execute_MUL_HL_0[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37339.11-37345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[26] Q=execute_MUL_HL_0[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37347.11-37353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[27] Q=execute_MUL_HL_0[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37355.11-37361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[28] Q=execute_MUL_HL_0[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37363.11-37369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[29] Q=execute_MUL_HL_0[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37371.11-37377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[2] Q=execute_MUL_HL_0[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37155.11-37161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[30] Q=execute_MUL_HL_0[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37379.11-37385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[31] Q=execute_MUL_HL_0[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37387.11-37393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[32] Q=execute_MUL_HL_0[32] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37395.11-37401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[33] Q=execute_MUL_HL_0[33] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37403.11-37409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[34] Q=execute_MUL_HL_0[34] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37411.11-37417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[35] Q=execute_MUL_HL_0[35] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37419.11-37425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[36] Q=execute_MUL_HL_0[36] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37427.11-37433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[37] Q=execute_MUL_HL_0[37] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37435.11-37441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[38] Q=execute_MUL_HL_0[38] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37443.11-37449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[39] Q=execute_MUL_HL_0[39] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37451.11-37457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[3] Q=execute_MUL_HL_0[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37163.11-37169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[40] Q=execute_MUL_HL_0[40] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37459.11-37465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[41] Q=execute_MUL_HL_0[41] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37467.11-37473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[42] Q=execute_MUL_HL_0[42] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37475.11-37481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[43] Q=execute_MUL_HL_0[43] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37483.11-37489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[44] Q=execute_MUL_HL_0[44] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37491.11-37497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[45] Q=execute_MUL_HL_0[45] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37499.11-37505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[46] Q=execute_MUL_HL_0[46] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37507.11-37513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[47] Q=execute_MUL_HL_0[47] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37515.11-37521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[48] Q=execute_MUL_HL_0[48] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37523.11-37529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[4] Q=execute_MUL_HL_0[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37171.11-37177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[5] Q=execute_MUL_HL_0[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37179.11-37185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[6] Q=execute_MUL_HL_0[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37187.11-37193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[7] Q=execute_MUL_HL_0[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37195.11-37201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[8] Q=execute_MUL_HL_0[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37203.11-37209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HL[9] Q=execute_MUL_HL_0[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_HL_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37211.11-37217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[0] Q=execute_MUL_LH_0[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36747.11-36753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[10] Q=execute_MUL_LH_0[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36827.11-36833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[11] Q=execute_MUL_LH_0[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36835.11-36841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[12] Q=execute_MUL_LH_0[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36843.11-36849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[13] Q=execute_MUL_LH_0[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36851.11-36857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[14] Q=execute_MUL_LH_0[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36859.11-36865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[15] Q=execute_MUL_LH_0[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36867.11-36873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[16] Q=execute_MUL_LH_0[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36875.11-36881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[17] Q=execute_MUL_LH_0[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36883.11-36889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[18] Q=execute_MUL_LH_0[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36891.11-36897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[19] Q=execute_MUL_LH_0[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36899.11-36905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[1] Q=execute_MUL_LH_0[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36755.11-36761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[20] Q=execute_MUL_LH_0[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36907.11-36913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[21] Q=execute_MUL_LH_0[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36915.11-36921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[22] Q=execute_MUL_LH_0[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36923.11-36929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[23] Q=execute_MUL_LH_0[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36931.11-36937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[24] Q=execute_MUL_LH_0[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36939.11-36945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[25] Q=execute_MUL_LH_0[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36947.11-36953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[26] Q=execute_MUL_LH_0[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36955.11-36961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[27] Q=execute_MUL_LH_0[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36963.11-36969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[28] Q=execute_MUL_LH_0[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36971.11-36977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[29] Q=execute_MUL_LH_0[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36979.11-36985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[2] Q=execute_MUL_LH_0[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36763.11-36769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[30] Q=execute_MUL_LH_0[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36987.11-36993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[31] Q=execute_MUL_LH_0[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36995.11-37001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[32] Q=execute_MUL_LH_0[32] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37003.11-37009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[33] Q=execute_MUL_LH_0[33] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37011.11-37017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[34] Q=execute_MUL_LH_0[34] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37019.11-37025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[35] Q=execute_MUL_LH_0[35] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37027.11-37033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[36] Q=execute_MUL_LH_0[36] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37035.11-37041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[37] Q=execute_MUL_LH_0[37] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37043.11-37049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[38] Q=execute_MUL_LH_0[38] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37051.11-37057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[39] Q=execute_MUL_LH_0[39] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37059.11-37065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[3] Q=execute_MUL_LH_0[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36771.11-36777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[40] Q=execute_MUL_LH_0[40] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37067.11-37073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[41] Q=execute_MUL_LH_0[41] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37075.11-37081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[42] Q=execute_MUL_LH_0[42] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37083.11-37089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[43] Q=execute_MUL_LH_0[43] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37091.11-37097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[44] Q=execute_MUL_LH_0[44] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37099.11-37105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[45] Q=execute_MUL_LH_0[45] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37107.11-37113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[46] Q=execute_MUL_LH_0[46] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37115.11-37121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[47] Q=execute_MUL_LH_0[47] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37123.11-37129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[48] Q=execute_MUL_LH_0[48] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:37131.11-37137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[4] Q=execute_MUL_LH_0[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36779.11-36785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[5] Q=execute_MUL_LH_0[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36787.11-36793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[6] Q=execute_MUL_LH_0[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36795.11-36801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[7] Q=execute_MUL_LH_0[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36803.11-36809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[8] Q=execute_MUL_LH_0[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36811.11-36817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LH[9] Q=execute_MUL_LH_0[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LH_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36819.11-36825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[0] Q=memory_MUL_LOW_0_scalar SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36491.11-36497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[10] Q=execute_MUL_LL_0[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36571.11-36577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[11] Q=execute_MUL_LL_0[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36579.11-36585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[12] Q=execute_MUL_LL_0[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36587.11-36593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[13] Q=execute_MUL_LL_0[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36595.11-36601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[14] Q=execute_MUL_LL_0[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36603.11-36609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[15] Q=execute_MUL_LL_0[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36611.11-36617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[16] Q=execute_MUL_LL_0[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36619.11-36625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[17] Q=execute_MUL_LL_0[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36627.11-36633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[18] Q=execute_MUL_LL_0[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36635.11-36641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[19] Q=execute_MUL_LL_0[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36643.11-36649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[1] Q=execute_MUL_LL_0[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36499.11-36505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[20] Q=execute_MUL_LL_0[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36651.11-36657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[21] Q=execute_MUL_LL_0[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36659.11-36665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[22] Q=execute_MUL_LL_0[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36667.11-36673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[23] Q=execute_MUL_LL_0[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36675.11-36681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[24] Q=execute_MUL_LL_0[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36683.11-36689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[25] Q=execute_MUL_LL_0[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36691.11-36697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[26] Q=execute_MUL_LL_0[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36699.11-36705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[27] Q=execute_MUL_LL_0[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36707.11-36713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[28] Q=execute_MUL_LL_0[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36715.11-36721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[29] Q=execute_MUL_LL_0[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36723.11-36729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[2] Q=execute_MUL_LL_0[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36507.11-36513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[30] Q=execute_MUL_LL_0[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36731.11-36737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[31] Q=execute_MUL_LL_0[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36739.11-36745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[3] Q=execute_MUL_LL_0[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36515.11-36521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[4] Q=execute_MUL_LL_0[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36523.11-36529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[5] Q=execute_MUL_LL_0[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36531.11-36537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[6] Q=execute_MUL_LL_0[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36539.11-36545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[7] Q=execute_MUL_LL_0[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36547.11-36553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[8] Q=execute_MUL_LL_0[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36555.11-36561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_LL[9] Q=execute_MUL_LL_0[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_MUL_LL_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36563.11-36569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[2] Q=execute_to_memory_PC[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36315.11-36321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[3] Q=execute_to_memory_PC[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36323.11-36329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[4] Q=execute_to_memory_PC[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36331.11-36337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[6] Q=execute_to_memory_PC[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36339.11-36345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[5] Q=execute_to_memory_PC[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36347.11-36353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[7] Q=execute_to_memory_PC[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36355.11-36361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[8] Q=execute_to_memory_PC[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36363.11-36369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[9] Q=execute_to_memory_PC[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36371.11-36377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[6] Q=execute_to_memory_PC[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36379.11-36385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[10] Q=execute_to_memory_PC[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36387.11-36393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[7] Q=execute_to_memory_PC[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36395.11-36401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[11] Q=execute_to_memory_PC[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36403.11-36409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[12] Q=execute_to_memory_PC[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36411.11-36417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[13] Q=execute_to_memory_PC[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36419.11-36425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[14] Q=execute_to_memory_PC[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36427.11-36433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[8] Q=execute_to_memory_PC[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36435.11-36441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[15] Q=execute_to_memory_PC[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36443.11-36449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[16] Q=execute_to_memory_PC[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36451.11-36457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[17] Q=execute_to_memory_PC[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36459.11-36465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_mod_0 Q=execute_to_memory_PC[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36467.11-36473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[0] Q=execute_to_memory_PC[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36251.11-36257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[19] Q=execute_to_memory_PC[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36475.11-36481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[9] Q=execute_to_memory_PC[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36483.11-36489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[0] Q=execute_to_memory_PC[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36259.11-36265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[1] Q=execute_to_memory_PC[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36267.11-36273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[2] Q=execute_to_memory_PC[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36275.11-36281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[3] Q=execute_to_memory_PC[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36283.11-36289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[4] Q=execute_to_memory_PC[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36291.11-36297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_mod[5] Q=execute_to_memory_PC[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36299.11-36305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_PC_0_0_mod[1] Q=execute_to_memory_PC[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_PC_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36307.11-36313.2"
.subckt LUT4 A=N_764 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[14] Z=_zz_decode_RS2[14]
.cname execute_to_memory_REGFILE_WRITE_DATA_RNO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44199.8-44205.2"
.param INIT "0x2E22"
.subckt LUT4 A=N_778 B=_zz_decode_RS2_sn_N_5 C=decode_to_execute_ALU_CTRL[0] D=execute_SrcPlugin_addSub[28] Z=_zz_decode_RS2[28]
.cname execute_to_memory_REGFILE_WRITE_DATA_RNO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44183.8-44189.2"
.param INIT "0x2E22"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[0] Q=execute_to_memory_REGFILE_WRITE_DATA[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35995.11-36001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[10] Q=execute_to_memory_REGFILE_WRITE_DATA[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36075.11-36081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[11] Q=execute_to_memory_REGFILE_WRITE_DATA[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36083.11-36089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[12] Q=execute_to_memory_REGFILE_WRITE_DATA[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36091.11-36097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[13] Q=execute_to_memory_REGFILE_WRITE_DATA[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36099.11-36105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[14] Q=execute_to_memory_REGFILE_WRITE_DATA[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36107.11-36113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[15] Q=execute_to_memory_REGFILE_WRITE_DATA[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36115.11-36121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[16] Q=execute_to_memory_REGFILE_WRITE_DATA[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36123.11-36129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[17] Q=execute_to_memory_REGFILE_WRITE_DATA[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36131.11-36137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[18] Q=execute_to_memory_REGFILE_WRITE_DATA[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36139.11-36145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[19] Q=execute_to_memory_REGFILE_WRITE_DATA[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36147.11-36153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[1] Q=execute_to_memory_REGFILE_WRITE_DATA[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36003.11-36009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[20] Q=execute_to_memory_REGFILE_WRITE_DATA[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36155.11-36161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[21] Q=execute_to_memory_REGFILE_WRITE_DATA[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36163.11-36169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[22] Q=execute_to_memory_REGFILE_WRITE_DATA[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36171.11-36177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[23] Q=execute_to_memory_REGFILE_WRITE_DATA[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36179.11-36185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[24] Q=execute_to_memory_REGFILE_WRITE_DATA[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36187.11-36193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[25] Q=execute_to_memory_REGFILE_WRITE_DATA[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36195.11-36201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[26] Q=execute_to_memory_REGFILE_WRITE_DATA[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36203.11-36209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[27] Q=execute_to_memory_REGFILE_WRITE_DATA[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36211.11-36217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[28] Q=execute_to_memory_REGFILE_WRITE_DATA[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36219.11-36225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[29] Q=execute_to_memory_REGFILE_WRITE_DATA[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36227.11-36233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[2] Q=execute_to_memory_REGFILE_WRITE_DATA[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36011.11-36017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[30] Q=execute_to_memory_REGFILE_WRITE_DATA[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36235.11-36241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[31] Q=execute_to_memory_REGFILE_WRITE_DATA[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36243.11-36249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[3] Q=execute_to_memory_REGFILE_WRITE_DATA[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36019.11-36025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[4] Q=execute_to_memory_REGFILE_WRITE_DATA[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36027.11-36033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[5] Q=execute_to_memory_REGFILE_WRITE_DATA[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36035.11-36041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[6] Q=execute_to_memory_REGFILE_WRITE_DATA[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36043.11-36049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[7] Q=execute_to_memory_REGFILE_WRITE_DATA[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36051.11-36057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[8] Q=execute_to_memory_REGFILE_WRITE_DATA[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36059.11-36065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2[9] Q=execute_to_memory_REGFILE_WRITE_DATA[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_DATA_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:36067.11-36073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_REGFILE_WRITE_VALID Q=execute_to_memory_REGFILE_WRITE_VALID SP=memory_arbitration_isStuck_i
.cname execute_to_memory_REGFILE_WRITE_VALID_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35987.11-35993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_SHIFT_CTRL[0] Q=execute_to_memory_SHIFT_CTRL[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35971.11-35977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=decode_to_execute_SHIFT_CTRL[1] Q=execute_to_memory_SHIFT_CTRL[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_CTRL_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35979.11-35985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[0] Q=execute_to_memory_SHIFT_RIGHT[0] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35715.11-35721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[10] Q=execute_to_memory_SHIFT_RIGHT[10] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35795.11-35801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[11] Q=execute_to_memory_SHIFT_RIGHT[11] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35803.11-35809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[12] Q=execute_to_memory_SHIFT_RIGHT[12] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35811.11-35817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[13] Q=execute_to_memory_SHIFT_RIGHT[13] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35819.11-35825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[14] Q=execute_to_memory_SHIFT_RIGHT[14] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35827.11-35833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[15] Q=execute_to_memory_SHIFT_RIGHT[15] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35835.11-35841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[16] Q=execute_to_memory_SHIFT_RIGHT[16] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35843.11-35849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[17] Q=execute_to_memory_SHIFT_RIGHT[17] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35851.11-35857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[18] Q=execute_to_memory_SHIFT_RIGHT[18] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35859.11-35865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[19] Q=execute_to_memory_SHIFT_RIGHT[19] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35867.11-35873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[1] Q=execute_to_memory_SHIFT_RIGHT[1] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35723.11-35729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[20] Q=execute_to_memory_SHIFT_RIGHT[20] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35875.11-35881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[21] Q=execute_to_memory_SHIFT_RIGHT[21] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35883.11-35889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[22] Q=execute_to_memory_SHIFT_RIGHT[22] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35891.11-35897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[23] Q=execute_to_memory_SHIFT_RIGHT[23] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35899.11-35905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[24] Q=execute_to_memory_SHIFT_RIGHT[24] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35907.11-35913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[25] Q=execute_to_memory_SHIFT_RIGHT[25] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35915.11-35921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[26] Q=execute_to_memory_SHIFT_RIGHT[26] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35923.11-35929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[27] Q=execute_to_memory_SHIFT_RIGHT[27] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35931.11-35937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[28] Q=execute_to_memory_SHIFT_RIGHT[28] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35939.11-35945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[29] Q=execute_to_memory_SHIFT_RIGHT[29] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35947.11-35953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[2] Q=execute_to_memory_SHIFT_RIGHT[2] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35731.11-35737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[30] Q=execute_to_memory_SHIFT_RIGHT[30] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35955.11-35961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[31] Q=execute_to_memory_SHIFT_RIGHT[31] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35963.11-35969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[3] Q=execute_to_memory_SHIFT_RIGHT[3] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35739.11-35745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[4] Q=execute_to_memory_SHIFT_RIGHT[4] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35747.11-35753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[5] Q=execute_to_memory_SHIFT_RIGHT[5] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35755.11-35761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[6] Q=execute_to_memory_SHIFT_RIGHT[6] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35763.11-35769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[7] Q=execute_to_memory_SHIFT_RIGHT[7] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35771.11-35777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[8] Q=execute_to_memory_SHIFT_RIGHT[8] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35779.11-35785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_execute_SHIFT_RIGHT_1[9] Q=execute_to_memory_SHIFT_RIGHT[9] SP=memory_arbitration_isStuck_i
.cname execute_to_memory_SHIFT_RIGHT_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35787.11-35793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=main_basesoc_uart_irq Q=externalInterruptArray_regNext[0] SP=VCC
.cname externalInterruptArray_regNext_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35699.11-35705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=main_basesoc_timer_irq Q=externalInterruptArray_regNext[1] SP=VCC
.cname externalInterruptArray_regNext_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35707.11-35713.2"
.subckt LUT4 A=_zz_7 B=memory_to_writeBack_INSTRUCTION[7] C=GND_0 D=GND_0 Z=lastStageRegFileWrite_payload_address[0]
.cname lastStageRegFileWrite_payload_address_cZ[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45531.8-45537.2"
.param INIT "0x4444"
.subckt LUT4 A=_zz_7 B=lastStageRegFileWrite_valid_2 C=GND_0 D=GND_0 Z=lastStageRegFileWrite_valid
.cname lastStageRegFileWrite_valid_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43831.8-43837.2"
.param INIT "0xEEEE"
.subckt LUT4 A=builder_csr_bankarray_csrbank0_reset0_re_1z B=sys_rst C=GND_0 D=GND_0 Z=main_basesoc_reset_storage_0_sqmuxa_1z
.cname main_basesoc_reset_storage_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43557.8-43563.2"
.param INIT "0x2222"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r23 D=sys_rst Z=main_basesoc_timer_pending_r_0_sqmuxa_1z
.cname main_basesoc_timer_pending_r_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43503.8-43509.2"
.param INIT "0x0080"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_csrbank2_sel C=builder_csr_bankarray_interface2_bank_bus_dat_r20 D=sys_rst Z=main_basesoc_timer_update_value_storage_0_sqmuxa_1z
.cname main_basesoc_timer_update_value_storage_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43512.8-43518.2"
.param INIT "0x0080"
.subckt LUT4 A=builder_basesoc_we B=builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa C=sys_rst D=GND_0 Z=main_basesoc_uart_pending_r_0_sqmuxa_1z
.cname main_basesoc_uart_pending_r_0_sqmuxa
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:43521.8-43527.2"
.param INIT "0x0808"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[0] Q=dsp_join_kb_15[1] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35443.11-35449.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[10] Q=dsp_join_kb_15[11] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35523.11-35529.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[11] Q=dsp_join_kb_15[12] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35531.11-35537.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[12] Q=dsp_join_kb_15[13] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35539.11-35545.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[13] Q=dsp_join_kb_15[14] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35547.11-35553.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[14] Q=dsp_join_kb_15[15] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35555.11-35561.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[15] Q=dsp_join_kb_15[16] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35563.11-35569.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[16] Q=dsp_join_kb_15[17] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35571.11-35577.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[17] Q=dsp_join_kb_15[18] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35579.11-35585.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[18] Q=dsp_join_kb_15[19] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35587.11-35593.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[19] Q=dsp_join_kb_15[20] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35595.11-35601.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[1] Q=dsp_join_kb_15[2] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35451.11-35457.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[20] Q=dsp_join_kb_15[21] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35603.11-35609.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[21] Q=dsp_join_kb_15[22] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35611.11-35617.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[22] Q=dsp_join_kb_15[23] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35619.11-35625.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[23] Q=dsp_join_kb_15[24] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35627.11-35633.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[24] Q=dsp_join_kb_15[25] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35635.11-35641.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[25] Q=dsp_join_kb_15[26] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35643.11-35649.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[26] Q=dsp_join_kb_15[27] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35651.11-35657.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[27] Q=dsp_join_kb_15[28] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35659.11-35665.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[28] Q=dsp_join_kb_15[29] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35667.11-35673.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[29] Q=dsp_join_kb_15[30] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35675.11-35681.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[2] Q=dsp_join_kb_15[3] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35459.11-35465.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[30] Q=dsp_join_kb_15[31] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35683.11-35689.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[31] Q=dsp_join_kb_15[32] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35691.11-35697.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[3] Q=dsp_join_kb_15[4] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35467.11-35473.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[4] Q=dsp_join_kb_15[5] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35475.11-35481.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[5] Q=dsp_join_kb_15[6] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35483.11-35489.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[6] Q=dsp_join_kb_15[7] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35491.11-35497.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[7] Q=dsp_join_kb_15[8] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35499.11-35505.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[8] Q=dsp_join_kb_15[9] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35507.11-35513.2"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=memory_DivPlugin_accumulator_7[9] Q=dsp_join_kb_15[10] SP=memory_DivPlugin_rs1_0_sqmuxa
.cname memory_DivPlugin_accumulator[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35515.11-35521.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[0] Q=un2_memory_DivPlugin_div_counter_valueNext_0[0] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35395.11-35401.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[1] Q=un2_memory_DivPlugin_div_counter_valueNext_0[1] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35403.11-35409.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[2] Q=un2_memory_DivPlugin_div_counter_valueNext_0[2] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35411.11-35417.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[3] Q=un2_memory_DivPlugin_div_counter_valueNext_0[3] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35419.11-35425.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[4] Q=un2_memory_DivPlugin_div_counter_valueNext_0[4] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35427.11-35433.2"
.subckt FD1P3IX CD=when_DBusCachedPlugin_l458_RNIT1AA1 CK=sys_clk_0 D=un2_memory_DivPlugin_div_counter_valueNext[5] Q=un2_memory_DivPlugin_div_counter_valueNext_0[5] SP=VCC
.cname memory_DivPlugin_div_counter_value_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35435.11-35441.2"
.subckt LUT4 A=memory_DivPlugin_div_done B=when_MulDivIterativePlugin_l151_3 C=un2_memory_DivPlugin_div_counter_valueNext_0[2] D=un2_memory_DivPlugin_div_counter_valueNext_0[1] Z=fb_0
.cname memory_DivPlugin_div_done.fb
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31481.8-31487.2"
.param INIT "0xAAAE"
.subckt FD1P3IX CD=memory_arbitration_isStuck_i CK=sys_clk_0 D=fb_0 Q=memory_DivPlugin_div_done SP=VCC
.cname memory_DivPlugin_div_done_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35387.11-35393.2"
.subckt LUT4 A=_zz_memory_DivPlugin_rs1 B=_zz_memory_DivPlugin_rs2 C=decode_to_execute_INSTRUCTION[13] D=un6_memory_DivPlugin_div_needRevert Z=memory_DivPlugin_div_needRevert_2
.cname memory_DivPlugin_div_needRevert_2_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44261.8-44267.2"
.param INIT "0x00A6"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_div_needRevert_2 Q=memory_DivPlugin_div_needRevert SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_div_needRevert_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35379.11-35385.2"
.subckt LUT4 A=memory_DivPlugin_rs1_0_sqmuxa B=when_MulDivIterativePlugin_l151_3 C=un2_memory_DivPlugin_div_counter_valueNext_0[2] D=un2_memory_DivPlugin_div_counter_valueNext_0[1] Z=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_0_sqmuxa_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45743.8-45749.2"
.param INIT "0x0008"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[0] Q=memory_DivPlugin_div_result_mod_Q[0] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35123.11-35129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[10] Q=memory_DivPlugin_div_result_mod_Q[10] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35203.11-35209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[11] Q=memory_DivPlugin_div_result_mod_Q[11] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35211.11-35217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[12] Q=memory_DivPlugin_div_result_mod_Q[12] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35219.11-35225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[13] Q=memory_DivPlugin_div_result_mod_Q[13] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35227.11-35233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[14] Q=memory_DivPlugin_div_result_mod_Q[14] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35235.11-35241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[15] Q=memory_DivPlugin_div_result_mod_Q[15] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35243.11-35249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[16] Q=memory_DivPlugin_div_result_mod_Q[16] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35251.11-35257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[17] Q=memory_DivPlugin_div_result_mod_Q[17] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35259.11-35265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[18] Q=memory_DivPlugin_div_result_mod_Q[18] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35267.11-35273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[19] Q=memory_DivPlugin_div_result_mod_Q[19] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35275.11-35281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[1] Q=memory_DivPlugin_div_result_mod_Q[1] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35131.11-35137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[20] Q=memory_DivPlugin_div_result_mod_Q[20] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35283.11-35289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[21] Q=memory_DivPlugin_div_result_mod_Q[21] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35291.11-35297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[22] Q=memory_DivPlugin_div_result_mod_Q[22] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35299.11-35305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[23] Q=memory_DivPlugin_div_result_mod_Q[23] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35307.11-35313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[24] Q=memory_DivPlugin_div_result_mod_Q[24] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35315.11-35321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[25] Q=memory_DivPlugin_div_result_mod_Q[25] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35323.11-35329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[26] Q=memory_DivPlugin_div_result_mod_Q[26] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35331.11-35337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[27] Q=memory_DivPlugin_div_result_mod_Q[27] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35339.11-35345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[28] Q=memory_DivPlugin_div_result_mod_Q[28] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35347.11-35353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[29] Q=memory_DivPlugin_div_result_mod_Q[29] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35355.11-35361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[2] Q=memory_DivPlugin_div_result_mod_Q[2] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35139.11-35145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[30] Q=memory_DivPlugin_div_result_mod_Q[30] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35363.11-35369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[31] Q=memory_DivPlugin_div_result_mod_Q[31] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35371.11-35377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[3] Q=memory_DivPlugin_div_result_mod_Q[3] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35147.11-35153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[4] Q=memory_DivPlugin_div_result_mod_Q[4] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35155.11-35161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[5] Q=memory_DivPlugin_div_result_mod_Q[5] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35163.11-35169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[6] Q=memory_DivPlugin_div_result_mod_Q[6] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35171.11-35177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[7] Q=memory_DivPlugin_div_result_mod_Q[7] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35179.11-35185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[8] Q=memory_DivPlugin_div_result_mod_Q[8] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35187.11-35193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_memory_DivPlugin_div_result_3[9] Q=memory_DivPlugin_div_result_mod_Q[9] SP=memory_DivPlugin_div_result_0_sqmuxa
.cname memory_DivPlugin_div_result_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35195.11-35201.2"
.subckt CCU2 A0=VCC A1=dsp_join_kb_15[0] B0=VCC B1=memory_DivPlugin_rs2_1_0_0[0] C0=VCC C1=VCC CIN=GND_0 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S0 S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S1
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48093.8-48106.2"
.param INIT0 "50CC"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[11] A1=dsp_join_kb_15[12] B0=memory_DivPlugin_rs2_1_0_0[11] B1=memory_DivPlugin_rs2_1_0_0[12] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_10 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_12 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[11] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47986.8-47999.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[13] A1=dsp_join_kb_15[14] B0=memory_DivPlugin_rs2_1_0_0[13] B1=memory_DivPlugin_rs2_1_0_0[14] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_12 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_14 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[13] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47968.8-47981.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[15] A1=dsp_join_kb_15[16] B0=memory_DivPlugin_rs2_1_0_0[15] B1=memory_DivPlugin_rs2_1_0_0[16] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_14 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_16 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[15] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47950.8-47963.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[17] A1=dsp_join_kb_15[18] B0=memory_DivPlugin_rs2_1_0_0[17] B1=memory_DivPlugin_rs2_1_0_0[18] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_16 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_18 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[17] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47932.8-47945.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[19] A1=dsp_join_kb_15[20] B0=memory_DivPlugin_rs2_1_0_0[19] B1=memory_DivPlugin_rs2_1_0_0[20] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_18 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_20 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[19] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47914.8-47927.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[1] A1=dsp_join_kb_15[2] B0=memory_DivPlugin_rs2_1_0_0[1] B1=memory_DivPlugin_rs2_1_0_0[2] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_2 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[1] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48076.8-48089.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[21] A1=dsp_join_kb_15[22] B0=memory_DivPlugin_rs2_1_0_0[21] B1=memory_DivPlugin_rs2_1_0_0[22] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_20 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_22 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[21] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47896.8-47909.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[23] A1=dsp_join_kb_15[24] B0=memory_DivPlugin_rs2_1_0_0[23] B1=memory_DivPlugin_rs2_1_0_0[24] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_22 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_24 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[23] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47878.8-47891.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[25] A1=dsp_join_kb_15[26] B0=memory_DivPlugin_rs2_1_0_0[25] B1=memory_DivPlugin_rs2_1_0_0[26] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_24 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_26 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[25] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47860.8-47873.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[27] A1=dsp_join_kb_15[28] B0=memory_DivPlugin_rs2_1_0_0[27] B1=memory_DivPlugin_rs2_1_0_0[28] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_26 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_28 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[27] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47842.8-47855.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[29] A1=dsp_join_kb_15[30] B0=memory_DivPlugin_rs2_1_0_0[29] B1=memory_DivPlugin_rs2_1_0_0[30] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_28 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_30 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[29] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47824.8-47837.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[31] A1=dsp_join_kb_15_i B0=memory_DivPlugin_rs2_1_0_0[31] B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_30 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0_COUT D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[31] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47806.8-47819.2"
.param INIT0 "90AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt INV A=dsp_join_kb_15[32] Z=dsp_join_kb_15_i
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0_RNO
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:31215.7-31218.2"
.subckt CCU2 A0=dsp_join_kb_15[3] A1=dsp_join_kb_15[4] B0=memory_DivPlugin_rs2_1_0_0[3] B1=memory_DivPlugin_rs2_1_0_0[4] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_2 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_4 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[3] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48058.8-48071.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[5] A1=dsp_join_kb_15[6] B0=memory_DivPlugin_rs2_1_0_0[5] B1=memory_DivPlugin_rs2_1_0_0[6] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_4 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_6 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[5] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48040.8-48053.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[7] A1=dsp_join_kb_15[8] B0=memory_DivPlugin_rs2_1_0_0[7] B1=memory_DivPlugin_rs2_1_0_0[8] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_6 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_8 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[7] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48022.8-48035.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_15[9] A1=dsp_join_kb_15[10] B0=memory_DivPlugin_rs2_1_0_0[9] B1=memory_DivPlugin_rs2_1_0_0[10] C0=VCC C1=VCC CIN=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_8 COUT=memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_10 D0=VCC D1=VCC S0=memory_DivPlugin_div_stage_0_remainderMinusDenominator[9] S1=memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]
.cname memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48004.8-48017.2"
.param INIT0 "90AA"
.param INIT1 "90AA"
.param INJECT "NO"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3876 Q=dsp_join_kb_15[0] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35115.11-35121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3535 Q=memory_DivPlugin_rs1[0] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34867.11-34873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3645 Q=memory_DivPlugin_rs1[10] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34947.11-34953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3656 Q=memory_DivPlugin_rs1[11] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34955.11-34961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3667 Q=memory_DivPlugin_rs1[12] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34963.11-34969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3678 Q=memory_DivPlugin_rs1[13] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34971.11-34977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3689 Q=memory_DivPlugin_rs1[14] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34979.11-34985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3700 Q=memory_DivPlugin_rs1[15] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34987.11-34993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3711 Q=memory_DivPlugin_rs1[16] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34995.11-35001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3722 Q=memory_DivPlugin_rs1[17] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35003.11-35009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3733 Q=memory_DivPlugin_rs1[18] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35011.11-35017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3744 Q=memory_DivPlugin_rs1[19] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35019.11-35025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3546 Q=memory_DivPlugin_rs1[1] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34875.11-34881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3755 Q=memory_DivPlugin_rs1[20] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35027.11-35033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3766 Q=memory_DivPlugin_rs1[21] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35035.11-35041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3777 Q=memory_DivPlugin_rs1[22] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35043.11-35049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3788 Q=memory_DivPlugin_rs1[23] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35051.11-35057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3799 Q=memory_DivPlugin_rs1[24] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35059.11-35065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3810 Q=memory_DivPlugin_rs1[25] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35067.11-35073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3821 Q=memory_DivPlugin_rs1[26] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35075.11-35081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3832 Q=memory_DivPlugin_rs1[27] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35083.11-35089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3843 Q=memory_DivPlugin_rs1[28] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35091.11-35097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3854 Q=memory_DivPlugin_rs1[29] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35099.11-35105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3557 Q=memory_DivPlugin_rs1[2] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34883.11-34889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3865 Q=memory_DivPlugin_rs1[30] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:35107.11-35113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3568 Q=memory_DivPlugin_rs1[3] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34891.11-34897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3579 Q=memory_DivPlugin_rs1[4] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34899.11-34905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3590 Q=memory_DivPlugin_rs1[5] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34907.11-34913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3601 Q=memory_DivPlugin_rs1[6] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34915.11-34921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3612 Q=memory_DivPlugin_rs1[7] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34923.11-34929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3623 Q=memory_DivPlugin_rs1[8] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34931.11-34937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_3634 Q=memory_DivPlugin_rs1[9] SP=memory_DivPlugin_accumulator_2_sqmuxa_i
.cname memory_DivPlugin_rs1_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34939.11-34945.2"
.subckt CCU2 A0=VCC A1=N_717 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=GND_0 COUT=memory_DivPlugin_rs2_1_cry_0 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1_cry_0_0_S0 S1=memory_DivPlugin_rs2_1[0]
.cname memory_DivPlugin_rs2_1_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48703.8-48716.2"
.param INIT0 "50CC"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=N_728 A1=N_729 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_10 COUT=memory_DivPlugin_rs2_1_cry_12 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[11] S1=memory_DivPlugin_rs2_1[12]
.cname memory_DivPlugin_rs2_1_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48596.8-48609.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=execute_RS2[13] A1=N_731 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_12 COUT=memory_DivPlugin_rs2_1_cry_14 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[13] S1=memory_DivPlugin_rs2_1[14]
.cname memory_DivPlugin_rs2_1_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48578.8-48591.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=N_732 A1=dsp_join_kb_14[0] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_14 COUT=memory_DivPlugin_rs2_1_cry_16 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[15] S1=memory_DivPlugin_rs2_1[16]
.cname memory_DivPlugin_rs2_1_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48560.8-48573.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[1] A1=dsp_join_kb_14[2] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_16 COUT=memory_DivPlugin_rs2_1_cry_18 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[17] S1=memory_DivPlugin_rs2_1[18]
.cname memory_DivPlugin_rs2_1_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48542.8-48555.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[3] A1=dsp_join_kb_14[4] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_18 COUT=memory_DivPlugin_rs2_1_cry_20 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[19] S1=memory_DivPlugin_rs2_1[20]
.cname memory_DivPlugin_rs2_1_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48524.8-48537.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=N_718 A1=N_719 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_0 COUT=memory_DivPlugin_rs2_1_cry_2 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[1] S1=memory_DivPlugin_rs2_1[2]
.cname memory_DivPlugin_rs2_1_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48686.8-48699.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[5] A1=dsp_join_kb_14[6] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_20 COUT=memory_DivPlugin_rs2_1_cry_22 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[21] S1=memory_DivPlugin_rs2_1[22]
.cname memory_DivPlugin_rs2_1_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48506.8-48519.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[7] A1=dsp_join_kb_14[8] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_22 COUT=memory_DivPlugin_rs2_1_cry_24 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[23] S1=memory_DivPlugin_rs2_1[24]
.cname memory_DivPlugin_rs2_1_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48488.8-48501.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[9] A1=dsp_join_kb_14[10] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_24 COUT=memory_DivPlugin_rs2_1_cry_26 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[25] S1=memory_DivPlugin_rs2_1[26]
.cname memory_DivPlugin_rs2_1_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48470.8-48483.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[11] A1=dsp_join_kb_14[12] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_26 COUT=memory_DivPlugin_rs2_1_cry_28 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[27] S1=memory_DivPlugin_rs2_1[28]
.cname memory_DivPlugin_rs2_1_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48452.8-48465.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[13] A1=dsp_join_kb_14[14] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_28 COUT=memory_DivPlugin_rs2_1_cry_30 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[29] S1=memory_DivPlugin_rs2_1[30]
.cname memory_DivPlugin_rs2_1_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48434.8-48447.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=execute_RS2[3] A1=N_721 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_2 COUT=memory_DivPlugin_rs2_1_cry_4 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[3] S1=memory_DivPlugin_rs2_1[4]
.cname memory_DivPlugin_rs2_1_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48668.8-48681.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=N_722 A1=N_723 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_4 COUT=memory_DivPlugin_rs2_1_cry_6 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[5] S1=memory_DivPlugin_rs2_1[6]
.cname memory_DivPlugin_rs2_1_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48650.8-48663.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=N_724 A1=execute_RS2[8] B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_6 COUT=memory_DivPlugin_rs2_1_cry_8 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[7] S1=memory_DivPlugin_rs2_1[8]
.cname memory_DivPlugin_rs2_1_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48632.8-48645.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=execute_RS2[9] A1=N_727 B0=_zz_memory_DivPlugin_rs2 B1=_zz_memory_DivPlugin_rs2 C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_8 COUT=memory_DivPlugin_rs2_1_cry_10 D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[9] S1=memory_DivPlugin_rs2_1[10]
.cname memory_DivPlugin_rs2_1_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48614.8-48627.2"
.param INIT0 "6000"
.param INIT1 "6000"
.param INJECT "NO"
.subckt CCU2 A0=dsp_join_kb_14[15] A1=VCC B0=decode_to_execute_IS_RS1_SIGNED B1=VCC C0=VCC C1=VCC CIN=memory_DivPlugin_rs2_1_cry_30 COUT=memory_DivPlugin_rs2_1_s_31_0_COUT D0=VCC D1=VCC S0=memory_DivPlugin_rs2_1[31] S1=memory_DivPlugin_rs2_1_s_31_0_S1
.cname memory_DivPlugin_rs2_1_s_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:48416.8-48429.2"
.param INIT0 "20AA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[0] Q=memory_DivPlugin_rs2_1_0_0[0] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34611.11-34617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[10] Q=memory_DivPlugin_rs2_1_0_0[10] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34691.11-34697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[11] Q=memory_DivPlugin_rs2_1_0_0[11] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34699.11-34705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[12] Q=memory_DivPlugin_rs2_1_0_0[12] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34707.11-34713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[13] Q=memory_DivPlugin_rs2_1_0_0[13] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34715.11-34721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[14] Q=memory_DivPlugin_rs2_1_0_0[14] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34723.11-34729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[15] Q=memory_DivPlugin_rs2_1_0_0[15] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34731.11-34737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[16] Q=memory_DivPlugin_rs2_1_0_0[16] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34739.11-34745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[17] Q=memory_DivPlugin_rs2_1_0_0[17] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34747.11-34753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[18] Q=memory_DivPlugin_rs2_1_0_0[18] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34755.11-34761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[19] Q=memory_DivPlugin_rs2_1_0_0[19] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34763.11-34769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[1] Q=memory_DivPlugin_rs2_1_0_0[1] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34619.11-34625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[20] Q=memory_DivPlugin_rs2_1_0_0[20] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34771.11-34777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[21] Q=memory_DivPlugin_rs2_1_0_0[21] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34779.11-34785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[22] Q=memory_DivPlugin_rs2_1_0_0[22] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34787.11-34793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[23] Q=memory_DivPlugin_rs2_1_0_0[23] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34795.11-34801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[24] Q=memory_DivPlugin_rs2_1_0_0[24] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34803.11-34809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[25] Q=memory_DivPlugin_rs2_1_0_0[25] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34811.11-34817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[26] Q=memory_DivPlugin_rs2_1_0_0[26] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34819.11-34825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[27] Q=memory_DivPlugin_rs2_1_0_0[27] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34827.11-34833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[28] Q=memory_DivPlugin_rs2_1_0_0[28] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34835.11-34841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[29] Q=memory_DivPlugin_rs2_1_0_0[29] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34843.11-34849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[2] Q=memory_DivPlugin_rs2_1_0_0[2] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34627.11-34633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[30] Q=memory_DivPlugin_rs2_1_0_0[30] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34851.11-34857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[31] Q=memory_DivPlugin_rs2_1_0_0[31] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34859.11-34865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[3] Q=memory_DivPlugin_rs2_1_0_0[3] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34635.11-34641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[4] Q=memory_DivPlugin_rs2_1_0_0[4] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34643.11-34649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[5] Q=memory_DivPlugin_rs2_1_0_0[5] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34651.11-34657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[6] Q=memory_DivPlugin_rs2_1_0_0[6] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34659.11-34665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[7] Q=memory_DivPlugin_rs2_1_0_0[7] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34667.11-34673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[8] Q=memory_DivPlugin_rs2_1_0_0[8] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34675.11-34681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_DivPlugin_rs2_1[9] Q=memory_DivPlugin_rs2_1_0_0[9] SP=memory_arbitration_isStuck_i
.cname memory_DivPlugin_rs2_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34683.11-34689.2"
.subckt CCU2 A0=VCC A1=memory_MUL_LOW_0_scalar B0=VCC B1=execute_MUL_LH_0[0] C0=VCC C1=VCC CIN=GND_0 COUT=memory_MUL_LOW_0_cry_0 D0=VCC D1=VCC S0=memory_MUL_LOW_0_cry_0_0_S0 S1=memory_MUL_LOW_0_cry_0_0_S1
.cname memory_MUL_LOW_0_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46676.8-46689.2"
.param INIT0 "5033"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[11] A1=execute_MUL_LL_0[12] B0=execute_MUL_LH_0[11] B1=execute_MUL_LH_0[12] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_10 COUT=memory_MUL_LOW_0_cry_12 D0=VCC D1=VCC S0=memory_MUL_LOW_0[11] S1=memory_MUL_LOW_0[12]
.cname memory_MUL_LOW_0_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46569.8-46582.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[13] A1=execute_MUL_LL_0[14] B0=execute_MUL_LH_0[13] B1=execute_MUL_LH_0[14] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_12 COUT=memory_MUL_LOW_0_cry_14 D0=VCC D1=VCC S0=memory_MUL_LOW_0[13] S1=memory_MUL_LOW_0[14]
.cname memory_MUL_LOW_0_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46551.8-46564.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[15] A1=execute_MUL_LL_0[16] B0=execute_MUL_LH_0[15] B1=execute_MUL_LH_0[16] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_14 COUT=memory_MUL_LOW_0_cry_16 D0=VCC D1=VCC S0=memory_MUL_LOW_0[15] S1=memory_MUL_LOW_0[16]
.cname memory_MUL_LOW_0_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46533.8-46546.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[17] A1=execute_MUL_LL_0[18] B0=execute_MUL_LH_0[17] B1=execute_MUL_LH_0[18] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_16 COUT=memory_MUL_LOW_0_cry_18 D0=VCC D1=VCC S0=memory_MUL_LOW_0[17] S1=memory_MUL_LOW_0[18]
.cname memory_MUL_LOW_0_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46515.8-46528.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[19] A1=execute_MUL_LL_0[20] B0=execute_MUL_LH_0[19] B1=execute_MUL_LH_0[20] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_18 COUT=memory_MUL_LOW_0_cry_20 D0=VCC D1=VCC S0=memory_MUL_LOW_0[19] S1=memory_MUL_LOW_0[20]
.cname memory_MUL_LOW_0_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46497.8-46510.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[1] A1=execute_MUL_LL_0[2] B0=execute_MUL_LH_0[1] B1=execute_MUL_LH_0[2] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_0 COUT=memory_MUL_LOW_0_cry_2 D0=VCC D1=VCC S0=memory_MUL_LOW_0[1] S1=memory_MUL_LOW_0[2]
.cname memory_MUL_LOW_0_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46659.8-46672.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[21] A1=execute_MUL_LL_0[22] B0=execute_MUL_LH_0[21] B1=execute_MUL_LH_0[22] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_20 COUT=memory_MUL_LOW_0_cry_22 D0=VCC D1=VCC S0=memory_MUL_LOW_0[21] S1=memory_MUL_LOW_0[22]
.cname memory_MUL_LOW_0_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46479.8-46492.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[23] A1=execute_MUL_LL_0[24] B0=execute_MUL_LH_0[23] B1=execute_MUL_LH_0[24] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_22 COUT=memory_MUL_LOW_0_cry_24 D0=VCC D1=VCC S0=memory_MUL_LOW_0[23] S1=memory_MUL_LOW_0[24]
.cname memory_MUL_LOW_0_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46461.8-46474.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[25] A1=execute_MUL_LL_0[26] B0=execute_MUL_LH_0[25] B1=execute_MUL_LH_0[26] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_24 COUT=memory_MUL_LOW_0_cry_26 D0=VCC D1=VCC S0=memory_MUL_LOW_0[25] S1=memory_MUL_LOW_0[26]
.cname memory_MUL_LOW_0_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46443.8-46456.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[27] A1=execute_MUL_LL_0[28] B0=execute_MUL_LH_0[27] B1=execute_MUL_LH_0[28] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_26 COUT=memory_MUL_LOW_0_cry_28 D0=VCC D1=VCC S0=memory_MUL_LOW_0[27] S1=memory_MUL_LOW_0[28]
.cname memory_MUL_LOW_0_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46425.8-46438.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[29] A1=execute_MUL_LL_0[30] B0=execute_MUL_LH_0[29] B1=execute_MUL_LH_0[30] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_28 COUT=memory_MUL_LOW_0_cry_30 D0=VCC D1=VCC S0=memory_MUL_LOW_0[29] S1=memory_MUL_LOW_0[30]
.cname memory_MUL_LOW_0_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46407.8-46420.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[31] A1=execute_MUL_HL_0[32] B0=execute_MUL_LH_0[31] B1=execute_MUL_LH_0[32] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_30 COUT=memory_MUL_LOW_0_cry_32 D0=VCC D1=VCC S0=memory_MUL_LOW_0[31] S1=memory_MUL_LOW_0[32]
.cname memory_MUL_LOW_0_cry_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46389.8-46402.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[33] A1=execute_MUL_HL_0[34] B0=execute_MUL_LH_0[33] B1=execute_MUL_LH_0[34] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_32 COUT=memory_MUL_LOW_0_cry_34 D0=VCC D1=VCC S0=memory_MUL_LOW_0[33] S1=memory_MUL_LOW_0[34]
.cname memory_MUL_LOW_0_cry_33_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46371.8-46384.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[35] A1=execute_MUL_HL_0[36] B0=execute_MUL_LH_0[35] B1=execute_MUL_LH_0[36] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_34 COUT=memory_MUL_LOW_0_cry_36 D0=VCC D1=VCC S0=memory_MUL_LOW_0[35] S1=memory_MUL_LOW_0[36]
.cname memory_MUL_LOW_0_cry_35_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46353.8-46366.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[37] A1=execute_MUL_HL_0[38] B0=execute_MUL_LH_0[37] B1=execute_MUL_LH_0[38] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_36 COUT=memory_MUL_LOW_0_cry_38 D0=VCC D1=VCC S0=memory_MUL_LOW_0[37] S1=memory_MUL_LOW_0[38]
.cname memory_MUL_LOW_0_cry_37_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46335.8-46348.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[39] A1=execute_MUL_HL_0[40] B0=execute_MUL_LH_0[39] B1=execute_MUL_LH_0[40] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_38 COUT=memory_MUL_LOW_0_cry_40 D0=VCC D1=VCC S0=memory_MUL_LOW_0[39] S1=memory_MUL_LOW_0[40]
.cname memory_MUL_LOW_0_cry_39_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46317.8-46330.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[3] A1=execute_MUL_LL_0[4] B0=execute_MUL_LH_0[3] B1=execute_MUL_LH_0[4] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_2 COUT=memory_MUL_LOW_0_cry_4 D0=VCC D1=VCC S0=memory_MUL_LOW_0[3] S1=memory_MUL_LOW_0[4]
.cname memory_MUL_LOW_0_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46641.8-46654.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[41] A1=execute_MUL_HL_0[42] B0=execute_MUL_LH_0[41] B1=execute_MUL_LH_0[42] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_40 COUT=memory_MUL_LOW_0_cry_42 D0=VCC D1=VCC S0=memory_MUL_LOW_0[41] S1=memory_MUL_LOW_0[42]
.cname memory_MUL_LOW_0_cry_41_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46299.8-46312.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[43] A1=execute_MUL_HL_0[44] B0=execute_MUL_LH_0[43] B1=execute_MUL_LH_0[44] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_42 COUT=memory_MUL_LOW_0_cry_44 D0=VCC D1=VCC S0=memory_MUL_LOW_0[43] S1=memory_MUL_LOW_0[44]
.cname memory_MUL_LOW_0_cry_43_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46281.8-46294.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[45] A1=execute_MUL_HL_0[46] B0=execute_MUL_LH_0[45] B1=execute_MUL_LH_0[46] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_44 COUT=memory_MUL_LOW_0_cry_46 D0=VCC D1=VCC S0=memory_MUL_LOW_0[45] S1=memory_MUL_LOW_0[46]
.cname memory_MUL_LOW_0_cry_45_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46263.8-46276.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[47] A1=execute_MUL_HL_0[48] B0=execute_MUL_LH_0[47] B1=execute_MUL_LH_0[48] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_46 COUT=memory_MUL_LOW_0_cry_48 D0=VCC D1=VCC S0=memory_MUL_LOW_0[47] S1=memory_MUL_LOW_0[48]
.cname memory_MUL_LOW_0_cry_47_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46245.8-46258.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[5] A1=execute_MUL_LL_0[6] B0=execute_MUL_LH_0[5] B1=execute_MUL_LH_0[6] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_4 COUT=memory_MUL_LOW_0_cry_6 D0=VCC D1=VCC S0=memory_MUL_LOW_0[5] S1=memory_MUL_LOW_0[6]
.cname memory_MUL_LOW_0_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46623.8-46636.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[7] A1=execute_MUL_LL_0[8] B0=execute_MUL_LH_0[7] B1=execute_MUL_LH_0[8] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_6 COUT=memory_MUL_LOW_0_cry_8 D0=VCC D1=VCC S0=memory_MUL_LOW_0[7] S1=memory_MUL_LOW_0[8]
.cname memory_MUL_LOW_0_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46605.8-46618.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_LL_0[9] A1=execute_MUL_LL_0[10] B0=execute_MUL_LH_0[9] B1=execute_MUL_LH_0[10] C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_8 COUT=memory_MUL_LOW_0_cry_10 D0=VCC D1=VCC S0=memory_MUL_LOW_0[9] S1=memory_MUL_LOW_0[10]
.cname memory_MUL_LOW_0_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46587.8-46600.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=execute_MUL_HL_0[48] A1=VCC B0=execute_MUL_LH_0[48] B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_0_cry_48 COUT=memory_MUL_LOW_0_s_49_0_COUT D0=VCC D1=VCC S0=memory_MUL_LOW_0[49] S1=memory_MUL_LOW_0_s_49_0_S1
.cname memory_MUL_LOW_0_s_49_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46227.8-46240.2"
.param INIT0 "60AA"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=execute_MUL_HL_0[0] B=execute_MUL_LH_0[0] C=memory_MUL_LOW_0_scalar D=GND_0 Z=N_743
.cname memory_MUL_LOW_axb_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44885.8-44891.2"
.param INIT "0x9696"
.subckt CCU2 A0=VCC A1=memory_MUL_LOW_0_scalar B0=VCC B1=execute_MUL_LH_0[0] C0=VCC C1=execute_MUL_HL_0[0] CIN=GND_0 COUT=memory_MUL_LOW_cry_0 D0=VCC D1=VCC S0=memory_MUL_LOW_cry_0_0_S0 S1=memory_MUL_LOW_cry_0_0_S1
.cname memory_MUL_LOW_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47143.8-47156.2"
.param INIT0 "5033"
.param INIT1 "9666"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[11] A1=memory_MUL_LOW_0[12] B0=execute_MUL_HL_0[11] B1=execute_MUL_HL_0[12] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_10 COUT=memory_MUL_LOW_cry_12 D0=VCC D1=VCC S0=N_754_0 S1=N_755_0
.cname memory_MUL_LOW_cry_11_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47036.8-47049.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[13] A1=memory_MUL_LOW_0[14] B0=execute_MUL_HL_0[13] B1=execute_MUL_HL_0[14] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_12 COUT=memory_MUL_LOW_cry_14 D0=VCC D1=VCC S0=memory_MUL_LOW[13] S1=N_757_0
.cname memory_MUL_LOW_cry_13_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47018.8-47031.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[15] A1=memory_MUL_LOW_0[16] B0=execute_MUL_HL_0[15] B1=execute_MUL_HL_0[16] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_14 COUT=memory_MUL_LOW_cry_16 D0=VCC D1=VCC S0=N_758_0 S1=N_759_0
.cname memory_MUL_LOW_cry_15_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47000.8-47013.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[17] A1=memory_MUL_LOW_0[18] B0=execute_MUL_HL_0[17] B1=execute_MUL_HL_0[18] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_16 COUT=memory_MUL_LOW_cry_18 D0=VCC D1=VCC S0=memory_MUL_LOW[17] S1=N_761_0
.cname memory_MUL_LOW_cry_17_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46982.8-46995.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[19] A1=memory_MUL_LOW_0[20] B0=execute_MUL_HL_0[19] B1=execute_MUL_HL_0[20] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_18 COUT=memory_MUL_LOW_cry_20 D0=VCC D1=VCC S0=N_762_0 S1=N_763_0
.cname memory_MUL_LOW_cry_19_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46964.8-46977.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[1] A1=memory_MUL_LOW_0[2] B0=execute_MUL_HL_0[1] B1=execute_MUL_HL_0[2] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_0 COUT=memory_MUL_LOW_cry_2 D0=VCC D1=VCC S0=memory_MUL_LOW[1] S1=N_745
.cname memory_MUL_LOW_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47126.8-47139.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[21] A1=memory_MUL_LOW_0[22] B0=execute_MUL_HL_0[21] B1=execute_MUL_HL_0[22] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_20 COUT=memory_MUL_LOW_cry_22 D0=VCC D1=VCC S0=memory_MUL_LOW[21] S1=N_765_0
.cname memory_MUL_LOW_cry_21_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46946.8-46959.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[23] A1=memory_MUL_LOW_0[24] B0=execute_MUL_HL_0[23] B1=execute_MUL_HL_0[24] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_22 COUT=memory_MUL_LOW_cry_24 D0=VCC D1=VCC S0=N_766_0 S1=N_767
.cname memory_MUL_LOW_cry_23_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46928.8-46941.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[25] A1=memory_MUL_LOW_0[26] B0=execute_MUL_HL_0[25] B1=execute_MUL_HL_0[26] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_24 COUT=memory_MUL_LOW_cry_26 D0=VCC D1=VCC S0=memory_MUL_LOW[25] S1=N_769_0
.cname memory_MUL_LOW_cry_25_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46910.8-46923.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[27] A1=memory_MUL_LOW_0[28] B0=execute_MUL_HL_0[27] B1=execute_MUL_HL_0[28] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_26 COUT=memory_MUL_LOW_cry_28 D0=VCC D1=VCC S0=N_770 S1=N_771_0
.cname memory_MUL_LOW_cry_27_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46892.8-46905.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[29] A1=memory_MUL_LOW_0[30] B0=execute_MUL_HL_0[29] B1=execute_MUL_HL_0[30] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_28 COUT=memory_MUL_LOW_cry_30 D0=VCC D1=VCC S0=memory_MUL_LOW[29] S1=N_773
.cname memory_MUL_LOW_cry_29_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46874.8-46887.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[31] A1=memory_MUL_LOW_0[32] B0=execute_MUL_HL_0[31] B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_30 COUT=memory_MUL_LOW_cry_32 D0=VCC D1=VCC S0=N_774 S1=dsp_split_kb_72[0]
.cname memory_MUL_LOW_cry_31_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46856.8-46869.2"
.param INIT0 "60AA"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[33] A1=memory_MUL_LOW_0[34] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_32 COUT=memory_MUL_LOW_cry_34 D0=VCC D1=VCC S0=dsp_split_kb_72[1] S1=dsp_split_kb_72[2]
.cname memory_MUL_LOW_cry_33_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46838.8-46851.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[35] A1=memory_MUL_LOW_0[36] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_34 COUT=memory_MUL_LOW_cry_36 D0=VCC D1=VCC S0=dsp_split_kb_72[3] S1=dsp_split_kb_72[4]
.cname memory_MUL_LOW_cry_35_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46820.8-46833.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[37] A1=memory_MUL_LOW_0[38] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_36 COUT=memory_MUL_LOW_cry_38 D0=VCC D1=VCC S0=dsp_split_kb_72[5] S1=dsp_split_kb_72[6]
.cname memory_MUL_LOW_cry_37_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46802.8-46815.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[39] A1=memory_MUL_LOW_0[40] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_38 COUT=memory_MUL_LOW_cry_40 D0=VCC D1=VCC S0=dsp_split_kb_72[7] S1=dsp_split_kb_72[8]
.cname memory_MUL_LOW_cry_39_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46784.8-46797.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[3] A1=memory_MUL_LOW_0[4] B0=execute_MUL_HL_0[3] B1=execute_MUL_HL_0[4] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_2 COUT=memory_MUL_LOW_cry_4 D0=VCC D1=VCC S0=N_746 S1=N_747
.cname memory_MUL_LOW_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47108.8-47121.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[41] A1=memory_MUL_LOW_0[42] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_40 COUT=memory_MUL_LOW_cry_42 D0=VCC D1=VCC S0=dsp_split_kb_72[9] S1=dsp_split_kb_72[10]
.cname memory_MUL_LOW_cry_41_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46766.8-46779.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[43] A1=memory_MUL_LOW_0[44] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_42 COUT=memory_MUL_LOW_cry_44 D0=VCC D1=VCC S0=dsp_split_kb_72[11] S1=dsp_split_kb_72[12]
.cname memory_MUL_LOW_cry_43_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46748.8-46761.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[45] A1=memory_MUL_LOW_0[46] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_44 COUT=memory_MUL_LOW_cry_46 D0=VCC D1=VCC S0=dsp_split_kb_72[13] S1=dsp_split_kb_72[14]
.cname memory_MUL_LOW_cry_45_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46730.8-46743.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[47] A1=memory_MUL_LOW_0[48] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_46 COUT=memory_MUL_LOW_cry_48 D0=VCC D1=VCC S0=dsp_split_kb_72[15] S1=dsp_split_kb_72[16]
.cname memory_MUL_LOW_cry_47_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46712.8-46725.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[49] A1=memory_MUL_LOW_0[49] B0=VCC B1=VCC C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_48 COUT=memory_MUL_LOW_cry_49_0_COUT D0=VCC D1=VCC S0=dsp_split_kb_72[17] S1=dsp_split_kb_72[18]
.cname memory_MUL_LOW_cry_49_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:46694.8-46707.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[5] A1=memory_MUL_LOW_0[6] B0=execute_MUL_HL_0[5] B1=execute_MUL_HL_0[6] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_4 COUT=memory_MUL_LOW_cry_6 D0=VCC D1=VCC S0=memory_MUL_LOW[5] S1=N_749
.cname memory_MUL_LOW_cry_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47090.8-47103.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[7] A1=memory_MUL_LOW_0[8] B0=execute_MUL_HL_0[7] B1=execute_MUL_HL_0[8] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_6 COUT=memory_MUL_LOW_cry_8 D0=VCC D1=VCC S0=N_750_0 S1=N_751_0
.cname memory_MUL_LOW_cry_7_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47072.8-47085.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt CCU2 A0=memory_MUL_LOW_0[9] A1=memory_MUL_LOW_0[10] B0=execute_MUL_HL_0[9] B1=execute_MUL_HL_0[10] C0=VCC C1=VCC CIN=memory_MUL_LOW_cry_8 COUT=memory_MUL_LOW_cry_10 D0=VCC D1=VCC S0=memory_MUL_LOW[9] S1=N_753_0
.cname memory_MUL_LOW_cry_9_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47054.8-47067.2"
.param INIT0 "60AA"
.param INIT1 "60AA"
.param INJECT "NO"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=memory_arbitration_isValid_5 Q=memory_arbitration_isValid SP=when_Pipeline_l151_1
.cname memory_arbitration_isValid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34603.11-34609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_ENV_CTRL Q=memory_to_writeBack_ENV_CTRL SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_ENV_CTRL_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34595.11-34601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[10] Q=memory_to_writeBack_INSTRUCTION[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34555.11-34561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[11] Q=memory_to_writeBack_INSTRUCTION[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34563.11-34569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[14] Q=memory_to_writeBack_INSTRUCTION[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34571.11-34577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[28] Q=memory_to_writeBack_INSTRUCTION[28] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34579.11-34585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[29] Q=memory_to_writeBack_INSTRUCTION[29] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34587.11-34593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[7] Q=memory_to_writeBack_INSTRUCTION[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34531.11-34537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[8] Q=memory_to_writeBack_INSTRUCTION[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34539.11-34545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_INSTRUCTION[9] Q=memory_to_writeBack_INSTRUCTION[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_INSTRUCTION_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34547.11-34553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_IS_MUL Q=memory_to_writeBack_IS_MUL SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_IS_MUL_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34523.11-34529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_ENABLE Q=memory_to_writeBack_MEMORY_ENABLE SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_ENABLE_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34515.11-34521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[0] Q=dataCache_1_io_mem_cmd_payload_data[0] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34259.11-34265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[10] Q=dataCache_1_io_mem_cmd_payload_data[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34339.11-34345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[11] Q=dataCache_1_io_mem_cmd_payload_data[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34347.11-34353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[12] Q=dataCache_1_io_mem_cmd_payload_data[12] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34355.11-34361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[13] Q=dataCache_1_io_mem_cmd_payload_data[13] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34363.11-34369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[14] Q=dataCache_1_io_mem_cmd_payload_data[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34371.11-34377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[15] Q=dataCache_1_io_mem_cmd_payload_data[15] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34379.11-34385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[16] Q=dataCache_1_io_mem_cmd_payload_data[16] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34387.11-34393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[17] Q=dataCache_1_io_mem_cmd_payload_data[17] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34395.11-34401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[18] Q=dataCache_1_io_mem_cmd_payload_data[18] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34403.11-34409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[19] Q=dataCache_1_io_mem_cmd_payload_data[19] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34411.11-34417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[1] Q=dataCache_1_io_mem_cmd_payload_data[1] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34267.11-34273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[20] Q=dataCache_1_io_mem_cmd_payload_data[20] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34419.11-34425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[21] Q=dataCache_1_io_mem_cmd_payload_data[21] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34427.11-34433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[22] Q=dataCache_1_io_mem_cmd_payload_data[22] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34435.11-34441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[23] Q=dataCache_1_io_mem_cmd_payload_data[23] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34443.11-34449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[24] Q=dataCache_1_io_mem_cmd_payload_data[24] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34451.11-34457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[25] Q=dataCache_1_io_mem_cmd_payload_data[25] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34459.11-34465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[26] Q=dataCache_1_io_mem_cmd_payload_data[26] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34467.11-34473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[27] Q=dataCache_1_io_mem_cmd_payload_data[27] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34475.11-34481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[28] Q=dataCache_1_io_mem_cmd_payload_data[28] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34483.11-34489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[29] Q=dataCache_1_io_mem_cmd_payload_data[29] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34491.11-34497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[2] Q=dataCache_1_io_mem_cmd_payload_data[2] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34275.11-34281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[30] Q=dataCache_1_io_mem_cmd_payload_data[30] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34499.11-34505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[31] Q=dataCache_1_io_mem_cmd_payload_data[31] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34507.11-34513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[3] Q=dataCache_1_io_mem_cmd_payload_data[3] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34283.11-34289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[4] Q=dataCache_1_io_mem_cmd_payload_data[4] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34291.11-34297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[5] Q=dataCache_1_io_mem_cmd_payload_data[5] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34299.11-34305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[6] Q=dataCache_1_io_mem_cmd_payload_data[6] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34307.11-34313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[7] Q=dataCache_1_io_mem_cmd_payload_data[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34315.11-34321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[8] Q=dataCache_1_io_mem_cmd_payload_data[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34323.11-34329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_MEMORY_STORE_DATA_RF[9] Q=dataCache_1_io_mem_cmd_payload_data[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MEMORY_STORE_DATA_RF[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34331.11-34337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[0] Q=execute_MUL_HH_1[0] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34003.11-34009.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[10] Q=execute_MUL_HH_1[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34083.11-34089.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[11] Q=execute_MUL_HH_1[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34091.11-34097.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[12] Q=execute_MUL_HH_1[12] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34099.11-34105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[13] Q=execute_MUL_HH_1[13] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34107.11-34113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[14] Q=execute_MUL_HH_1[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34115.11-34121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[15] Q=execute_MUL_HH_1[15] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34123.11-34129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[16] Q=execute_MUL_HH_1[16] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34131.11-34137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[17] Q=execute_MUL_HH_1[17] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34139.11-34145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[18] Q=execute_MUL_HH_1[18] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34147.11-34153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[19] Q=execute_MUL_HH_1[19] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34155.11-34161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[1] Q=execute_MUL_HH_1[1] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34011.11-34017.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[20] Q=execute_MUL_HH_1[20] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34163.11-34169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[21] Q=execute_MUL_HH_1[21] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34171.11-34177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[22] Q=execute_MUL_HH_1[22] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34179.11-34185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[23] Q=execute_MUL_HH_1[23] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34187.11-34193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[24] Q=execute_MUL_HH_1[24] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34195.11-34201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[25] Q=execute_MUL_HH_1[25] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34203.11-34209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[26] Q=execute_MUL_HH_1[26] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34211.11-34217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[27] Q=execute_MUL_HH_1[27] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34219.11-34225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[28] Q=execute_MUL_HH_1[28] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34227.11-34233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[29] Q=execute_MUL_HH_1[29] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34235.11-34241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[2] Q=execute_MUL_HH_1[2] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34019.11-34025.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[30] Q=execute_MUL_HH_1[30] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34243.11-34249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[31] Q=execute_MUL_HH_1[31] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34251.11-34257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[3] Q=execute_MUL_HH_1[3] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34027.11-34033.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[4] Q=execute_MUL_HH_1[4] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34035.11-34041.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[5] Q=execute_MUL_HH_1[5] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34043.11-34049.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[6] Q=execute_MUL_HH_1[6] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34051.11-34057.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[7] Q=execute_MUL_HH_1[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34059.11-34065.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[8] Q=execute_MUL_HH_1[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34067.11-34073.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_MUL_HH_0[9] Q=execute_MUL_HH_1[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_HH_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:34075.11-34081.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_743 Q=dsp_split_kb_9[0] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33747.11-33753.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_753_0 Q=dsp_split_kb_9[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33827.11-33833.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_754_0 Q=dsp_split_kb_9[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33835.11-33841.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_755_0 Q=dsp_split_kb_9[12] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33843.11-33849.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[13] Q=dsp_split_kb_9[13] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33851.11-33857.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_757_0 Q=dsp_split_kb_9[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33859.11-33865.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_758_0 Q=dsp_split_kb_9[15] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33867.11-33873.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_759_0 Q=dsp_split_kb_9[16] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33875.11-33881.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[17] Q=dsp_split_kb_9[17] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33883.11-33889.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_761_0 Q=dsp_split_kb_9[18] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33891.11-33897.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_762_0 Q=dsp_split_kb_9[19] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33899.11-33905.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[1] Q=dsp_split_kb_9[1] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33755.11-33761.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_763_0 Q=dsp_split_kb_9[20] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33907.11-33913.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[21] Q=dsp_split_kb_9[21] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33915.11-33921.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_765_0 Q=dsp_split_kb_9[22] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33923.11-33929.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_766_0 Q=dsp_split_kb_9[23] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33931.11-33937.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_767 Q=dsp_split_kb_9[24] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33939.11-33945.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[25] Q=dsp_split_kb_9[25] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33947.11-33953.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_769_0 Q=dsp_split_kb_9[26] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33955.11-33961.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_770 Q=dsp_split_kb_9[27] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33963.11-33969.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_771_0 Q=dsp_split_kb_9[28] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33971.11-33977.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[29] Q=dsp_split_kb_9[29] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33979.11-33985.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_745 Q=dsp_split_kb_9[2] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33763.11-33769.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_773 Q=dsp_split_kb_9[30] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33987.11-33993.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_774 Q=dsp_split_kb_9[31] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33995.11-34001.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_746 Q=dsp_split_kb_9[3] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33771.11-33777.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_747 Q=dsp_split_kb_9[4] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33779.11-33785.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[5] Q=dsp_split_kb_9[5] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33787.11-33793.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_749 Q=dsp_split_kb_9[6] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33795.11-33801.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_750_0 Q=dsp_split_kb_9[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33803.11-33809.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=N_751_0 Q=dsp_split_kb_9[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33811.11-33817.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=memory_MUL_LOW[9] Q=dsp_split_kb_9[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_0_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33819.11-33825.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[0] Q=dsp_split_kb_72_0[0] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33595.11-33601.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[10] Q=dsp_split_kb_72_0[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33675.11-33681.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[11] Q=dsp_split_kb_72_0[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33683.11-33689.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[12] Q=dsp_split_kb_72_0[12] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33691.11-33697.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[13] Q=dsp_split_kb_72_0[13] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33699.11-33705.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[14] Q=dsp_split_kb_72_0[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33707.11-33713.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[15] Q=dsp_split_kb_72_0[15] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33715.11-33721.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[16] Q=dsp_split_kb_72_0[16] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33723.11-33729.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[17] Q=dsp_split_kb_72_0[17] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33731.11-33737.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[18] Q=dsp_split_kb_72_0[18] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33739.11-33745.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[1] Q=dsp_split_kb_72_0[1] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33603.11-33609.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[2] Q=dsp_split_kb_72_0[2] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33611.11-33617.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[3] Q=dsp_split_kb_72_0[3] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33619.11-33625.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[4] Q=dsp_split_kb_72_0[4] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33627.11-33633.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[5] Q=dsp_split_kb_72_0[5] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33635.11-33641.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[6] Q=dsp_split_kb_72_0[6] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33643.11-33649.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[7] Q=dsp_split_kb_72_0[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33651.11-33657.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[8] Q=dsp_split_kb_72_0[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33659.11-33665.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=dsp_split_kb_72[9] Q=dsp_split_kb_72_0[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_MUL_LOW_mod[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33667.11-33673.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[10] Q=memory_to_writeBack_PC[10] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33419.11-33425.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[11] Q=memory_to_writeBack_PC[11] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33427.11-33433.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[12] Q=memory_to_writeBack_PC[12] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33435.11-33441.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[13] Q=memory_to_writeBack_PC[13] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33443.11-33449.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[14] Q=memory_to_writeBack_PC[14] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33451.11-33457.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[15] Q=memory_to_writeBack_PC[15] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33459.11-33465.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[16] Q=memory_to_writeBack_PC[16] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33467.11-33473.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[17] Q=memory_to_writeBack_PC[17] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33475.11-33481.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[18] Q=memory_to_writeBack_PC[18] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33483.11-33489.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[19] Q=memory_to_writeBack_PC[19] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33491.11-33497.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[20] Q=memory_to_writeBack_PC[20] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33499.11-33505.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[21] Q=memory_to_writeBack_PC[21] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33507.11-33513.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[22] Q=memory_to_writeBack_PC[22] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33515.11-33521.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[23] Q=memory_to_writeBack_PC[23] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33523.11-33529.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[24] Q=memory_to_writeBack_PC[24] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33531.11-33537.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[25] Q=memory_to_writeBack_PC[25] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33539.11-33545.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[26] Q=memory_to_writeBack_PC[26] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33547.11-33553.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[27] Q=memory_to_writeBack_PC[27] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33555.11-33561.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[28] Q=memory_to_writeBack_PC[28] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33563.11-33569.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[29] Q=memory_to_writeBack_PC[29] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33571.11-33577.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[2] Q=memory_to_writeBack_PC[2] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33355.11-33361.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[30] Q=memory_to_writeBack_PC[30] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33579.11-33585.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[31] Q=memory_to_writeBack_PC[31] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33587.11-33593.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[3] Q=memory_to_writeBack_PC[3] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33363.11-33369.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[4] Q=memory_to_writeBack_PC[4] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33371.11-33377.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[5] Q=memory_to_writeBack_PC[5] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33379.11-33385.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[6] Q=memory_to_writeBack_PC[6] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33387.11-33393.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[7] Q=memory_to_writeBack_PC[7] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33395.11-33401.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[8] Q=memory_to_writeBack_PC[8] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33403.11-33409.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_PC[9] Q=memory_to_writeBack_PC[9] SP=when_Pipeline_l124_2
.cname memory_to_writeBack_PC_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33411.11-33417.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[0] Q=memory_to_writeBack_REGFILE_WRITE_DATA[0] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33099.11-33105.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[10] Q=memory_to_writeBack_REGFILE_WRITE_DATA[10] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33179.11-33185.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[11] Q=memory_to_writeBack_REGFILE_WRITE_DATA[11] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33187.11-33193.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[12] Q=memory_to_writeBack_REGFILE_WRITE_DATA[12] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33195.11-33201.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[13] Q=memory_to_writeBack_REGFILE_WRITE_DATA[13] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33203.11-33209.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[14] Q=memory_to_writeBack_REGFILE_WRITE_DATA[14] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33211.11-33217.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[15] Q=memory_to_writeBack_REGFILE_WRITE_DATA[15] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33219.11-33225.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[16] Q=memory_to_writeBack_REGFILE_WRITE_DATA[16] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33227.11-33233.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[17] Q=memory_to_writeBack_REGFILE_WRITE_DATA[17] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33235.11-33241.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[18] Q=memory_to_writeBack_REGFILE_WRITE_DATA[18] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33243.11-33249.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[19] Q=memory_to_writeBack_REGFILE_WRITE_DATA[19] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33251.11-33257.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[1] Q=memory_to_writeBack_REGFILE_WRITE_DATA[1] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33107.11-33113.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[20] Q=memory_to_writeBack_REGFILE_WRITE_DATA[20] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33259.11-33265.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[21] Q=memory_to_writeBack_REGFILE_WRITE_DATA[21] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33267.11-33273.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[22] Q=memory_to_writeBack_REGFILE_WRITE_DATA[22] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33275.11-33281.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[23] Q=memory_to_writeBack_REGFILE_WRITE_DATA[23] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33283.11-33289.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[24] Q=memory_to_writeBack_REGFILE_WRITE_DATA[24] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33291.11-33297.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[25] Q=memory_to_writeBack_REGFILE_WRITE_DATA[25] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33299.11-33305.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[26] Q=memory_to_writeBack_REGFILE_WRITE_DATA[26] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33307.11-33313.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[27] Q=memory_to_writeBack_REGFILE_WRITE_DATA[27] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33315.11-33321.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[28] Q=memory_to_writeBack_REGFILE_WRITE_DATA[28] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33323.11-33329.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[29] Q=memory_to_writeBack_REGFILE_WRITE_DATA[29] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33331.11-33337.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[2] Q=memory_to_writeBack_REGFILE_WRITE_DATA[2] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33115.11-33121.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[30] Q=memory_to_writeBack_REGFILE_WRITE_DATA[30] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33339.11-33345.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[31] Q=memory_to_writeBack_REGFILE_WRITE_DATA[31] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33347.11-33353.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[3] Q=memory_to_writeBack_REGFILE_WRITE_DATA[3] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33123.11-33129.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[4] Q=memory_to_writeBack_REGFILE_WRITE_DATA[4] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33131.11-33137.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[5] Q=memory_to_writeBack_REGFILE_WRITE_DATA[5] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33139.11-33145.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[6] Q=memory_to_writeBack_REGFILE_WRITE_DATA[6] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33147.11-33153.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[7] Q=memory_to_writeBack_REGFILE_WRITE_DATA[7] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33155.11-33161.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[8] Q=memory_to_writeBack_REGFILE_WRITE_DATA[8] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33163.11-33169.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=_zz_decode_RS2_1[9] Q=memory_to_writeBack_REGFILE_WRITE_DATA[9] SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33171.11-33177.2"
.subckt FD1P3IX CD=GND_0 CK=sys_clk_0 D=execute_to_memory_REGFILE_WRITE_VALID Q=memory_to_writeBack_REGFILE_WRITE_VALID SP=when_DBusCachedPlugin_l458_i
.cname memory_to_writeBack_REGFILE_WRITE_VALID_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33091.11-33097.2"
.subckt CCU2 A0=VCC A1=un2_memory_DivPlugin_div_counter_valueNext_0[0] B0=memory_DivPlugin_rs1_0_sqmuxa B1=VCC C0=VCC C1=VCC CIN=GND_0 COUT=un2_memory_DivPlugin_div_counter_valueNext_cry_0 D0=VCC D1=VCC S0=un2_memory_DivPlugin_div_counter_valueNext_cry_0_0_S0 S1=un2_memory_DivPlugin_div_counter_valueNext[0]
.cname un2_memory_DivPlugin_div_counter_valueNext_cry_0_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47788.8-47801.2"
.param INIT0 "50CC"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un2_memory_DivPlugin_div_counter_valueNext_0[1] A1=un2_memory_DivPlugin_div_counter_valueNext_0[2] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_memory_DivPlugin_div_counter_valueNext_cry_0 COUT=un2_memory_DivPlugin_div_counter_valueNext_cry_2 D0=VCC D1=VCC S0=un2_memory_DivPlugin_div_counter_valueNext[1] S1=un2_memory_DivPlugin_div_counter_valueNext[2]
.cname un2_memory_DivPlugin_div_counter_valueNext_cry_1_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47771.8-47784.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un2_memory_DivPlugin_div_counter_valueNext_0[3] A1=un2_memory_DivPlugin_div_counter_valueNext_0[4] B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_memory_DivPlugin_div_counter_valueNext_cry_2 COUT=un2_memory_DivPlugin_div_counter_valueNext_cry_4 D0=VCC D1=VCC S0=un2_memory_DivPlugin_div_counter_valueNext[3] S1=un2_memory_DivPlugin_div_counter_valueNext[4]
.cname un2_memory_DivPlugin_div_counter_valueNext_cry_3_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47753.8-47766.2"
.param INIT0 "A033"
.param INIT1 "A033"
.param INJECT "NO"
.subckt CCU2 A0=un2_memory_DivPlugin_div_counter_valueNext_0[5] A1=VCC B0=VCC B1=VCC C0=VCC C1=VCC CIN=un2_memory_DivPlugin_div_counter_valueNext_cry_4 COUT=un2_memory_DivPlugin_div_counter_valueNext_s_5_0_COUT D0=VCC D1=VCC S0=un2_memory_DivPlugin_div_counter_valueNext[5] S1=un2_memory_DivPlugin_div_counter_valueNext_s_5_0_S1
.cname un2_memory_DivPlugin_div_counter_valueNext_s_5_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:47735.8-47748.2"
.param INIT0 "A033"
.param INIT1 "5033"
.param INJECT "NO"
.subckt LUT4 A=builder_array_muxed2_0 B=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1] C=dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3] D=builder_grant_rep2 Z=un6_builder_basesoc_we_1
.cname un6_builder_basesoc_we_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44843.8-44849.2"
.param INIT "0x0100"
.subckt LUT4 A=decode_to_execute_IS_RS1_SIGNED B=dsp_join_kb_14[0] C=dsp_join_kb_14[1] D=dsp_join_kb_14[14] Z=un6_memory_DivPlugin_div_needRevert_17
.cname un6_memory_DivPlugin_div_needRevert_17_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45038.8-45044.2"
.param INIT "0x0002"
.subckt LUT4 A=dsp_join_kb_14[2] B=dsp_join_kb_14[3] C=dsp_join_kb_14[4] D=dsp_join_kb_14[5] Z=un6_memory_DivPlugin_div_needRevert_18
.cname un6_memory_DivPlugin_div_needRevert_18_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45047.8-45053.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_14[6] B=dsp_join_kb_14[7] C=dsp_join_kb_14[8] D=dsp_join_kb_14[9] Z=un6_memory_DivPlugin_div_needRevert_19
.cname un6_memory_DivPlugin_div_needRevert_19_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45056.8-45062.2"
.param INIT "0x0001"
.subckt LUT4 A=dsp_join_kb_14[10] B=dsp_join_kb_14[11] C=dsp_join_kb_14[12] D=dsp_join_kb_14[13] Z=un6_memory_DivPlugin_div_needRevert_20
.cname un6_memory_DivPlugin_div_needRevert_20_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45065.8-45071.2"
.param INIT "0x0001"
.subckt LUT4 A=N_729 B=N_731 C=N_732 D=execute_RS2[13] Z=un6_memory_DivPlugin_div_needRevert_21
.cname un6_memory_DivPlugin_div_needRevert_21_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45074.8-45080.2"
.param INIT "0x0001"
.subckt LUT4 A=N_727 B=N_728 C=execute_RS2[8] D=execute_RS2[9] Z=un6_memory_DivPlugin_div_needRevert_22
.cname un6_memory_DivPlugin_div_needRevert_22_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45083.8-45089.2"
.param INIT "0x0001"
.subckt LUT4 A=N_717 B=N_718 C=dsp_join_kb_14[15] D=execute_RS2[3] Z=un6_memory_DivPlugin_div_needRevert_23
.cname un6_memory_DivPlugin_div_needRevert_23_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45092.8-45098.2"
.param INIT "0x0001"
.subckt LUT4 A=N_719 B=N_721 C=N_722 D=N_723 Z=un6_memory_DivPlugin_div_needRevert_24
.cname un6_memory_DivPlugin_div_needRevert_24_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45101.8-45107.2"
.param INIT "0x0001"
.subckt LUT4 A=N_724 B=decode_to_execute_INSTRUCTION_13_rep1 C=un6_memory_DivPlugin_div_needRevert_17 D=un6_memory_DivPlugin_div_needRevert_24 Z=un6_memory_DivPlugin_div_needRevert_29
.cname un6_memory_DivPlugin_div_needRevert_29_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44643.8-44649.2"
.param INIT "0x1000"
.subckt LUT4 A=un6_memory_DivPlugin_div_needRevert_18 B=un6_memory_DivPlugin_div_needRevert_19 C=un6_memory_DivPlugin_div_needRevert_20 D=un6_memory_DivPlugin_div_needRevert_21 Z=un6_memory_DivPlugin_div_needRevert_30
.cname un6_memory_DivPlugin_div_needRevert_30_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44652.8-44658.2"
.param INIT "0x8000"
.subckt LUT4 A=un6_memory_DivPlugin_div_needRevert_22 B=un6_memory_DivPlugin_div_needRevert_23 C=un6_memory_DivPlugin_div_needRevert_29 D=un6_memory_DivPlugin_div_needRevert_30 Z=un6_memory_DivPlugin_div_needRevert
.cname un6_memory_DivPlugin_div_needRevert_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44338.8-44344.2"
.param INIT "0x8000"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] C=execute_to_memory_INSTRUCTION[7] D=execute_to_memory_INSTRUCTION[8] Z=when_HazardSimplePlugin_l48_1_NE_0
.cname when_HazardSimplePlugin_l48_1_NE_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44984.8-44990.2"
.param INIT "0x7BDE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] C=execute_to_memory_INSTRUCTION[9] D=execute_to_memory_INSTRUCTION[10] Z=when_HazardSimplePlugin_l48_1_NE_1
.cname when_HazardSimplePlugin_l48_1_NE_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44993.8-44999.2"
.param INIT "0x7BDE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] B=execute_to_memory_INSTRUCTION[11] C=when_HazardSimplePlugin_l48_1_NE_0 D=when_HazardSimplePlugin_l48_1_NE_1 Z=when_HazardSimplePlugin_l48_1_NE
.cname when_HazardSimplePlugin_l48_1_NE_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44616.8-44622.2"
.param INIT "0xFFF6"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8] C=decode_to_execute_INSTRUCTION_0_mod_Q[0] D=decode_to_execute_INSTRUCTION_0_mod_Q[1] Z=when_HazardSimplePlugin_l48_2_NE_0
.cname when_HazardSimplePlugin_l48_2_NE_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44948.8-44954.2"
.param INIT "0x7DBE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9] B=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10] C=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] D=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] Z=when_HazardSimplePlugin_l48_2_NE_1
.cname when_HazardSimplePlugin_l48_2_NE_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44957.8-44963.2"
.param INIT "0x7BDE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11] B=when_HazardSimplePlugin_l48_2_NE_0 C=when_HazardSimplePlugin_l48_2_NE_1 D=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] Z=when_HazardSimplePlugin_l48_2_NE
.cname when_HazardSimplePlugin_l48_2_NE_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44625.8-44631.2"
.param INIT "0xFDFE"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[10] B=execute_to_memory_INSTRUCTION[11] C=dsp_join_kb_6_2[1] D=dsp_join_kb_6_2[2] Z=when_HazardSimplePlugin_l51_1_NE_0
.cname when_HazardSimplePlugin_l51_1_NE_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45002.8-45008.2"
.param INIT "0x7BDE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=execute_to_memory_INSTRUCTION[7] C=execute_to_memory_INSTRUCTION[8] D=dsp_join_kb_4[0] Z=when_HazardSimplePlugin_l51_1_NE_1
.cname when_HazardSimplePlugin_l51_1_NE_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:45011.8-45017.2"
.param INIT "0x6FF6"
.subckt LUT4 A=execute_to_memory_INSTRUCTION[9] B=when_HazardSimplePlugin_l51_1_NE_0 C=when_HazardSimplePlugin_l51_1_NE_1 D=dsp_join_kb_6_2[0] Z=when_HazardSimplePlugin_l51_1_NE
.cname when_HazardSimplePlugin_l51_1_NE_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44607.8-44613.2"
.param INIT "0xFDFE"
.subckt LUT4 A=dsp_join_kb_6_2[1] B=dsp_join_kb_6_2[2] C=decode_to_execute_INSTRUCTION_0_mod_1_Q[1] D=decode_to_execute_INSTRUCTION_0_mod_1_Q[2] Z=when_HazardSimplePlugin_l51_2_NE_0
.cname when_HazardSimplePlugin_l51_2_NE_0_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44966.8-44972.2"
.param INIT "0x7BDE"
.subckt LUT4 A=io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3] B=decode_to_execute_INSTRUCTION_0_mod_Q[0] C=decode_to_execute_INSTRUCTION_0_mod_Q[1] D=dsp_join_kb_4[0] Z=when_HazardSimplePlugin_l51_2_NE_1
.cname when_HazardSimplePlugin_l51_2_NE_1_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44975.8-44981.2"
.param INIT "0x7BDE"
.subckt LUT4 A=when_HazardSimplePlugin_l51_2_NE_0 B=when_HazardSimplePlugin_l51_2_NE_1 C=dsp_join_kb_6_2[0] D=decode_to_execute_INSTRUCTION_0_mod_1_Q[0] Z=when_HazardSimplePlugin_l51_2_NE
.cname when_HazardSimplePlugin_l51_2_NE_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44598.8-44604.2"
.param INIT "0xEFFE"
.subckt LUT4 A=un2_memory_DivPlugin_div_counter_valueNext_0[0] B=un2_memory_DivPlugin_div_counter_valueNext_0[3] C=un2_memory_DivPlugin_div_counter_valueNext_0[4] D=un2_memory_DivPlugin_div_counter_valueNext_0[5] Z=when_MulDivIterativePlugin_l151_3
.cname when_MulDivIterativePlugin_l151_3_cZ
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:44903.8-44909.2"
.param INIT "0x0100"
.subckt FD1P3IX CD=un1_sys_rst CK=sys_clk_0 D=writeBack_arbitration_isValid_5 Q=writeBack_arbitration_isValid SP=when_Pipeline_l151_2
.cname writeBack_arbitration_isValid_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "lattice_riscv.v:33083.11-33089.2"
.end
