
                   Synplify (R) Premier with Design Planner 

                Version N-2017.09-SP1 for win64 - Nov 22, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\Synopsys\fpga_N-2017.09-SP1\bin64\mbin\synbatch.exe
Install:     C:\Synopsys\fpga_N-2017.09-SP1
Hostname:    PHY-WIN7X64VM
Date:        Wed Nov  7 16:59:47 2018
Version:     N-2017.09-SP1

Arguments:   -product synplify_premier_dp xdcfeb3a.prj -tcl xdcfeb3a_map.tcl -batch
ProductType: synplify_premier_dp

License checkout: synplifypremierdp
License: synplifypremierdp from server cadence1.mps.ohio-state.edu 
Licensed Vendor: All FPGA
License Option: ident

Running in Vendor Mode
External Tools:         Supported Version       Install Environment Variable
vivado                  2017.2                  XILINX_VIVADO=""
formality               2017.09-SP2             FORMALITY=""
confpro                 2017.12                 HAPS_INSTALL_DIR=C:\Synopsys\fpga_N-2017.09-SP1
design_compiler         2016.12-SP2             DC_ROOT=""
vcs                     2016.06-SP1-1           VCS_HOME=""
Setting PAR_BELDLYRPT environment variable to 1.
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_core.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\sem_core.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_comp_daq_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_comp_daq_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_comp_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_comp_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_daq_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_daq_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_deser_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_deser_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_pipe_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_pipe_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_sem_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_sem_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\deser_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\deser_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\deser_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\deser_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_vio_in.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\pipe_vio_in.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_vio_out.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\pipe_vio_out.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\pipe_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\daq_tx_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\daq_tx_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\daq_tx_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\daq_tx_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\cmp_tx_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\cmp_tx_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\cmp_tx_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\cmp_tx_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\sem_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\sem_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\adc_mem_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\adc_mem_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\adc_cnfg_mem_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\adc_cnfg_mem_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\ila.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\ila.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\icon.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\icon.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\data_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\data_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ch_fifo_ecc.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\ch_fifo_ecc.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\l1a_smp_fifo.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\l1a_smp_fifo.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\l1a_buf.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\l1a_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_buf.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\ring_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_l1a_buf.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\ring_l1a_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\evt_buf.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\evt_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\fifo1_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\fifo1_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_rngbuf_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_rngbuf_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_buf_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\ring_buf_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\eth_fifo_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\eth_fifo_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\chnlnk_fifo_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\chnlnk_fifo_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\xfer2ring_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\xfer2ring_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipeline_ecc.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\pipeline_ecc.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_chan_link_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_chan_link_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\al_Buckeye_load_FIFO.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\al_Buckeye_load_FIFO.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_rngbuf_daq.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_rngbuf_daq.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_auto_load_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_auto_load_cntrl.ngc
Copied C:\ISE_core_gen\ipcore_dir\CSP_param_xfer_auto_load_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_param_xfer_auto_load_cntrl.ngc
Copied C:\ISE_core_gen\ipcore_dir\CSP_param_xfer_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\CSP_param_xfer_cntrl.ngc
Copied C:\ISE_core_gen\ipcore_dir\param_xfer_vio.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\param_xfer_vio.ngc
Copied C:\ISE_core_gen\ipcore_dir\param_xfer_viord.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\param_xfer_viord.ngc
Copied C:\ISE_core_gen\ipcore_dir\param_xfer_la.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\param_xfer_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\source\PROM\param_fifo.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\param_fifo.ngc
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\ipcore_dir\I2C_write_FIFO.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\I2C_write_FIFO.ngc
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\ipcore_dir\I2C_rbk_FIFO.ngc to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\coreip\I2C_rbk_FIFO.ngc
log file: "F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a.srr"
Running: xdcfeb3a in foreground

Running xdcfeb3a|xdcfeb3a

Running: compile (Compile) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 16:59:53 2018

Running: compile_flow (Compile Process) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 16:59:53 2018
License granted for 4 parallel jobs

Running: compiler (Compile Input) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 16:59:53 2018
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\synwork\xdcfeb3a_comp.srs to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a.srs

compiler completed
# Wed Nov  7 17:01:16 2018

Return Code: 0
Run Time:00h:01m:23s

Running: multi_srs_gen (Multi-srs Generator) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 17:01:16 2018

multi_srs_gen completed
# Wed Nov  7 17:01:19 2018

Return Code: 0
Run Time:00h:00m:03s
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\synwork\xdcfeb3a_mult.srs to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a.srs
Complete: Compile Process on xdcfeb3a|xdcfeb3a
using FSM Exploration result file: "F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a_fsm.sdc"

Running: premap (Premap) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 17:01:19 2018

premap completed with warnings
# Wed Nov  7 17:02:31 2018

Return Code: 1
Run Time:00h:01m:12s
Complete: Compile on xdcfeb3a|xdcfeb3a

Running: map (Map) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 17:02:31 2018
License granted for 4 parallel jobs
using FSM Exploration result file: "F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a_fsm.sdc"

Running: fpga_mapper (Map & Optimize) on xdcfeb3a|xdcfeb3a
# Wed Nov  7 17:02:31 2018
Copied F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\synwork\xdcfeb3a_m.srm to F:\DCFEB\firmware\ISE_14.7\xdcfeb3a\xdcfeb3a.srm

fpga_mapper completed with warnings
# Wed Nov  7 17:08:16 2018

Return Code: 1
Run Time:00h:05m:44s
Complete: Map on xdcfeb3a|xdcfeb3a
Complete: Logic Synthesis on xdcfeb3a|xdcfeb3a
TCL script complete: "xdcfeb3a_map.tcl"
exit status=0
exit status=0
License checkin: synplifypremierdp
