Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 20 00:47:30 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/25_9_timing_fx.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 402 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.148       -5.559                    186               113588        0.027        0.000                      0               113588        2.100        0.000                       0                 65337  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.148       -5.559                    186               113588        0.027        0.000                      0               113588        2.100        0.000                       0                 65337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          186  Failing Endpoints,  Worst Slack       -0.148ns,  Total Violation       -5.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[45][8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/data_out_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.266ns (10.756%)  route 2.207ns (89.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.698     0.698 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.766    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=65337, routed)       1.303     4.162    denselayer1/CLK
    SLICE_X143Y245       FDCE                                         r  denselayer1/output_data_reg[45][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y245       FDCE (Prop_fdce_C_Q)         0.223     4.385 r  denselayer1/output_data_reg[45][8]/Q
                         net (fo=4, routed)           0.742     5.127    relulayer1/O4340[8]
    SLICE_X143Y260       LUT2 (Prop_lut2_I0_O)        0.043     5.170 r  relulayer1/data_out_reg_i_16__44/O
                         net (fo=84, routed)          1.465     6.635    denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/dense2_input_data[18][8]
    DSP48_X15Y108        DSP48E1                                      r  denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/data_out_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AE39                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.591     5.591 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913     7.504    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.587 r  clk_IBUF_BUFG_inst/O
                         net (fo=65337, routed)       1.319     8.905    denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/CLK
    DSP48_X15Y108        DSP48E1                                      r  denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/data_out_reg/CLK
                         clock pessimism              0.272     9.177    
                         clock uncertainty           -0.035     9.142    
    DSP48_X15Y108        DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.655     6.487    denselayer2/INPUT_SIZE_rows[45].OUTPUT_SIZE_cols[18].sa/data_out_reg
  -------------------------------------------------------------------
                         required time                          6.487    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 -0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 denselayer2/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[4].sa/data_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[4].column_tree/genblk2[2].genblk1[22].tree_reg[22][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.306ns (76.977%)  route 0.092ns (23.023%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=65337, routed)       0.651     1.968    denselayer2/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[4].sa/CLK
    SLICE_X143Y348       FDRE                                         r  denselayer2/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[4].sa/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y348       FDRE (Prop_fdre_C_Q)         0.091     2.059 r  denselayer2/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[4].sa/data_out_reg[17]/Q
                         net (fo=4, routed)           0.091     2.149    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree[22][11]_i_7__3_0[0]
    SLICE_X143Y348       LUT6 (Prop_lut6_I4_O)        0.064     2.213 r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree[22][3]_i_6__3/O
                         net (fo=1, routed)           0.000     2.213    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree[22][3]_i_6__3_n_184426
    SLICE_X143Y348       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.298 r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree_reg[22][3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.298    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree_reg[22][3]_i_1__3_n_184426
    SLICE_X143Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.323 r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree_reg[22][7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.324    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree_reg[22][7]_i_1__3_n_184426
    SLICE_X143Y350       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.365 r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[4].sa/genblk2[2].genblk1[22].tree_reg[22][11]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.365    denselayer2/sum_all/col_trees[4].column_tree/genblk2[2].genblk1[22].tree_reg[22][24]_0[8]
    SLICE_X143Y350       FDRE                                         r  denselayer2/sum_all/col_trees[4].column_tree/genblk2[2].genblk1[22].tree_reg[22][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=65337, routed)       0.979     2.541    denselayer2/sum_all/col_trees[4].column_tree/CLK
    SLICE_X143Y350       FDRE                                         r  denselayer2/sum_all/col_trees[4].column_tree/genblk2[2].genblk1[22].tree_reg[22][8]/C
                         clock pessimism             -0.273     2.268    
    SLICE_X143Y350       FDRE (Hold_fdre_C_D)         0.071     2.339    denselayer2/sum_all/col_trees[4].column_tree/genblk2[2].genblk1[22].tree_reg[22][8]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X2Y39     denselayer1/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[61].sa/data_out_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X139Y353  denselayer2/sum_all/col_trees[13].column_tree/output_data_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X92Y251   denselayer2/sum_all/col_trees[12].column_tree/genblk2[2].genblk1[31].tree_reg[31][2]/C



