-- Copying fread.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fread/fread.txt
-- Copying fscanf.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fscanf/fscanf.txt
-- Copying A.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/A.bin
-- Copying B.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/B.bin
-- Copying read.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-read/read.txt
-- Configuring done (0.3s)
-- Generating done (1.5s)
-- Build files have been written to: /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede
Building binary...
[ 12%] Performing build step for 'rv64'
[  2%] Built target drvr_add
[  7%] Built target drvr_exit
[  8%] Built target drvr_shift
[ 11%] Built target drvr_lsu
[ 16%] Built target drvr_fma
[ 16%] Built target drvr_float_lsu
[ 16%] Built target pandohammer
[ 35%] Built target drvr-example
[ 35%] Built target drvr_leiden_single
[ 35%] Built target drvr_cycle
[ 35%] Built target drvr_fstat
[ 35%] Built target drvr_amoswap
[ 35%] Built target drvr_addressmap
[ 42%] Built target drvr_fence
[ 42%] Built target drvr_fib
[ 42%] Built target drvr_gups
[ 42%] Built target drvr_fma-multith
[ 47%] Built target drvr_malloc
[ 47%] Built target drvr_fscanf
[ 47%] Built target drvr_fread
[ 52%] Built target drvr_dense_gemm
[ 52%] Built target drvr_attn_fixed
[ 57%] Built target drvr_bfs_multi_sw
[ 57%] Built target drvr_stream_bw_l2sp
[ 63%] Built target drvr_bfs_multi_sw_barrier
[ 63%] Built target drvr_tc
[ 63%] Built target drvr_bfs_multihart
[ 63%] Built target drvr_bfs_multi_sw_l2sp
[ 69%] Built target drvr_bfs
[ 69%] Built target drvr_ptr_chase
[ 73%] Built target drvr_tc_larger
[ 73%] Built target drvr_bfs-multith
[ 80%] Built target drvr_gemm_int_rand
[ 80%] Built target drvr_list_traverse
[ 80%] Built target drvr_poke
[ 80%] Built target drvr_multihart
[ 86%] Built target drvr_gemm_int_deter
[ 86%] Built target drvr_print_int
[ 86%] Built target drvr_ph_hello
[ 92%] Built target drvr_read
[ 92%] Built target drvr_puts
[ 92%] Built target drvr_printf
[ 96%] Built target drvr_write
[100%] Built target drvr_wait-with-sleep
[100%] Built target drvr_wait-without-sleep
[100%] Built target drvr_snprintf
[100%] Built target drvr_vread
[100%] Built target drvr_simple
[ 25%] Performing install step for 'rv64'
[  3%] Built target drvr_add
[ 12%] Built target pandohammer
[ 14%] Built target drvr_lsu
[ 15%] Built target drvr_shift
[ 14%] Built target drvr_exit
[ 16%] Built target drvr_float_lsu
[ 16%] Built target drvr_fma
[ 21%] Built target drvr-example
[ 22%] Built target drvr_addressmap
[ 23%] Built target drvr_amoswap
[ 29%] Built target drvr_cycle
[ 34%] Built target drvr_fib
[ 34%] Built target drvr_fma-multith
[ 34%] Built target drvr_fread
[ 34%] Built target drvr_fence
[ 41%] Built target drvr_gups
[ 46%] Built target drvr_malloc
[ 46%] Built target drvr_fstat
[ 46%] Built target drvr_fscanf
[ 48%] Built target drvr_attn_fixed
[ 48%] Built target drvr_leiden_single
[ 48%] Built target drvr_dense_gemm
[ 48%] Built target drvr_bfs_multi_sw
[ 52%] Built target drvr_stream_bw_l2sp
[ 52%] Built target drvr_bfs_multi_sw_l2sp
[ 55%] Built target drvr_bfs_multi_sw_barrier
[ 60%] Built target drvr_bfs_multihart
[ 61%] Built target drvr_bfs
[ 64%] Built target drvr_tc
[ 67%] Built target drvr_tc_larger
[ 73%] Built target drvr_bfs-multith
[ 73%] Built target drvr_list_traverse
[ 78%] Built target drvr_ptr_chase
[ 78%] Built target drvr_gemm_int_rand
[ 82%] Built target drvr_gemm_int_deter
[ 82%] Built target drvr_multihart
[ 84%] Built target drvr_ph_hello
[ 84%] Built target drvr_printf
[ 84%] Built target drvr_puts
[ 84%] Built target drvr_poke
[ 84%] Built target drvr_print_int
[ 94%] Built target drvr_read
[ 98%] Built target drvr_wait-with-sleep
[ 98%] Built target drvr_write
[ 98%] Built target drvr_simple
[100%] Built target drvr_vread
[100%] Built target drvr_snprintf
[100%] Built target drvr_wait-without-sleep
Install the project...
-- Install configuration: ""
-- Up-to-date: /work/.local/rv64/lib/crt.S
-- Up-to-date: /work/.local/rv64/lib/lock.c
-- Up-to-date: /work/.local/rv64/include/pandohammer/address.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/atomic.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/cpuinfo.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/mmio.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/staticdecl.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/stringify.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/hartsleep.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/register.h
-- Up-to-date: /work/.local/rv64/lib/bsg_link.ld
-- Up-to-date: /work/.local/rv64/cmake/FindDRV.cmake
-- Up-to-date: /work/.local/rv64/cmake/DRVInclude.cmake
[ 37%] Completed 'rv64'
[100%] Built target rv64
[ 16%] Built target riscvinterpreter
[ 52%] Built target drvapi
[100%] Built target Drv
[ 68%] Built target drvapi
[ 87%] Built target pandocommand
[100%] Built target pandocommand_loader
Build complete
==============================================
RUN: verify_c4_r70_c70 (4x1 cores, 16 threads/core, grid 70x70)
==============================================
Parsing arguments
Building system
Running simualation
Grid BFS (L2SP version): R=70 C=70 N=4900
HW: total_harts=64, pxn=1 pods/pxn=1 cores/pod=4 harts/core=16
Using total_threads=64 (within single pod for L2SP)
Full Verification: DISABLED
BFS done in 138 iterations
max_dist=138
sum_dist=338100
BFS complete, signaling exit.
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Configuring 16 harts
Simulation is complete, simulated time: 328.126 ms

--- Summary for verify_c4_r70_c70 ---
==========================================================================================
MEMORY ACCESS SUMMARY (PANDOHammer)
==========================================================================================

Metric                                        Value           Details                  
------------------------------------------------------------------------------------------
L1 Scratchpad (L1SP) Accesses                 475107589       98.4% of all accesses
  - Loads                                        355655846      
  - Stores                                       119451743      

L2 Scratchpad (L2SP) Accesses                 7247462         1.5% of all accesses
  - Loads                                        5864928        
  - Stores                                       1382534        

DRAM Address Space Accesses                   312547          0.1% of all accesses
  - Loads                                        310423         
  - Stores                                       2124           

--- Useful vs Total Accesses (stat_phase filtering) ---
L1SP Total                     475107589    Useful:    10492560     Overhead:  97.8%
  - Loads:  total=355655846  useful=8119183   
  - Stores: total=119451743  useful=2373377   
  - Atomic: total=0          useful=0         
L2SP Total                     7284985      Useful:    6995814      Overhead:  4.0%
  - Loads:  total=5864928    useful=5594388   
  - Stores: total=1382534    useful=1381951   
  - Atomic: total=37523      useful=19475     
DRAM Total                     313725       Useful:    0            Overhead:  100.0%
  - Loads:  total=310423     useful=0         
  - Stores: total=2124       useful=0         
  - Atomic: total=1178       useful=0         

DRAM Cache Hits                               310973          99.5% hit rate
DRAM Cache Misses (actual DRAM accesses)      1582           

--- Core-Perspective Latencies (includes interconnect) ---
  Avg DRAM Load Latency (end-to-end)          14.2 cycles
  Estimated Cache Hit Latency                 13.7 cycles
  Estimated Cache Miss Latency                122.9 cycles
  Interconnect Overhead (round-trip)          11.5 cycles

--- Cache-Local Latencies (excludes interconnect) ---
  Cache Hit Latency                           2.1 cycles
  Cache Miss Latency                          111.4 cycles

--- Overall Memory Performance ---           
  Avg Load Latency (all memory types)         2.2 cycles

========================================================================================================================
PER-CORE STATISTICS
========================================================================================================================
Core                      Busy %     MemWait %  Idle %     L1SP Ld      L2SP Ld      DRAM Ld      I-Miss    
------------------------------------------------------------------------------------------------------------------------
pxn0_hostcore             100.0      0.0        0.0        0            0            0            0         
pxn0_pod00                100.0      0.0        0.0        88862674     1866819      78057        68520     
pxn0_pod01                100.0      0.0        0.0        88915974     1451063      77228        61048     
pxn0_pod02                100.0      0.0        0.0        88954103     1151948      77643        58769     
pxn0_pod03                100.0      0.0        0.0        88923095     1395098      77495        59269     

====================================================================================================
PER-DRAM-CACHE STATISTICS (cache-local latencies, add ~12 cycles for core-perspective)
====================================================================================================
DRAM Cache           Hits         Misses       Hit %      Hit Lat (cyc)   Miss Lat (cyc) 
----------------------------------------------------------------------------------------------------
pxn0_dram0           310973       1582         99.5       2.1             111.4          

========================================================================================================================
L2SP BANK STATISTICS (per-bank MemController)
========================================================================================================================
Bank                         Reads      Writes     Util %     Avg Queue    Max Queue    Avg Rd Lat   Avg Wr Lat  
------------------------------------------------------------------------------------------------------------------------
pxn0_pod0_l2sp0              5864928    1382534    2.2        0.12         48           5.2          5.3         

==============================================
RUN: verify_c2_r50_c50 (2x1 cores, 16 threads/core, grid 50x50)
==============================================
Parsing arguments
Building system
Running simualation
Grid BFS (L2SP version): R=50 C=50 N=2500
HW: total_harts=32, pxn=1 pods/pxn=1 cores/pod=2 harts/core=16
Using total_threads=32 (within single pod for L2SP)
Full Verification: DISABLED
BFS done in 98 iterations
max_dist=98
sum_dist=122500
BFS complete, signaling exit.
Configuring 16 harts
Configuring 16 harts
Simulation is complete, simulated time: 128.943 ms

--- Summary for verify_c2_r50_c50 ---
==========================================================================================
MEMORY ACCESS SUMMARY (PANDOHammer)
==========================================================================================

Metric                                        Value           Details                  
------------------------------------------------------------------------------------------
L1 Scratchpad (L1SP) Accesses                 92966722        97.2% of all accesses
  - Loads                                        69542049       
  - Stores                                       23424673       

L2 Scratchpad (L2SP) Accesses                 2637343         2.8% of all accesses
  - Loads                                        2131809        
  - Stores                                       505534         

DRAM Address Space Accesses                   75844           0.1% of all accesses
  - Loads                                        73754          
  - Stores                                       2090           

--- Useful vs Total Accesses (stat_phase filtering) ---
L1SP Total                     92966722     Useful:    3942411      Overhead:  95.8%
  - Loads:  total=69542049   useful=3036137   
  - Stores: total=23424673   useful=906274    
  - Atomic: total=0          useful=0         
L2SP Total                     2653675      Useful:    2567743      Overhead:  3.2%
  - Loads:  total=2131809    useful=2052764   
  - Stores: total=505534     useful=505111    
  - Atomic: total=16332      useful=9868      
DRAM Total                     76396        Useful:    0            Overhead:  100.0%
  - Loads:  total=73754      useful=0         
  - Stores: total=2090       useful=0         
  - Atomic: total=552        useful=0         

DRAM Cache Hits                               74327           98.0% hit rate
DRAM Cache Misses (actual DRAM accesses)      1525           

--- Core-Perspective Latencies (includes interconnect) ---
  Avg DRAM Load Latency (end-to-end)          14.3 cycles
  Estimated Cache Hit Latency                 12.6 cycles
  Estimated Cache Miss Latency                101.6 cycles
  Interconnect Overhead (round-trip)          10.4 cycles

--- Cache-Local Latencies (excludes interconnect) ---
  Cache Hit Latency                           2.2 cycles
  Cache Miss Latency                          91.2 cycles

--- Overall Memory Performance ---           
  Avg Load Latency (all memory types)         2.3 cycles

========================================================================================================================
PER-CORE STATISTICS
========================================================================================================================
Core                      Busy %     MemWait %  Idle %     L1SP Ld      L2SP Ld      DRAM Ld      I-Miss    
------------------------------------------------------------------------------------------------------------------------
pxn0_hostcore             100.0      0.0        0.0        0            0            0            0         
pxn0_pod00                100.0      0.0        0.0        34761789     1134952      37378        64486     
pxn0_pod01                100.0      0.0        0.0        34780260     996857       36376        57899     

====================================================================================================
PER-DRAM-CACHE STATISTICS (cache-local latencies, add ~10 cycles for core-perspective)
====================================================================================================
DRAM Cache           Hits         Misses       Hit %      Hit Lat (cyc)   Miss Lat (cyc) 
----------------------------------------------------------------------------------------------------
pxn0_dram0           74327        1525         98.0       2.2             91.2           

========================================================================================================================
L2SP BANK STATISTICS (per-bank MemController)
========================================================================================================================
Bank                         Reads      Writes     Util %     Avg Queue    Max Queue    Avg Rd Lat   Avg Wr Lat  
------------------------------------------------------------------------------------------------------------------------
pxn0_pod0_l2sp0              2131809    505534     2.1        0.10         12           5.0          5.0         

==============================================
VERIFICATION RUN COMPLETE
Results in: build_stampede/drvr/sweep_results_2/
==============================================
