
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.82

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.29 source latency reg_op2[26]$_DFFE_PP_/CK ^
  -0.41 target latency mem_wdata[26]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.12 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   44.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   22.62    0.02    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.06 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     2   27.25    0.02    0.05    0.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   18.74    0.02    0.05    0.16 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.17 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     2   14.92    0.01    0.04    0.21 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.01    0.00    0.21 ^ clkbuf_4_11__f_clk/A (CLKBUF_X3)
    10   39.81    0.03    0.06    0.27 ^ clkbuf_4_11__f_clk/Z (CLKBUF_X3)
                                         clknet_4_11__leaf_clk (net)
                  0.03    0.01    0.28 ^ clkbuf_leaf_9_clk/A (CLKBUF_X3)
    13   21.24    0.02    0.05    0.33 ^ clkbuf_leaf_9_clk/Z (CLKBUF_X3)
                                         clknet_leaf_9_clk (net)
                  0.02    0.00    0.33 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
     1    1.07    0.01    0.07    0.40 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _00070_ (net)
                  0.01    0.00    0.40 ^ _15471_/A2 (AND2_X1)
     1    1.43    0.01    0.03    0.43 ^ _15471_/ZN (AND2_X1)
                                         _00072_ (net)
                  0.01    0.00    0.43 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   44.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   22.62    0.02    0.05    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.06 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     2   27.25    0.02    0.05    0.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.00    0.12 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     2   18.74    0.02    0.05    0.16 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.00    0.17 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     2   14.92    0.01    0.04    0.21 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.01    0.00    0.21 ^ clkbuf_4_11__f_clk/A (CLKBUF_X3)
    10   39.81    0.03    0.06    0.27 ^ clkbuf_4_11__f_clk/Z (CLKBUF_X3)
                                         clknet_4_11__leaf_clk (net)
                  0.03    0.01    0.28 ^ clkbuf_leaf_9_clk/A (CLKBUF_X3)
    13   21.24    0.02    0.05    0.33 ^ clkbuf_leaf_9_clk/Z (CLKBUF_X3)
                                         clknet_leaf_9_clk (net)
                  0.02    0.00    0.33 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.01    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1   11.38    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X8)
     7   32.73    0.01    0.02    2.03 ^ _09526_/Z (BUF_X8)
                                         _02702_ (net)
                  0.01    0.00    2.03 ^ _09584_/A (BUF_X8)
    10   31.39    0.01    0.03    2.05 ^ _09584_/Z (BUF_X8)
                                         _02759_ (net)
                  0.01    0.00    2.06 ^ _09616_/A (BUF_X8)
    10   35.80    0.01    0.03    2.08 ^ _09616_/Z (BUF_X8)
                                         _02789_ (net)
                  0.01    0.00    2.08 ^ _09617_/A (BUF_X4)
    10   23.74    0.02    0.03    2.12 ^ _09617_/Z (BUF_X4)
                                         _02790_ (net)
                  0.02    0.00    2.12 ^ _09621_/A2 (AND3_X2)
     1    4.02    0.01    0.04    2.16 ^ _09621_/ZN (AND3_X2)
                                         net64 (net)
                  0.01    0.00    2.16 ^ output64/A (BUF_X1)
     1    1.18    0.01    0.02    2.18 ^ output64/Z (BUF_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.18 ^ mem_la_read (out)
                                  2.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: resetn (input port clocked by clk)
Endpoint: mem_la_read (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1   11.38    0.00    0.00    2.00 ^ resetn (in)
                                         resetn (net)
                  0.00    0.00    2.00 ^ _09526_/A (BUF_X8)
     7   32.73    0.01    0.02    2.03 ^ _09526_/Z (BUF_X8)
                                         _02702_ (net)
                  0.01    0.00    2.03 ^ _09584_/A (BUF_X8)
    10   31.39    0.01    0.03    2.05 ^ _09584_/Z (BUF_X8)
                                         _02759_ (net)
                  0.01    0.00    2.06 ^ _09616_/A (BUF_X8)
    10   35.80    0.01    0.03    2.08 ^ _09616_/Z (BUF_X8)
                                         _02789_ (net)
                  0.01    0.00    2.08 ^ _09617_/A (BUF_X4)
    10   23.74    0.02    0.03    2.12 ^ _09617_/Z (BUF_X4)
                                         _02790_ (net)
                  0.02    0.00    2.12 ^ _09621_/A2 (AND3_X2)
     1    4.02    0.01    0.04    2.16 ^ _09621_/ZN (AND3_X2)
                                         net64 (net)
                  0.01    0.00    2.16 ^ output64/A (BUF_X1)
     1    1.18    0.01    0.02    2.18 ^ output64/Z (BUF_X1)
                                         mem_la_read (net)
                  0.01    0.00    2.18 ^ mem_la_read (out)
                                  2.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08809058368206024

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4437

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
3.5017359256744385

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3050

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: latched_store$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: reg_next_pc[30]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.16 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.04    0.21 ^ clkbuf_3_4_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_9__f_clk/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
   0.00    0.34 ^ latched_store$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.43 ^ latched_store$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.47 ^ _09510_/Z (BUF_X4)
   0.04    0.51 ^ _09512_/ZN (AND2_X1)
   0.03    0.54 ^ _09513_/Z (BUF_X4)
   0.03    0.57 ^ _09514_/Z (BUF_X8)
   0.07    0.64 v _09752_/Z (MUX2_X1)
   0.03    0.67 v _09753_/Z (BUF_X4)
   0.05    0.72 v _17149_/S (HA_X1)
   0.03    0.75 v _16237_/Z (BUF_X2)
   0.05    0.80 ^ _16260_/ZN (AOI21_X2)
   0.03    0.84 v _16278_/ZN (OAI211_X2)
   0.07    0.90 ^ _16279_/ZN (AOI211_X2)
   0.04    0.94 v _16280_/ZN (OAI211_X2)
   0.09    1.03 ^ _16322_/ZN (AOI221_X2)
   0.04    1.07 v _16373_/ZN (OAI21_X1)
   0.08    1.15 ^ _16447_/ZN (AOI221_X1)
   0.02    1.18 v _16449_/ZN (OAI21_X1)
   0.06    1.23 v _16450_/Z (XOR2_X1)
   0.03    1.27 ^ _16451_/ZN (NOR2_X1)
   0.02    1.29 v _16452_/ZN (OAI21_X1)
   0.00    1.29 v reg_next_pc[30]$_SDFFE_PN0P_/D (DFF_X1)
           1.29   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.06   10.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06   10.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.04   10.16 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.04   10.19 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.06   10.25 ^ clkbuf_4_15__f_clk/Z (CLKBUF_X3)
   0.05   10.30 ^ clkbuf_leaf_33_clk/Z (CLKBUF_X3)
   0.00   10.30 ^ reg_next_pc[30]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00   10.30   clock reconvergence pessimism
  -0.04   10.27   library setup time
          10.27   data required time
---------------------------------------------------------
          10.27   data required time
          -1.29   data arrival time
---------------------------------------------------------
           8.98   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.16 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.04    0.21 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
   0.06    0.27 ^ clkbuf_4_11__f_clk/Z (CLKBUF_X3)
   0.06    0.33 ^ clkbuf_leaf_9_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.40 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
   0.03    0.43 ^ _15471_/ZN (AND2_X1)
   0.00    0.43 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
           0.43   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.16 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.04    0.21 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
   0.06    0.27 ^ clkbuf_4_11__f_clk/Z (CLKBUF_X3)
   0.06    0.33 ^ clkbuf_leaf_9_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.33   clock reconvergence pessimism
   0.01    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.43   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3023

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3394

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1831

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.8169

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
266.451376

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.25e-03   1.39e-04   1.22e-04   1.51e-03  33.6%
Combinational          8.77e-04   9.79e-04   3.56e-04   2.21e-03  49.4%
Clock                  2.84e-04   4.64e-04   1.33e-05   7.61e-04  17.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.41e-03   1.58e-03   4.91e-04   4.48e-03 100.0%
                          53.7%      35.3%      11.0%
