#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri May  2 11:17:45 2025
# Process ID: 17860
# Current directory: D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.runs/impl_1
# Command line: vivado.exe -log mux_4_to_1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mux_4_to_1.tcl -notrace
# Log file: D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.runs/impl_1/mux_4_to_1.vdi
# Journal file: D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.runs/impl_1\vivado.jou
# Running On        :Soroush
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz
# CPU Frequency     :2112 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :12679 MB
# Swap memory       :10200 MB
# Total Virtual     :22879 MB
# Available Virtual :5795 MB
#-----------------------------------------------------------
source mux_4_to_1.tcl -notrace
