1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_alu.v
2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_branch_predict.v
3. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_compressed_decoder.v
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_controller.v
5. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_core.v
6. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_counter.v
7. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_cs_registers.v
8. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_csr.v
9. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_decoder.v
10. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_dummy_instr.v
11. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_ex_block.v
12. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_fetch_fifo.v
13. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_icache.v
14. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_id_stage.v
15. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_if_stage.v
16. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_load_store_unit.v
17. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_multdiv_fast.v
18. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_multdiv_slow.v
19. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_pmp.v
20. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_prefetch_buffer.v
21. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_register_file_ff.v
22. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_register_file_fpga.v
23. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_register_file_latch.v
24. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_wb_stage.v
25. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_badbit_ram_1p.v
26. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_clock_gating.v
27. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_generic_clock_gating.v
28. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_generic_ram_1p.v
29. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_lfsr.v
30. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_ram_1p.v
31. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_28_22_dec.v
32. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_28_22_enc.v
33. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_39_32_dec.v
34. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_39_32_enc.v
35. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_72_64_dec.v
36. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_secded_72_64_enc.v
37. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/prim_xilinx_clock_gating.v
38. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
39. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
40. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
41. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
42. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
43. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
44. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
45. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
46. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
47. Executing Liberty frontend: ./objects/asap7/ibex/ibex_run_2_4_4/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
48. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/ibex/ibex_run_2_4_4/clock_period.txt
Setting clock period to 1260
49. Executing HIERARCHY pass (managing design hierarchy).
50. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
50.1. Analyzing design hierarchy..
50.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
50.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_cs_registers.v:939
Warning: Replacing memory \mhpmevent with list of registers. See /work/CSE291/project/CSE291_PROJECT/new_workspace/flow/designs/src/ibex/ibex_cs_registers.v:986
50.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
50.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
50.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
50.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
50.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
50.9. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
50.10. Analyzing design hierarchy..
50.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
50.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
50.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
50.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
50.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
50.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
50.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
50.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
50.25. Analyzing design hierarchy..
50.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
50.27. Analyzing design hierarchy..
50.28. Analyzing design hierarchy..
51. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9ea54a48cc9628bf1663475182d340b6fda961f1\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_compressed_decoder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module prim_clock_gating because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_load_store_unit because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_wb_stage\WritebackStage=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_core because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010 because it contains processes (run 'proc' command first).
52. Executing RTLIL backend.
Warnings: 25 unique messages, 27 total
End of script. Logfile hash: 5f9c5ae218, CPU: user 1.68s system 0.07s, MEM: 89.98 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 84% 12x read_liberty (1 sec), 9% 1x hierarchy (0 sec), ...
Elapsed time: 0:01.83[h:]min:sec. CPU time: user 1.75 sys 0.07 (99%). Peak memory: 94392KB.
