Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Jul 13 00:08:19 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file network_timing_summary_routed.rpt -rpx network_timing_summary_routed.rpx
| Design       : network
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0               133026        0.111        0.000                      0               133026        4.600        0.000                       0                 46593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.151        0.000                      0               133026        0.111        0.000                      0               133026        4.600        0.000                       0                 46593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[724]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 0.259ns (2.695%)  route 9.350ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.350    10.146    GATE_I/dataReady_Y
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[724]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[724]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_CE)      -0.178    10.297    GATE_I/gateOutput_reg[724]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[725]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 0.259ns (2.695%)  route 9.350ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.350    10.146    GATE_I/dataReady_Y
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[725]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[725]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_CE)      -0.178    10.297    GATE_I/gateOutput_reg[725]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[726]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 0.259ns (2.695%)  route 9.350ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.350    10.146    GATE_I/dataReady_Y
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[726]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[726]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_CE)      -0.178    10.297    GATE_I/gateOutput_reg[726]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[727]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 0.259ns (2.695%)  route 9.350ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.350    10.146    GATE_I/dataReady_Y
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[727]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X24Y28         FDRE                                         r  GATE_I/gateOutput_reg[727]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_CE)      -0.178    10.297    GATE_I/gateOutput_reg[727]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[706]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 0.259ns (2.705%)  route 9.317ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.317    10.113    GATE_I/dataReady_Y
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[706]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[706]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[706]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[707]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 0.259ns (2.705%)  route 9.317ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.317    10.113    GATE_I/dataReady_Y
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[707]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[707]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[707]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[708]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 0.259ns (2.705%)  route 9.317ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.317    10.113    GATE_I/dataReady_Y
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[708]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[708]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[708]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[709]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 0.259ns (2.705%)  route 9.317ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.317    10.113    GATE_I/dataReady_Y
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[709]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X43Y40         FDRE                                         r  GATE_I/gateOutput_reg[709]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[709]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[664]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 0.259ns (2.705%)  route 9.316ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.316    10.112    GATE_I/dataReady_Y
    SLICE_X31Y37         FDRE                                         r  GATE_I/gateOutput_reg[664]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X31Y37         FDRE                                         r  GATE_I/gateOutput_reg[664]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[664]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 GATE_I/DOTPROD_Y/dataReadyF_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/gateOutput_reg[665]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 0.259ns (2.705%)  route 9.316ns (97.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.537     0.537    GATE_I/DOTPROD_Y/clock
    SLICE_X60Y106        FDRE                                         r  GATE_I/DOTPROD_Y/dataReadyF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  GATE_I/DOTPROD_Y/dataReadyF_reg/Q
                         net (fo=1154, routed)        9.316    10.112    GATE_I/dataReady_Y
    SLICE_X31Y37         FDRE                                         r  GATE_I/gateOutput_reg[665]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=46848, unset)        0.510    10.510    GATE_I/clock
    SLICE_X31Y37         FDRE                                         r  GATE_I/gateOutput_reg[665]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X31Y37         FDRE (Setup_fdre_C_CE)      -0.201    10.274    GATE_I/gateOutput_reg[665]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_Y/outputMAC_reg[1130]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_Y/outputVector_reg[549]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.207%)  route 0.088ns (46.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_Y/clock
    SLICE_X75Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputMAC_reg[1130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_Y/outputMAC_reg[1130]/Q
                         net (fo=2, routed)           0.088     0.454    GATE_I/DOTPROD_Y/outputMAC[1130]
    SLICE_X74Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[549]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_Y/clock
    SLICE_X74Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[549]/C
                         clock pessimism              0.000     0.280    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.063     0.343    GATE_I/DOTPROD_Y/outputVector_reg[549]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_X/outputMAC_reg[936]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_X/outputVector_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.154%)  route 0.088ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_X/clock
    SLICE_X125Y25        FDRE                                         r  GATE_I/DOTPROD_X/outputMAC_reg[936]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y25        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_X/outputMAC_reg[936]/Q
                         net (fo=2, routed)           0.088     0.454    GATE_I/DOTPROD_X/outputMAC[936]
    SLICE_X124Y25        FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_X/clock
    SLICE_X124Y25        FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[450]/C
                         clock pessimism              0.000     0.280    
    SLICE_X124Y25        FDRE (Hold_fdre_C_D)         0.063     0.343    GATE_I/DOTPROD_X/outputVector_reg[450]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_X/outputMAC_reg[1496]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_X/outputVector_reg[725]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.154%)  route 0.088ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_X/clock
    SLICE_X31Y29         FDRE                                         r  GATE_I/DOTPROD_X/outputMAC_reg[1496]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_X/outputMAC_reg[1496]/Q
                         net (fo=2, routed)           0.088     0.454    GATE_I/DOTPROD_X/outputMAC[1496]
    SLICE_X30Y29         FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[725]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_X/clock
    SLICE_X30Y29         FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[725]/C
                         clock pessimism              0.000     0.280    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.063     0.343    GATE_I/DOTPROD_X/outputVector_reg[725]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_Y/outputMAC_reg[1136]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_Y/outputVector_reg[555]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.595%)  route 0.090ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_Y/clock
    SLICE_X75Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputMAC_reg[1136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_Y/outputMAC_reg[1136]/Q
                         net (fo=2, routed)           0.090     0.456    GATE_I/DOTPROD_Y/outputMAC[1136]
    SLICE_X74Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[555]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_Y/clock
    SLICE_X74Y77         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[555]/C
                         clock pessimism              0.000     0.280    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.064     0.344    GATE_I/DOTPROD_Y/outputVector_reg[555]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_Y/outputMAC_reg[1650]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_Y/outputVector_reg[803]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.615%)  route 0.090ns (47.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_Y/clock
    SLICE_X41Y13         FDRE                                         r  GATE_I/DOTPROD_Y/outputMAC_reg[1650]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_Y/outputMAC_reg[1650]/Q
                         net (fo=2, routed)           0.090     0.456    GATE_I/DOTPROD_Y/outputMAC[1650]
    SLICE_X40Y13         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_Y/clock
    SLICE_X40Y13         FDRE                                         r  GATE_I/DOTPROD_Y/outputVector_reg[803]/C
                         clock pessimism              0.000     0.280    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.063     0.343    GATE_I/DOTPROD_Y/outputVector_reg[803]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_X/outputMAC_reg[687]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_X/outputVector_reg[334]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.235%)  route 0.063ns (38.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_X/clock
    SLICE_X90Y21         FDRE                                         r  GATE_I/DOTPROD_X/outputMAC_reg[687]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_X/outputMAC_reg[687]/Q
                         net (fo=2, routed)           0.063     0.430    GATE_I/DOTPROD_X/outputMAC[687]
    SLICE_X91Y21         FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[334]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_X/clock
    SLICE_X91Y21         FDRE                                         r  GATE_I/DOTPROD_X/outputVector_reg[334]/C
                         clock pessimism              0.000     0.280    
    SLICE_X91Y21         FDRE (Hold_fdre_C_D)         0.033     0.313    GATE_I/DOTPROD_X/outputVector_reg[334]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 GATE_F/DOTPROD_Y/outputMAC_reg[1642]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_F/DOTPROD_Y/outputVector_reg[795]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.067%)  route 0.092ns (47.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_F/DOTPROD_Y/clock
    SLICE_X19Y11         FDRE                                         r  GATE_F/DOTPROD_Y/outputMAC_reg[1642]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_F/DOTPROD_Y/outputMAC_reg[1642]/Q
                         net (fo=2, routed)           0.092     0.458    GATE_F/DOTPROD_Y/outputMAC[1642]
    SLICE_X18Y11         FDRE                                         r  GATE_F/DOTPROD_Y/outputVector_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_F/DOTPROD_Y/clock
    SLICE_X18Y11         FDRE                                         r  GATE_F/DOTPROD_Y/outputVector_reg[795]/C
                         clock pessimism              0.000     0.280    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.060     0.340    GATE_F/DOTPROD_Y/outputVector_reg[795]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.090%)  route 0.096ns (48.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    genblk1[18].sigmoid_i/clock
    SLICE_X63Y30         FDRE                                         r  genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[5]/Q
                         net (fo=33, routed)          0.096     0.462    genblk1[18].sigmoid_i/FSM_onehot_STATE_reg_n_0_[5]
    SLICE_X62Y30         FDSE                                         r  genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    genblk1[18].sigmoid_i/clock
    SLICE_X62Y30         FDSE                                         r  genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X62Y30         FDSE (Hold_fdse_C_D)         0.063     0.343    genblk1[18].sigmoid_i/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 GATE_F/DOTPROD_Y/outputMAC_reg[1796]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_F/DOTPROD_Y/outputVector_reg[873]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.639%)  route 0.097ns (49.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_F/DOTPROD_Y/clock
    SLICE_X73Y111        FDRE                                         r  GATE_F/DOTPROD_Y/outputMAC_reg[1796]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_F/DOTPROD_Y/outputMAC_reg[1796]/Q
                         net (fo=3, routed)           0.097     0.464    GATE_F/DOTPROD_Y/outputMAC[1796]
    SLICE_X72Y111        FDRE                                         r  GATE_F/DOTPROD_Y/outputVector_reg[873]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_F/DOTPROD_Y/clock
    SLICE_X72Y111        FDRE                                         r  GATE_F/DOTPROD_Y/outputVector_reg[873]/C
                         clock pessimism              0.000     0.280    
    SLICE_X72Y111        FDRE (Hold_fdre_C_D)         0.063     0.343    GATE_F/DOTPROD_Y/outputVector_reg[873]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GATE_I/DOTPROD_X/rowMux_reg[0]__13_rep/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GATE_I/DOTPROD_X/outputMAC_reg[904]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.289%)  route 0.095ns (42.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.266     0.266    GATE_I/DOTPROD_X/clock
    SLICE_X119Y29        FDRE                                         r  GATE_I/DOTPROD_X/rowMux_reg[0]__13_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y29        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  GATE_I/DOTPROD_X/rowMux_reg[0]__13_rep/Q
                         net (fo=159, routed)         0.095     0.462    GATE_I/DOTPROD_X/rowMux_reg[0]__13_rep_n_0
    SLICE_X118Y29        LUT5 (Prop_lut5_I0_O)        0.028     0.490 r  GATE_I/DOTPROD_X/outputMAC[904]_i_1__0/O
                         net (fo=1, routed)           0.000     0.490    GATE_I/DOTPROD_X/outputMAC787_out[904]
    SLICE_X118Y29        FDRE                                         r  GATE_I/DOTPROD_X/outputMAC_reg[904]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46848, unset)        0.280     0.280    GATE_I/DOTPROD_X/clock
    SLICE_X118Y29        FDRE                                         r  GATE_I/DOTPROD_X/outputMAC_reg[904]/C
                         clock pessimism              0.000     0.280    
    SLICE_X118Y29        FDRE (Hold_fdre_C_D)         0.087     0.367    GATE_I/DOTPROD_X/outputMAC_reg[904]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X3Y26    elemWiseMult_out0__31/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X0Y57    elemWiseMult_out0__58/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X2Y27    elemWiseMult_out0__32/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X4Y56    elemWiseMult_out0__59/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X2Y29    elemWiseMult_out0__33/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X7Y37    elemWiseMult_out0__6/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X5Y29    genblk1[28].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X3Y39    genblk1[54].sigmoid_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X7Y16    genblk2[22].tanh_i/outputMAC_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X7Y52    genblk2[49].tanh_i/outputMAC_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1004]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1004]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1005]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1005]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1006]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1006]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1007]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X61Y126  CF_prod_reg[1007]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X36Y148  CF_prod_reg[1023]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X36Y148  CF_prod_reg[1023]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X123Y58  CF_prod_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X123Y58  CF_prod_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1000]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1000]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1001]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1001]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1002]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1002]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1003]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X61Y126  CF_prod_reg[1003]/C



