Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 22 18:17:06 2024
| Host         : LAPTOP-K4AAENU9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   127 |
|    Minimum number of control sets                        |   127 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   419 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   127 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    80 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             785 |          217 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             402 |          128 |
| Yes          | No                    | No                     |            2940 |         1056 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1326 |          535 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                                                                                             Enable Signal                                                                                                            |                                                                                                           Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                                                                                                                                                               | u_confreg/p_0_in                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                                                                                                                                                               | u_confreg/p_0_in                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                         | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                               |                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/ds_valid_reg_0                                                                                                                                                                                        | u_cpu/cpu_core/exe_stage/u_alu/ds_valid_reg                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                    |                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/ds_valid_reg_0                                                                                                                                                                                        | u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[53]_16                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                         |                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_crmd_datf[1]_i_1_n_0                                                                                                                                                                            | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                              | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                              |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_confreg/state_count0                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_g                                                                                                                                                                                       | u_cpu/cpu_core/exe_stage/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo0_g                                                                                                                                                                                       | u_cpu/cpu_core/exe_stage/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                         | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu_resetn                                                                                                                                                                                                                           |                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index0                                                                                                                                                                                      | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                              | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/E[0]                                                                                                                                                                                                        | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1                                                                                                                          |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                          |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/state_count_reg[3]                                                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_estat_ecode[5]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                          | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                   |                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                          | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                5 |              8 |         1.60 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_uart_valid                                                                                                                                                                                                           | u_confreg/p_0_in                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/ds_to_es_bus_r_reg[261]_1                                                                                                                                                                             | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_asid_asid[9]_i_1_n_0                                                                                                                                                                            | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_dmw0_plv0_i_1_n_0                                                                                                                                                                               | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_dmw1_plv0_i_1_n_0                                                                                                                                                                               | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                9 |             13 |         1.44 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid_0[0]                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                7 |             13 |         1.86 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_ecfg_lie0                                                                                                                                                                                       | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                8 |             13 |         1.62 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/busy01_out                                                                                                                                                                                                                 | u_confreg/p_0_in                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbehi_vppn[18]_i_1_n_0                                                                                                                                                                         | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               13 |             19 |         1.46 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |                6 |             20 |         3.33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_confreg/step0_count0                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_confreg/step1_count0                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |               10 |             20 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_confreg/key_count0                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                                        |                9 |             21 |         2.33 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbrentry_pa[25]_i_1_n_0                                                                                                                                                                        | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               12 |             26 |         2.17 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_eentry_va[25]_i_2_n_0                                                                                                                                                                           | u_cpu/cpu_core/wb_stage/u_regcsr/csr_eentry_va                                                                                                                                                                                       |               13 |             26 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo0_g                                                                                                                                                                                       | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               16 |             27 |         1.69 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbelo1_g                                                                                                                                                                                       | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               15 |             27 |         1.80 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/timer_cnt[31]_i_1_n_0                                                                                                                                                                               | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               19 |             30 |         1.58 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/if_stage/fs_to_ds_bus_r0                                                                                                                                                                                              | u_cpu/cpu_core/id_stage/u_regfile/fs_valid_reg                                                                                                                                                                                       |               10 |             31 |         3.10 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tcfg_periodic_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |               15 |             31 |         2.07 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_badv_vaddr[31]_i_2_n_0                                                                                                                                                                          | u_cpu/cpu_core/wb_stage/u_regcsr/csr_badv_vaddr[31]_i_1_n_0                                                                                                                                                                          |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/axi_bridge/E[0]                                                                                                                                                                                                                | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[150]_0[0]                                                                                                                                                                                 | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               25 |             32 |         1.28 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_era_pc[31]_i_1_n_0                                                                                                                                                                              | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_save0_data[31]_i_1_n_0                                                                                                                                                                          | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_save3_data[31]_i_1_n_0                                                                                                                                                                          | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_save2_data[31]_i_1_n_0                                                                                                                                                                          | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tid_tid[31]_i_1_n_0                                                                                                                                                                             | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/ds_valid_reg_0                                                                                                                                                                                        | u_cpu/cpu_core/id_stage/fs_to_ds_bus_r_reg[41]_1                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_wdata_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_save1_data[31]_i_1_n_0                                                                                                                                                                          | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr0                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr1                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr5                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_io_simu                                                                                                                                                                                                              | u_confreg/p_0_in                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr4                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr7                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr2                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr3                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr6                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/if_stage/fs_pc0                                                                                                                                                                                                       | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_rdata_reg0                                                                                                                                                                                                            | u_confreg/p_0_in                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q           |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                      |               12 |             34 |         2.83 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                 |                                                                                                                                                                                                                                      |                8 |             34 |         4.25 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg1                                                                                                                                                                                                              | u_confreg/p_0_in                                                                                                                                                                                                                     |               13 |             34 |         2.62 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg0                                                                                                                                                                                                              | u_confreg/p_0_in                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/if_stage/fs_to_ds_bus_r0                                                                                                                                                                                              |                                                                                                                                                                                                                                      |                7 |             40 |         5.71 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/mem_stage/es_to_ms_bus_r0                                                                                                                                                                                             | u_cpu/cpu_core/exe_stage/ds_to_es_bus_r_reg[247]_0                                                                                                                                                                                   |               17 |             53 |         3.12 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                                                     |               21 |             63 |         3.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_num                                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                      |                9 |             67 |         7.44 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                 |               27 |             69 |         2.56 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      | u_cpu/cpu_core/reset                                                                                                                                                                                                                 |               23 |             75 |         3.26 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_0                                                                                                                                                                              |                                                                                                                                                                                                                                      |               35 |             83 |         2.37 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_4                                                                                                                                                                              |                                                                                                                                                                                                                                      |               44 |             83 |         1.89 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_1                                                                                                                                                                              |                                                                                                                                                                                                                                      |               31 |             83 |         2.68 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_6                                                                                                                                                                              |                                                                                                                                                                                                                                      |               32 |             83 |         2.59 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_2                                                                                                                                                                              |                                                                                                                                                                                                                                      |               41 |             83 |         2.02 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                      |               39 |             83 |         2.13 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_8                                                                                                                                                                              |                                                                                                                                                                                                                                      |               33 |             83 |         2.52 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_5                                                                                                                                                                              |                                                                                                                                                                                                                                      |               48 |             83 |         1.73 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/p_0_in24_in                                                                                                                                                                                         |                                                                                                                                                                                                                                      |               34 |             83 |         2.44 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/p_0_in22_in                                                                                                                                                                                         |                                                                                                                                                                                                                                      |               41 |             83 |         2.02 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/p_0_in26_in                                                                                                                                                                                         |                                                                                                                                                                                                                                      |               34 |             83 |         2.44 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/p_0_in20_in                                                                                                                                                                                         |                                                                                                                                                                                                                                      |               32 |             83 |         2.59 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbidx_index_reg[1]_0                                                                                                                                                                           |                                                                                                                                                                                                                                      |               32 |             83 |         2.59 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/csr_tlbidx_index_reg[1]_1                                                                                                                                                                           |                                                                                                                                                                                                                                      |               34 |             83 |         2.44 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_7                                                                                                                                                                              |                                                                                                                                                                                                                                      |               30 |             83 |         2.77 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/u_regcsr/tlbfill_index_reg[1]_3                                                                                                                                                                              |                                                                                                                                                                                                                                      |               38 |             83 |         2.18 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/wb_stage/ms_to_ws_bus_r_reg[149]_0[1]                                                                                                                                                                                 |                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                                                      |               34 |            112 |         3.29 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q           |                                                                                                                                                                                                                                      |               25 |            114 |         4.56 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/mem_stage/es_to_ms_bus_r0                                                                                                                                                                                             |                                                                                                                                                                                                                                      |               55 |            155 |         2.82 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/mem_stage/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                      |               70 |            196 |         2.80 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/ds_valid_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                      |               76 |            198 |         2.61 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/mydiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q           |                                                                                                                                                                                                                                      |               66 |            273 |         4.14 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/cpu_core/exe_stage/u_alu/my_unsigned_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                                                      |               68 |            273 |         4.01 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                      |              208 |            724 |         3.48 |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


