
---------- Begin Simulation Statistics ----------
final_tick                                44872970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 838888                       # Number of bytes of host memory used
host_op_rate                                   244966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   397.74                       # Real time elapsed on the host
host_tick_rate                              112819423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58031215                       # Number of instructions simulated
sim_ops                                      97433107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044873                       # Number of seconds simulated
sim_ticks                                 44872970000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7009590                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            393740                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7181718                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4360975                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         7009590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2648615                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8057358                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  424415                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       252866                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36145723                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 27420642                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            393785                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6128629                       # Number of branches committed
system.cpu.commit.bw_lim_events               7396520                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        10480560                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             58031215                       # Number of instructions committed
system.cpu.commit.committedOps               97433107                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     43005496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.265597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.024768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21090880     49.04%     49.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4376087     10.18%     59.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3975798      9.24%     68.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2929934      6.81%     75.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       971660      2.26%     77.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       706862      1.64%     79.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1181773      2.75%     81.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       375982      0.87%     82.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7396520     17.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     43005496                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257860                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                  88475725                       # Number of committed integer instructions.
system.cpu.commit.loads                      29041347                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396166      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         49791755     51.10%     51.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.04%     51.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.57%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      5.02%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.06%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74004      0.08%     57.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211702      0.22%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.69%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     59.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.69%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24082189     24.72%     85.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7400535      7.60%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959158      5.09%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97433107                       # Class of committed instruction
system.cpu.commit.refs                       38087228                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    58031215                       # Number of Instructions Simulated
system.cpu.committedOps                      97433107                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.773256                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.773256                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              18012021                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              112434745                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10106198                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  13041937                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 398339                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3000843                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    29682513                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         10755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9252105                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3285                       # TLB misses on write requests
system.cpu.fetch.Branches                     8057358                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7454436                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      31502986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                165380                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       66647289                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          150                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           496                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  796678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179559                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12657275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4785390                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.485244                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           44559338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.576191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.442865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 25470537     57.16%     57.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1786003      4.01%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1906627      4.28%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1121296      2.52%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   732013      1.64%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   991897      2.23%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   802750      1.80%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   859522      1.93%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 10888693     24.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             44559338                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12470002                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13564668                       # number of floating regfile writes
system.cpu.idleCycles                          313633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               477536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6583955                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.296752                       # Inst execution rate
system.cpu.iew.exec_refs                     38941803                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9246808                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1223383                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              30138490                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              19812                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             29581                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9638573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           107913308                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              29694995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            785393                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             103062083                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10411                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 74269                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 398339                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 86234                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          9470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12451048                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         6479                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5795                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          776                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1097143                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       592692                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5795                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       391488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          86048                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 104007900                       # num instructions consuming a value
system.cpu.iew.wb_count                     102777225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727068                       # average fanout of values written-back
system.cpu.iew.wb_producers                  75620822                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.290404                       # insts written-back per cycle
system.cpu.iew.wb_sent                      102874749                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                156648645                       # number of integer regfile reads
system.cpu.int_regfile_writes                74337532                       # number of integer regfile writes
system.cpu.ipc                               1.293233                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.293233                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            564089      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              54888540     52.85%     53.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41483      0.04%     53.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                589770      0.57%     54.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4912602      4.73%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 486      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59255      0.06%     58.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                78609      0.08%     58.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              215627      0.21%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642297      1.58%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23379      0.02%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19210      0.02%     60.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646156      1.59%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24842834     23.92%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7674243      7.39%     93.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5002858      4.82%     98.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1646038      1.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              103847476                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15342039                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30681935                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15297574                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15495740                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1813106                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  781138     43.08%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     63      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    18      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1016815     56.08%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13130      0.72%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1295      0.07%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              622      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               89754454                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          223469461                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     87479651                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         102903325                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  107854155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 103847476                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               59153                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10480200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             84000                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          58811                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18012859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      44559338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.330544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.227759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13768367     30.90%     30.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6818951     15.30%     46.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4915546     11.03%     57.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5534559     12.42%     69.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4677196     10.50%     80.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3774788      8.47%     88.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3209302      7.20%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1129812      2.54%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              730817      1.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44559338                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.314255                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7454515                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           237                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          11606804                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5245036                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             30138490                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9638573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                52049612                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         44872971                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1360797                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             109139426                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 369295                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11555181                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               13480835                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4217                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             282451314                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              110883505                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           125467543                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14523065                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1902053                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 398339                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16714070                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 16328117                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          12590474                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        171706768                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7886                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                698                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  15931468                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            730                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    143522643                       # The number of ROB reads
system.cpu.rob.rob_writes                   217400603                       # The number of ROB writes
system.cpu.timesIdled                           73230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1064953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2130419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          304                       # Transaction distribution
system.membus.trans_dist::CleanEvict              958                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10900                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10900                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6053                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16953                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19431000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89377500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1011045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       253281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        253540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       757506                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       760358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2435526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3195884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     32436352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    102373824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              134810176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1272                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1066738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015700                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1066475     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    263      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1066738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4212311000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2435791988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         760743873                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               251851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               796658                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1048509                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              251851                       # number of overall hits
system.l2.overall_hits::.cpu.data              796658                       # number of overall hits
system.l2.overall_hits::total                 1048509                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15268                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16955                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1687                       # number of overall misses
system.l2.overall_misses::.cpu.data             15268                       # number of overall misses
system.l2.overall_misses::total                 16955                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    166272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1471793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1638065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    166272000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1471793000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1638065000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           253538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           811926                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1065464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          253538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          811926                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1065464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.018805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.018805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98560.758743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96397.236049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96612.503686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98560.758743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96397.236049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96612.503686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 304                       # number of writebacks
system.l2.writebacks::total                       304                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16954                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1166381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1298933000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1166381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1298933000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.018803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.015912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.018803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.015912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78572.614108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76398.834087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76615.135071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78572.614108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76398.834087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76615.135071                       # average overall mshr miss latency
system.l2.replacements                           1270                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       787665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           787665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       787665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       787665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       253275                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           253275                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       253275                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       253275                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             43520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43520                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10900                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1034595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1034595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.200294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.200294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94916.972477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94916.972477                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    816595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    816595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.200294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.200294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74916.972477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74916.972477                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         251851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             251851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    166272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    166272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       253538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         253538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98560.758743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98560.758743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78572.614108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78572.614108                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        753138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            753138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    437198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    437198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       757506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        757506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100091.117216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100091.117216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    349786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    349786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80097.549805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80097.549805                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10449.083570                       # Cycle average of tags in use
system.l2.tags.total_refs                     2130392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    125.620143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.002158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1401.773539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9047.307872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.085557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.552204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.637761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.957581                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17060111                       # Number of tag accesses
system.l2.tags.data_accesses                 17060111                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         107904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1084992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2404655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21774534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24179188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2404655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2404655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         433580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               433580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         433580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2404655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21774534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24612768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022691827000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        304                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    111533500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               429402250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6578.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25328.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    507.493787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.519093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.463182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          611     28.12%     28.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          299     13.76%     41.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      7.32%     49.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      4.65%     53.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          116      5.34%     59.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           59      2.72%     61.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           68      3.13%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      2.39%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          708     32.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     996.588235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.022155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3262.947997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            14     82.35%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.692755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.685994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     41.18%     41.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8     47.06%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     11.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1084992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1084992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44872848000                       # Total gap between requests
system.mem_ctrls.avgGap                    2600269.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2404654.739813299850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21774533.756067406386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 405054.535057519039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46019500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    383382750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 380818948250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27295.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25111.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1252693908.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7389900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3924030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58847880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             981360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3542170320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1463433960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15998855040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21075602490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.672555                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  41576794750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1498380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1797795250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8153880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4322505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62196540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             501120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3542170320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1544557500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15930540480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21092442345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.047834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41398095750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1498380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1976494250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7155256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7155256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7155256                       # number of overall hits
system.cpu.icache.overall_hits::total         7155256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       299180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         299180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       299180                       # number of overall misses
system.cpu.icache.overall_misses::total        299180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7428316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7428316000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7428316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7428316000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7454436                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7454436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7454436                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7454436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040134                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24828.919045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24828.919045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24828.919045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24828.919045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       253281                       # number of writebacks
system.cpu.icache.writebacks::total            253281                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        45640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        45640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        45640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        45640                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       253540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       253540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       253540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       253540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6296658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6296658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6296658000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6296658000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24834.968841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24834.968841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24834.968841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24834.968841                       # average overall mshr miss latency
system.cpu.icache.replacements                 253281                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7155256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7155256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       299180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        299180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7428316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7428316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7454436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7454436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24828.919045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24828.919045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        45640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        45640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       253540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       253540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6296658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6296658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24834.968841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24834.968841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.876590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7408795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            253539                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.221520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.876590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15162411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15162411                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     24730042                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24730042                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     24730044                       # number of overall hits
system.cpu.dcache.overall_hits::total        24730044                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1534816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1534816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1538314                       # number of overall misses
system.cpu.dcache.overall_misses::total       1538314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34917170991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34917170991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34917170991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34917170991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26264858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26264858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26268358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26268358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058436                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058436                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22750.069709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22750.069709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22698.337915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22698.337915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        91053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.192630                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       787665                       # number of writebacks
system.cpu.dcache.writebacks::total            787665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       726386                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       726386                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       726386                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       726386                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       808430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       808430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       811928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       811928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20562183991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20562183991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20783645991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20783645991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030780                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030780                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25434.711714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25434.711714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25597.892906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25597.892906                       # average overall mshr miss latency
system.cpu.dcache.replacements                 811670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     15738883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15738883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1479992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1479992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  32677203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32677203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17218875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17218875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.085952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22079.310564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22079.310564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       725978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       725978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       754014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       754014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18435638000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18435638000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24449.994297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24449.994297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8991159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8991159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2239967991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2239967991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9045983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9045983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40857.434536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40857.434536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2126545991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2126545991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39079.425004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39079.425004                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3498                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3498                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    221462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    221462000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999429                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999429                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63311.034877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63311.034877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44872970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.844159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25541972                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            811926                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.458497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.844159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53348642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53348642                       # Number of data accesses

---------- End Simulation Statistics   ----------
