
P2_styrning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003c44  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083c44  00083c44  0000bc44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000099c  20070000  00083c4c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f8  2007099c  000845e8  0001099c  2**2
                  ALLOC
  4 .stack        00002004  20070a94  000846e0  0001099c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001099c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109c5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b860  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001eac  00000000  00000000  0001c280  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003c4d  00000000  00000000  0001e12c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000920  00000000  00000000  00021d79  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000838  00000000  00000000  00022699  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00017580  00000000  00000000  00022ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ca13  00000000  00000000  0003a451  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061630  00000000  00000000  00046e64  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001d28  00000000  00000000  000a8494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072a98 	.word	0x20072a98
   80004:	00080949 	.word	0x00080949
   80008:	00080945 	.word	0x00080945
   8000c:	00080945 	.word	0x00080945
   80010:	00080945 	.word	0x00080945
   80014:	00080945 	.word	0x00080945
   80018:	00080945 	.word	0x00080945
	...
   8002c:	00080945 	.word	0x00080945
   80030:	00080945 	.word	0x00080945
   80034:	00000000 	.word	0x00000000
   80038:	00080945 	.word	0x00080945
   8003c:	00080945 	.word	0x00080945
   80040:	00080945 	.word	0x00080945
   80044:	00080945 	.word	0x00080945
   80048:	00080945 	.word	0x00080945
   8004c:	00080945 	.word	0x00080945
   80050:	00080945 	.word	0x00080945
   80054:	00080945 	.word	0x00080945
   80058:	00080945 	.word	0x00080945
   8005c:	00080945 	.word	0x00080945
   80060:	00080945 	.word	0x00080945
   80064:	00080945 	.word	0x00080945
   80068:	00000000 	.word	0x00000000
   8006c:	000807b5 	.word	0x000807b5
   80070:	000807c9 	.word	0x000807c9
   80074:	000807dd 	.word	0x000807dd
   80078:	000807f1 	.word	0x000807f1
	...
   80084:	00080945 	.word	0x00080945
   80088:	00080b65 	.word	0x00080b65
   8008c:	00080945 	.word	0x00080945
   80090:	00080945 	.word	0x00080945
   80094:	00080945 	.word	0x00080945
   80098:	00080945 	.word	0x00080945
   8009c:	00080945 	.word	0x00080945
   800a0:	00080945 	.word	0x00080945
   800a4:	00000000 	.word	0x00000000
   800a8:	00080945 	.word	0x00080945
   800ac:	00080945 	.word	0x00080945
   800b0:	00080945 	.word	0x00080945
   800b4:	00080945 	.word	0x00080945
   800b8:	00080945 	.word	0x00080945
   800bc:	00080945 	.word	0x00080945
   800c0:	00080945 	.word	0x00080945
   800c4:	00080945 	.word	0x00080945
   800c8:	00080945 	.word	0x00080945
   800cc:	00080945 	.word	0x00080945
   800d0:	00080945 	.word	0x00080945
   800d4:	00080945 	.word	0x00080945
   800d8:	00080945 	.word	0x00080945
   800dc:	00080945 	.word	0x00080945
   800e0:	00080945 	.word	0x00080945
   800e4:	00080945 	.word	0x00080945
   800e8:	00080945 	.word	0x00080945
   800ec:	00080945 	.word	0x00080945
   800f0:	00080945 	.word	0x00080945

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007099c 	.word	0x2007099c
   80110:	00000000 	.word	0x00000000
   80114:	00083c4c 	.word	0x00083c4c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083c4c 	.word	0x00083c4c
   8013c:	200709a0 	.word	0x200709a0
   80140:	00083c4c 	.word	0x00083c4c
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	20070a7c 	.word	0x20070a7c
   80184:	20070a74 	.word	0x20070a74

00080188 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80188:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8018a:	0189      	lsls	r1, r1, #6
   8018c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8018e:	2402      	movs	r4, #2
   80190:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80192:	f04f 31ff 	mov.w	r1, #4294967295
   80196:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80198:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8019a:	605a      	str	r2, [r3, #4]
}
   8019c:	f85d 4b04 	ldr.w	r4, [sp], #4
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   801a4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   801a8:	4770      	bx	lr
   801aa:	bf00      	nop

000801ac <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   801ac:	0189      	lsls	r1, r1, #6
   801ae:	2305      	movs	r3, #5
   801b0:	5043      	str	r3, [r0, r1]
   801b2:	4770      	bx	lr

000801b4 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   801b4:	0189      	lsls	r1, r1, #6
   801b6:	2302      	movs	r3, #2
   801b8:	5043      	str	r3, [r0, r1]
   801ba:	4770      	bx	lr

000801bc <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   801bc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   801c0:	6908      	ldr	r0, [r1, #16]
}
   801c2:	4770      	bx	lr

000801c4 <initMotor>:
int l_speed=0;




void initMotor(void){
   801c4:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801c6:	4a24      	ldr	r2, [pc, #144]	; (80258 <initMotor+0x94>)
   801c8:	2310      	movs	r3, #16
   801ca:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801cc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801d0:	2320      	movs	r3, #32
   801d2:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801d4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801d8:	4b20      	ldr	r3, [pc, #128]	; (8025c <initMotor+0x98>)
   801da:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   801de:	6119      	str	r1, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801e0:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801e4:	491e      	ldr	r1, [pc, #120]	; (80260 <initMotor+0x9c>)
   801e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   801ea:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801ec:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   801f4:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801f6:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801fa:	4b1a      	ldr	r3, [pc, #104]	; (80264 <initMotor+0xa0>)
   801fc:	2402      	movs	r4, #2
   801fe:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80200:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80204:	2008      	movs	r0, #8
   80206:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80208:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8020c:	f44f 7500 	mov.w	r5, #512	; 0x200
   80210:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80212:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80216:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8021a:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8021c:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80220:	2504      	movs	r5, #4
   80222:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80224:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80228:	2601      	movs	r6, #1
   8022a:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8022c:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80230:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80232:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80236:	2540      	movs	r5, #64	; 0x40
   80238:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8023a:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8023e:	2380      	movs	r3, #128	; 0x80
   80240:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80242:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80246:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80248:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8024c:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8024e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
		ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
		ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
		
}
   80252:	bc70      	pop	{r4, r5, r6}
   80254:	4770      	bx	lr
   80256:	bf00      	nop
   80258:	400e1200 	.word	0x400e1200
   8025c:	400e1000 	.word	0x400e1000
   80260:	400e0e00 	.word	0x400e0e00
   80264:	400e1400 	.word	0x400e1400

00080268 <pulseLeft>:
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
}


void pulseLeft(int p1){
   80268:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8026a:	4c03      	ldr	r4, [pc, #12]	; (80278 <pulseLeft+0x10>)
   8026c:	2510      	movs	r5, #16
   8026e:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   80270:	4b02      	ldr	r3, [pc, #8]	; (8027c <pulseLeft+0x14>)
   80272:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80274:	6365      	str	r5, [r4, #52]	; 0x34
   80276:	bd38      	pop	{r3, r4, r5, pc}
   80278:	400e1200 	.word	0x400e1200
   8027c:	000804cd 	.word	0x000804cd

00080280 <pulseRight>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight(int p2){
   80280:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80282:	4c03      	ldr	r4, [pc, #12]	; (80290 <pulseRight+0x10>)
   80284:	2520      	movs	r5, #32
   80286:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   80288:	4b02      	ldr	r3, [pc, #8]	; (80294 <pulseRight+0x14>)
   8028a:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8028c:	6365      	str	r5, [r4, #52]	; 0x34
   8028e:	bd38      	pop	{r3, r4, r5, pc}
   80290:	400e1200 	.word	0x400e1200
   80294:	000804cd 	.word	0x000804cd

00080298 <moveForward>:
		delayMicroseconds(1100);
		pulseOut(1550);
		delayMicroseconds(5250);
}
*/
void moveForward(int l,int r){
   80298:	b510      	push	{r4, lr}
   8029a:	460c      	mov	r4, r1
	pulseLeft(l);
   8029c:	4b04      	ldr	r3, [pc, #16]	; (802b0 <moveForward+0x18>)
   8029e:	4798      	blx	r3
	pulseRight(r);
   802a0:	4620      	mov	r0, r4
   802a2:	4b04      	ldr	r3, [pc, #16]	; (802b4 <moveForward+0x1c>)
   802a4:	4798      	blx	r3
	delayMicroseconds(5250);
   802a6:	f241 4082 	movw	r0, #5250	; 0x1482
   802aa:	4b03      	ldr	r3, [pc, #12]	; (802b8 <moveForward+0x20>)
   802ac:	4798      	blx	r3
   802ae:	bd10      	pop	{r4, pc}
   802b0:	00080269 	.word	0x00080269
   802b4:	00080281 	.word	0x00080281
   802b8:	000804cd 	.word	0x000804cd

000802bc <P_regulator>:
		
}


void P_regulator(int b,int u)
{
   802bc:	b508      	push	{r3, lr}
	

	r_speed=speed;
   802be:	4b1b      	ldr	r3, [pc, #108]	; (8032c <P_regulator+0x70>)
   802c0:	681b      	ldr	r3, [r3, #0]
   802c2:	4a1b      	ldr	r2, [pc, #108]	; (80330 <P_regulator+0x74>)
   802c4:	6013      	str	r3, [r2, #0]
	l_speed=speed;
   802c6:	4a1b      	ldr	r2, [pc, #108]	; (80334 <P_regulator+0x78>)
   802c8:	6013      	str	r3, [r2, #0]
			int e = b - u; //Felvärde = Börvärde - ärvärde
   802ca:	1a41      	subs	r1, r0, r1
			if(e > 0) {
   802cc:	2900      	cmp	r1, #0
   802ce:	dd0c      	ble.n	802ea <P_regulator+0x2e>

				r_speed=speed-(e*Kp);
   802d0:	4a19      	ldr	r2, [pc, #100]	; (80338 <P_regulator+0x7c>)
   802d2:	6810      	ldr	r0, [r2, #0]
   802d4:	fb00 f001 	mul.w	r0, r0, r1
   802d8:	1a19      	subs	r1, r3, r0
   802da:	4a15      	ldr	r2, [pc, #84]	; (80330 <P_regulator+0x74>)
   802dc:	6011      	str	r1, [r2, #0]
				l_speed=speed+(e*Kp);
   802de:	4418      	add	r0, r3
   802e0:	4b14      	ldr	r3, [pc, #80]	; (80334 <P_regulator+0x78>)
   802e2:	6018      	str	r0, [r3, #0]
				moveForward(l_speed,r_speed);
   802e4:	4b15      	ldr	r3, [pc, #84]	; (8033c <P_regulator+0x80>)
   802e6:	4798      	blx	r3
   802e8:	e012      	b.n	80310 <P_regulator+0x54>
				
			}
			else if (e<0){		
   802ea:	2900      	cmp	r1, #0
   802ec:	da0c      	bge.n	80308 <P_regulator+0x4c>
						
				r_speed=speed+(e*Kp);
   802ee:	4a12      	ldr	r2, [pc, #72]	; (80338 <P_regulator+0x7c>)
   802f0:	6810      	ldr	r0, [r2, #0]
   802f2:	fb00 f001 	mul.w	r0, r0, r1
   802f6:	1819      	adds	r1, r3, r0
   802f8:	4a0d      	ldr	r2, [pc, #52]	; (80330 <P_regulator+0x74>)
   802fa:	6011      	str	r1, [r2, #0]
				l_speed=speed-(e*Kp);
   802fc:	1a18      	subs	r0, r3, r0
   802fe:	4b0d      	ldr	r3, [pc, #52]	; (80334 <P_regulator+0x78>)
   80300:	6018      	str	r0, [r3, #0]
				moveForward(l_speed,r_speed);
   80302:	4b0e      	ldr	r3, [pc, #56]	; (8033c <P_regulator+0x80>)
   80304:	4798      	blx	r3
   80306:	e003      	b.n	80310 <P_regulator+0x54>
			}
			else{
				moveForward(l_speed,r_speed);
   80308:	4618      	mov	r0, r3
   8030a:	4619      	mov	r1, r3
   8030c:	4b0b      	ldr	r3, [pc, #44]	; (8033c <P_regulator+0x80>)
   8030e:	4798      	blx	r3
			}
			delayMicroseconds(500000);
   80310:	480b      	ldr	r0, [pc, #44]	; (80340 <P_regulator+0x84>)
   80312:	4b0c      	ldr	r3, [pc, #48]	; (80344 <P_regulator+0x88>)
   80314:	4798      	blx	r3
   80316:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8031a:	4b0b      	ldr	r3, [pc, #44]	; (80348 <P_regulator+0x8c>)
   8031c:	635a      	str	r2, [r3, #52]	; 0x34
   8031e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80322:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   80326:	635a      	str	r2, [r3, #52]	; 0x34
   80328:	bd08      	pop	{r3, pc}
   8032a:	bf00      	nop
   8032c:	20070130 	.word	0x20070130
   80330:	200709b8 	.word	0x200709b8
   80334:	200709bc 	.word	0x200709bc
   80338:	2007012c 	.word	0x2007012c
   8033c:	00080299 	.word	0x00080299
   80340:	0007a120 	.word	0x0007a120
   80344:	000804cd 	.word	0x000804cd
   80348:	400e1000 	.word	0x400e1000

0008034c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   8034c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   8034e:	010b      	lsls	r3, r1, #4
   80350:	4293      	cmp	r3, r2
   80352:	d90d      	bls.n	80370 <usart_set_async_baudrate+0x24>
   80354:	e01a      	b.n	8038c <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   80356:	6841      	ldr	r1, [r0, #4]
   80358:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   8035c:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8035e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   80362:	6203      	str	r3, [r0, #32]

	return 0;
   80364:	2000      	movs	r0, #0
   80366:	e020      	b.n	803aa <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   80368:	2001      	movs	r0, #1
   8036a:	e01e      	b.n	803aa <usart_set_async_baudrate+0x5e>
   8036c:	2001      	movs	r0, #1
   8036e:	e01c      	b.n	803aa <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80370:	00d2      	lsls	r2, r2, #3
   80372:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   80376:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   8037a:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   8037c:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   80380:	1e54      	subs	r4, r2, #1
   80382:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80386:	428c      	cmp	r4, r1
   80388:	d9e9      	bls.n	8035e <usart_set_async_baudrate+0x12>
   8038a:	e7ed      	b.n	80368 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8038c:	00c9      	lsls	r1, r1, #3
   8038e:	00d3      	lsls	r3, r2, #3
   80390:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   80394:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   80398:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   8039a:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   8039e:	1e54      	subs	r4, r2, #1
   803a0:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   803a4:	428c      	cmp	r4, r1
   803a6:	d9d6      	bls.n	80356 <usart_set_async_baudrate+0xa>
   803a8:	e7e0      	b.n	8036c <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   803aa:	f85d 4b04 	ldr.w	r4, [sp], #4
   803ae:	4770      	bx	lr

000803b0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   803b0:	4b08      	ldr	r3, [pc, #32]	; (803d4 <usart_reset+0x24>)
   803b2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   803b6:	2300      	movs	r3, #0
   803b8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   803ba:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   803bc:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   803be:	2388      	movs	r3, #136	; 0x88
   803c0:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   803c2:	2324      	movs	r3, #36	; 0x24
   803c4:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   803c6:	f44f 7380 	mov.w	r3, #256	; 0x100
   803ca:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   803cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   803d0:	6003      	str	r3, [r0, #0]
   803d2:	4770      	bx	lr
   803d4:	55534100 	.word	0x55534100

000803d8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   803d8:	b570      	push	{r4, r5, r6, lr}
   803da:	4605      	mov	r5, r0
   803dc:	460c      	mov	r4, r1
   803de:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   803e0:	4b0f      	ldr	r3, [pc, #60]	; (80420 <usart_init_rs232+0x48>)
   803e2:	4798      	blx	r3

	ul_reg_val = 0;
   803e4:	2100      	movs	r1, #0
   803e6:	4b0f      	ldr	r3, [pc, #60]	; (80424 <usart_init_rs232+0x4c>)
   803e8:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   803ea:	b19c      	cbz	r4, 80414 <usart_init_rs232+0x3c>
   803ec:	4628      	mov	r0, r5
   803ee:	6821      	ldr	r1, [r4, #0]
   803f0:	4632      	mov	r2, r6
   803f2:	4b0d      	ldr	r3, [pc, #52]	; (80428 <usart_init_rs232+0x50>)
   803f4:	4798      	blx	r3
   803f6:	4603      	mov	r3, r0
   803f8:	b970      	cbnz	r0, 80418 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   803fa:	68a1      	ldr	r1, [r4, #8]
   803fc:	6862      	ldr	r2, [r4, #4]
   803fe:	430a      	orrs	r2, r1
   80400:	6921      	ldr	r1, [r4, #16]
   80402:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   80404:	68e0      	ldr	r0, [r4, #12]
   80406:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80408:	4906      	ldr	r1, [pc, #24]	; (80424 <usart_init_rs232+0x4c>)
   8040a:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   8040c:	6869      	ldr	r1, [r5, #4]
   8040e:	430a      	orrs	r2, r1
   80410:	606a      	str	r2, [r5, #4]

	return 0;
   80412:	e002      	b.n	8041a <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   80414:	2301      	movs	r3, #1
   80416:	e000      	b.n	8041a <usart_init_rs232+0x42>
   80418:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   8041a:	4618      	mov	r0, r3
   8041c:	bd70      	pop	{r4, r5, r6, pc}
   8041e:	bf00      	nop
   80420:	000803b1 	.word	0x000803b1
   80424:	200709c0 	.word	0x200709c0
   80428:	0008034d 	.word	0x0008034d

0008042c <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   8042c:	2340      	movs	r3, #64	; 0x40
   8042e:	6003      	str	r3, [r0, #0]
   80430:	4770      	bx	lr
   80432:	bf00      	nop

00080434 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   80434:	2310      	movs	r3, #16
   80436:	6003      	str	r3, [r0, #0]
   80438:	4770      	bx	lr
   8043a:	bf00      	nop

0008043c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8043c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80440:	460e      	mov	r6, r1
   80442:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80444:	3801      	subs	r0, #1
   80446:	2802      	cmp	r0, #2
   80448:	d80f      	bhi.n	8046a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8044a:	b192      	cbz	r2, 80472 <_write+0x36>
   8044c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8044e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8048c <_write+0x50>
   80452:	4f0d      	ldr	r7, [pc, #52]	; (80488 <_write+0x4c>)
   80454:	f8d8 0000 	ldr.w	r0, [r8]
   80458:	5d31      	ldrb	r1, [r6, r4]
   8045a:	683b      	ldr	r3, [r7, #0]
   8045c:	4798      	blx	r3
   8045e:	2800      	cmp	r0, #0
   80460:	db0a      	blt.n	80478 <_write+0x3c>
			return -1;
		}
		++nChars;
   80462:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80464:	42a5      	cmp	r5, r4
   80466:	d1f5      	bne.n	80454 <_write+0x18>
   80468:	e00a      	b.n	80480 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8046a:	f04f 30ff 	mov.w	r0, #4294967295
   8046e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80472:	2000      	movs	r0, #0
   80474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80478:	f04f 30ff 	mov.w	r0, #4294967295
   8047c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80480:	4620      	mov	r0, r4
	}
	return nChars;
}
   80482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80486:	bf00      	nop
   80488:	20070a78 	.word	0x20070a78
   8048c:	20070a7c 	.word	0x20070a7c

00080490 <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80490:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   80492:	201b      	movs	r0, #27
   80494:	4b08      	ldr	r3, [pc, #32]	; (804b8 <delayInit+0x28>)
   80496:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   80498:	4c08      	ldr	r4, [pc, #32]	; (804bc <delayInit+0x2c>)
   8049a:	4620      	mov	r0, r4
   8049c:	2100      	movs	r1, #0
   8049e:	460a      	mov	r2, r1
   804a0:	4b07      	ldr	r3, [pc, #28]	; (804c0 <delayInit+0x30>)
   804a2:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   804a4:	4620      	mov	r0, r4
   804a6:	2100      	movs	r1, #0
   804a8:	4b06      	ldr	r3, [pc, #24]	; (804c4 <delayInit+0x34>)
   804aa:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   804ac:	4620      	mov	r0, r4
   804ae:	2100      	movs	r1, #0
   804b0:	4b05      	ldr	r3, [pc, #20]	; (804c8 <delayInit+0x38>)
   804b2:	4798      	blx	r3
   804b4:	bd10      	pop	{r4, pc}
   804b6:	bf00      	nop
   804b8:	000808ed 	.word	0x000808ed
   804bc:	40080000 	.word	0x40080000
   804c0:	00080189 	.word	0x00080189
   804c4:	000801a5 	.word	0x000801a5
   804c8:	000801b5 	.word	0x000801b5

000804cc <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   804cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   804ce:	4604      	mov	r4, r0
	tc_start(TC0,0);
   804d0:	4809      	ldr	r0, [pc, #36]	; (804f8 <delayMicroseconds+0x2c>)
   804d2:	2100      	movs	r1, #0
   804d4:	4b09      	ldr	r3, [pc, #36]	; (804fc <delayMicroseconds+0x30>)
   804d6:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   804d8:	272a      	movs	r7, #42	; 0x2a
   804da:	fb07 f704 	mul.w	r7, r7, r4
   804de:	4e06      	ldr	r6, [pc, #24]	; (804f8 <delayMicroseconds+0x2c>)
   804e0:	2500      	movs	r5, #0
   804e2:	4c07      	ldr	r4, [pc, #28]	; (80500 <delayMicroseconds+0x34>)
   804e4:	4630      	mov	r0, r6
   804e6:	4629      	mov	r1, r5
   804e8:	47a0      	blx	r4
   804ea:	42b8      	cmp	r0, r7
   804ec:	d3fa      	bcc.n	804e4 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   804ee:	4802      	ldr	r0, [pc, #8]	; (804f8 <delayMicroseconds+0x2c>)
   804f0:	2100      	movs	r1, #0
   804f2:	4b04      	ldr	r3, [pc, #16]	; (80504 <delayMicroseconds+0x38>)
   804f4:	4798      	blx	r3
   804f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   804f8:	40080000 	.word	0x40080000
   804fc:	000801ad 	.word	0x000801ad
   80500:	000801bd 	.word	0x000801bd
   80504:	000801b5 	.word	0x000801b5

00080508 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80508:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8050a:	480e      	ldr	r0, [pc, #56]	; (80544 <sysclk_init+0x3c>)
   8050c:	4b0e      	ldr	r3, [pc, #56]	; (80548 <sysclk_init+0x40>)
   8050e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80510:	2000      	movs	r0, #0
   80512:	213e      	movs	r1, #62	; 0x3e
   80514:	4b0d      	ldr	r3, [pc, #52]	; (8054c <sysclk_init+0x44>)
   80516:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80518:	4c0d      	ldr	r4, [pc, #52]	; (80550 <sysclk_init+0x48>)
   8051a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8051c:	2800      	cmp	r0, #0
   8051e:	d0fc      	beq.n	8051a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80520:	4b0c      	ldr	r3, [pc, #48]	; (80554 <sysclk_init+0x4c>)
   80522:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80524:	4a0c      	ldr	r2, [pc, #48]	; (80558 <sysclk_init+0x50>)
   80526:	4b0d      	ldr	r3, [pc, #52]	; (8055c <sysclk_init+0x54>)
   80528:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8052a:	4c0d      	ldr	r4, [pc, #52]	; (80560 <sysclk_init+0x58>)
   8052c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8052e:	2800      	cmp	r0, #0
   80530:	d0fc      	beq.n	8052c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80532:	2010      	movs	r0, #16
   80534:	4b0b      	ldr	r3, [pc, #44]	; (80564 <sysclk_init+0x5c>)
   80536:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80538:	4b0b      	ldr	r3, [pc, #44]	; (80568 <sysclk_init+0x60>)
   8053a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8053c:	4801      	ldr	r0, [pc, #4]	; (80544 <sysclk_init+0x3c>)
   8053e:	4b02      	ldr	r3, [pc, #8]	; (80548 <sysclk_init+0x40>)
   80540:	4798      	blx	r3
   80542:	bd10      	pop	{r4, pc}
   80544:	0501bd00 	.word	0x0501bd00
   80548:	200700a5 	.word	0x200700a5
   8054c:	00080869 	.word	0x00080869
   80550:	000808bd 	.word	0x000808bd
   80554:	000808cd 	.word	0x000808cd
   80558:	200d3f01 	.word	0x200d3f01
   8055c:	400e0600 	.word	0x400e0600
   80560:	000808dd 	.word	0x000808dd
   80564:	00080805 	.word	0x00080805
   80568:	000809f9 	.word	0x000809f9

0008056c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8056c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8056e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80572:	4b16      	ldr	r3, [pc, #88]	; (805cc <board_init+0x60>)
   80574:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80576:	200b      	movs	r0, #11
   80578:	4c15      	ldr	r4, [pc, #84]	; (805d0 <board_init+0x64>)
   8057a:	47a0      	blx	r4
   8057c:	200c      	movs	r0, #12
   8057e:	47a0      	blx	r4
   80580:	200d      	movs	r0, #13
   80582:	47a0      	blx	r4
   80584:	200e      	movs	r0, #14
   80586:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80588:	203b      	movs	r0, #59	; 0x3b
   8058a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8058e:	4c11      	ldr	r4, [pc, #68]	; (805d4 <board_init+0x68>)
   80590:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80592:	2055      	movs	r0, #85	; 0x55
   80594:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80598:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8059a:	2056      	movs	r0, #86	; 0x56
   8059c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805a0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805a2:	2068      	movs	r0, #104	; 0x68
   805a4:	490c      	ldr	r1, [pc, #48]	; (805d8 <board_init+0x6c>)
   805a6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805a8:	205c      	movs	r0, #92	; 0x5c
   805aa:	490c      	ldr	r1, [pc, #48]	; (805dc <board_init+0x70>)
   805ac:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   805ae:	4b0c      	ldr	r3, [pc, #48]	; (805e0 <board_init+0x74>)
   805b0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   805b4:	661a      	str	r2, [r3, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   805b6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   805b8:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   805ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   805be:	6f19      	ldr	r1, [r3, #112]	; 0x70
   805c0:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
   805c4:	6719      	str	r1, [r3, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   805c6:	605a      	str	r2, [r3, #4]
   805c8:	bd10      	pop	{r4, pc}
   805ca:	bf00      	nop
   805cc:	400e1a50 	.word	0x400e1a50
   805d0:	000808ed 	.word	0x000808ed
   805d4:	00080689 	.word	0x00080689
   805d8:	28000079 	.word	0x28000079
   805dc:	28000001 	.word	0x28000001
   805e0:	400e0e00 	.word	0x400e0e00

000805e4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   805e4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   805e6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   805ea:	d016      	beq.n	8061a <pio_set_peripheral+0x36>
   805ec:	d804      	bhi.n	805f8 <pio_set_peripheral+0x14>
   805ee:	b1c1      	cbz	r1, 80622 <pio_set_peripheral+0x3e>
   805f0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   805f4:	d00a      	beq.n	8060c <pio_set_peripheral+0x28>
   805f6:	e013      	b.n	80620 <pio_set_peripheral+0x3c>
   805f8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   805fc:	d011      	beq.n	80622 <pio_set_peripheral+0x3e>
   805fe:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80602:	d00e      	beq.n	80622 <pio_set_peripheral+0x3e>
   80604:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80608:	d10a      	bne.n	80620 <pio_set_peripheral+0x3c>
   8060a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8060c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8060e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80610:	400b      	ands	r3, r1
   80612:	ea23 0302 	bic.w	r3, r3, r2
   80616:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80618:	e002      	b.n	80620 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8061a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8061c:	4313      	orrs	r3, r2
   8061e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80620:	6042      	str	r2, [r0, #4]
   80622:	4770      	bx	lr

00080624 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80624:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80626:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8062a:	bf14      	ite	ne
   8062c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8062e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80630:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80634:	bf14      	ite	ne
   80636:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80638:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8063a:	f012 0f02 	tst.w	r2, #2
   8063e:	d002      	beq.n	80646 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80640:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80644:	e004      	b.n	80650 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80646:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8064a:	bf18      	it	ne
   8064c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80650:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80652:	6001      	str	r1, [r0, #0]
   80654:	4770      	bx	lr
   80656:	bf00      	nop

00080658 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80658:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8065a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8065c:	9c01      	ldr	r4, [sp, #4]
   8065e:	b10c      	cbz	r4, 80664 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80660:	6641      	str	r1, [r0, #100]	; 0x64
   80662:	e000      	b.n	80666 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80664:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80666:	b10b      	cbz	r3, 8066c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80668:	6501      	str	r1, [r0, #80]	; 0x50
   8066a:	e000      	b.n	8066e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8066c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8066e:	b10a      	cbz	r2, 80674 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80670:	6301      	str	r1, [r0, #48]	; 0x30
   80672:	e000      	b.n	80676 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80674:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80676:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80678:	6001      	str	r1, [r0, #0]
}
   8067a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8067e:	4770      	bx	lr

00080680 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80680:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80682:	4770      	bx	lr

00080684 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80684:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80686:	4770      	bx	lr

00080688 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80688:	b570      	push	{r4, r5, r6, lr}
   8068a:	b082      	sub	sp, #8
   8068c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8068e:	0944      	lsrs	r4, r0, #5
   80690:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80694:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80698:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8069a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8069e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   806a2:	d030      	beq.n	80706 <pio_configure_pin+0x7e>
   806a4:	d806      	bhi.n	806b4 <pio_configure_pin+0x2c>
   806a6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   806aa:	d00a      	beq.n	806c2 <pio_configure_pin+0x3a>
   806ac:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   806b0:	d018      	beq.n	806e4 <pio_configure_pin+0x5c>
   806b2:	e049      	b.n	80748 <pio_configure_pin+0xc0>
   806b4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   806b8:	d030      	beq.n	8071c <pio_configure_pin+0x94>
   806ba:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   806be:	d02d      	beq.n	8071c <pio_configure_pin+0x94>
   806c0:	e042      	b.n	80748 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   806c2:	f000 001f 	and.w	r0, r0, #31
   806c6:	2401      	movs	r4, #1
   806c8:	4084      	lsls	r4, r0
   806ca:	4630      	mov	r0, r6
   806cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   806d0:	4622      	mov	r2, r4
   806d2:	4b1f      	ldr	r3, [pc, #124]	; (80750 <pio_configure_pin+0xc8>)
   806d4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   806d6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806da:	bf14      	ite	ne
   806dc:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   806de:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   806e0:	2001      	movs	r0, #1
   806e2:	e032      	b.n	8074a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   806e4:	f000 001f 	and.w	r0, r0, #31
   806e8:	2401      	movs	r4, #1
   806ea:	4084      	lsls	r4, r0
   806ec:	4630      	mov	r0, r6
   806ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   806f2:	4622      	mov	r2, r4
   806f4:	4b16      	ldr	r3, [pc, #88]	; (80750 <pio_configure_pin+0xc8>)
   806f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   806f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   806fc:	bf14      	ite	ne
   806fe:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80700:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80702:	2001      	movs	r0, #1
   80704:	e021      	b.n	8074a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80706:	f000 011f 	and.w	r1, r0, #31
   8070a:	2401      	movs	r4, #1
   8070c:	4630      	mov	r0, r6
   8070e:	fa04 f101 	lsl.w	r1, r4, r1
   80712:	462a      	mov	r2, r5
   80714:	4b0f      	ldr	r3, [pc, #60]	; (80754 <pio_configure_pin+0xcc>)
   80716:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80718:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8071a:	e016      	b.n	8074a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8071c:	f000 011f 	and.w	r1, r0, #31
   80720:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80722:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80726:	ea05 0304 	and.w	r3, r5, r4
   8072a:	9300      	str	r3, [sp, #0]
   8072c:	4630      	mov	r0, r6
   8072e:	fa04 f101 	lsl.w	r1, r4, r1
   80732:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80736:	bf14      	ite	ne
   80738:	2200      	movne	r2, #0
   8073a:	2201      	moveq	r2, #1
   8073c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80740:	4d05      	ldr	r5, [pc, #20]	; (80758 <pio_configure_pin+0xd0>)
   80742:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80744:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80746:	e000      	b.n	8074a <pio_configure_pin+0xc2>

	default:
		return 0;
   80748:	2000      	movs	r0, #0
	}

	return 1;
}
   8074a:	b002      	add	sp, #8
   8074c:	bd70      	pop	{r4, r5, r6, pc}
   8074e:	bf00      	nop
   80750:	000805e5 	.word	0x000805e5
   80754:	00080625 	.word	0x00080625
   80758:	00080659 	.word	0x00080659

0008075c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8075c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80760:	4604      	mov	r4, r0
   80762:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80764:	4b10      	ldr	r3, [pc, #64]	; (807a8 <pio_handler_process+0x4c>)
   80766:	4798      	blx	r3
   80768:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8076a:	4620      	mov	r0, r4
   8076c:	4b0f      	ldr	r3, [pc, #60]	; (807ac <pio_handler_process+0x50>)
   8076e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80770:	4005      	ands	r5, r0
   80772:	d017      	beq.n	807a4 <pio_handler_process+0x48>
   80774:	4f0e      	ldr	r7, [pc, #56]	; (807b0 <pio_handler_process+0x54>)
   80776:	f107 040c 	add.w	r4, r7, #12
   8077a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8077c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80780:	42b3      	cmp	r3, r6
   80782:	d10a      	bne.n	8079a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80784:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80788:	4229      	tst	r1, r5
   8078a:	d006      	beq.n	8079a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8078c:	6823      	ldr	r3, [r4, #0]
   8078e:	4630      	mov	r0, r6
   80790:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80792:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80796:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8079a:	42bc      	cmp	r4, r7
   8079c:	d002      	beq.n	807a4 <pio_handler_process+0x48>
   8079e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   807a0:	2d00      	cmp	r5, #0
   807a2:	d1eb      	bne.n	8077c <pio_handler_process+0x20>
   807a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807a8:	00080681 	.word	0x00080681
   807ac:	00080685 	.word	0x00080685
   807b0:	200709c4 	.word	0x200709c4

000807b4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   807b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   807b6:	4802      	ldr	r0, [pc, #8]	; (807c0 <PIOA_Handler+0xc>)
   807b8:	210b      	movs	r1, #11
   807ba:	4b02      	ldr	r3, [pc, #8]	; (807c4 <PIOA_Handler+0x10>)
   807bc:	4798      	blx	r3
   807be:	bd08      	pop	{r3, pc}
   807c0:	400e0e00 	.word	0x400e0e00
   807c4:	0008075d 	.word	0x0008075d

000807c8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   807c8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   807ca:	4802      	ldr	r0, [pc, #8]	; (807d4 <PIOB_Handler+0xc>)
   807cc:	210c      	movs	r1, #12
   807ce:	4b02      	ldr	r3, [pc, #8]	; (807d8 <PIOB_Handler+0x10>)
   807d0:	4798      	blx	r3
   807d2:	bd08      	pop	{r3, pc}
   807d4:	400e1000 	.word	0x400e1000
   807d8:	0008075d 	.word	0x0008075d

000807dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   807dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   807de:	4802      	ldr	r0, [pc, #8]	; (807e8 <PIOC_Handler+0xc>)
   807e0:	210d      	movs	r1, #13
   807e2:	4b02      	ldr	r3, [pc, #8]	; (807ec <PIOC_Handler+0x10>)
   807e4:	4798      	blx	r3
   807e6:	bd08      	pop	{r3, pc}
   807e8:	400e1200 	.word	0x400e1200
   807ec:	0008075d 	.word	0x0008075d

000807f0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   807f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   807f2:	4802      	ldr	r0, [pc, #8]	; (807fc <PIOD_Handler+0xc>)
   807f4:	210e      	movs	r1, #14
   807f6:	4b02      	ldr	r3, [pc, #8]	; (80800 <PIOD_Handler+0x10>)
   807f8:	4798      	blx	r3
   807fa:	bd08      	pop	{r3, pc}
   807fc:	400e1400 	.word	0x400e1400
   80800:	0008075d 	.word	0x0008075d

00080804 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80804:	4b17      	ldr	r3, [pc, #92]	; (80864 <pmc_switch_mck_to_pllack+0x60>)
   80806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80808:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8080c:	4310      	orrs	r0, r2
   8080e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80810:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80812:	f013 0f08 	tst.w	r3, #8
   80816:	d109      	bne.n	8082c <pmc_switch_mck_to_pllack+0x28>
   80818:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8081c:	4911      	ldr	r1, [pc, #68]	; (80864 <pmc_switch_mck_to_pllack+0x60>)
   8081e:	e001      	b.n	80824 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80820:	3b01      	subs	r3, #1
   80822:	d019      	beq.n	80858 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80824:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80826:	f012 0f08 	tst.w	r2, #8
   8082a:	d0f9      	beq.n	80820 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8082c:	4b0d      	ldr	r3, [pc, #52]	; (80864 <pmc_switch_mck_to_pllack+0x60>)
   8082e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80830:	f022 0203 	bic.w	r2, r2, #3
   80834:	f042 0202 	orr.w	r2, r2, #2
   80838:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8083a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8083c:	f010 0008 	ands.w	r0, r0, #8
   80840:	d10c      	bne.n	8085c <pmc_switch_mck_to_pllack+0x58>
   80842:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80846:	4907      	ldr	r1, [pc, #28]	; (80864 <pmc_switch_mck_to_pllack+0x60>)
   80848:	e001      	b.n	8084e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8084a:	3b01      	subs	r3, #1
   8084c:	d008      	beq.n	80860 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8084e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80850:	f012 0f08 	tst.w	r2, #8
   80854:	d0f9      	beq.n	8084a <pmc_switch_mck_to_pllack+0x46>
   80856:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80858:	2001      	movs	r0, #1
   8085a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8085c:	2000      	movs	r0, #0
   8085e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80860:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80862:	4770      	bx	lr
   80864:	400e0600 	.word	0x400e0600

00080868 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80868:	b138      	cbz	r0, 8087a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8086a:	4911      	ldr	r1, [pc, #68]	; (808b0 <pmc_switch_mainck_to_xtal+0x48>)
   8086c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8086e:	4a11      	ldr	r2, [pc, #68]	; (808b4 <pmc_switch_mainck_to_xtal+0x4c>)
   80870:	401a      	ands	r2, r3
   80872:	4b11      	ldr	r3, [pc, #68]	; (808b8 <pmc_switch_mainck_to_xtal+0x50>)
   80874:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80876:	620b      	str	r3, [r1, #32]
   80878:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8087a:	4a0d      	ldr	r2, [pc, #52]	; (808b0 <pmc_switch_mainck_to_xtal+0x48>)
   8087c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8087e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80882:	f023 0303 	bic.w	r3, r3, #3
   80886:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8088a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8088e:	0209      	lsls	r1, r1, #8
   80890:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80892:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80894:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80896:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80898:	f013 0f01 	tst.w	r3, #1
   8089c:	d0fb      	beq.n	80896 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8089e:	4a04      	ldr	r2, [pc, #16]	; (808b0 <pmc_switch_mainck_to_xtal+0x48>)
   808a0:	6a13      	ldr	r3, [r2, #32]
   808a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   808a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   808aa:	6213      	str	r3, [r2, #32]
   808ac:	4770      	bx	lr
   808ae:	bf00      	nop
   808b0:	400e0600 	.word	0x400e0600
   808b4:	fec8fffc 	.word	0xfec8fffc
   808b8:	01370002 	.word	0x01370002

000808bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   808bc:	4b02      	ldr	r3, [pc, #8]	; (808c8 <pmc_osc_is_ready_mainck+0xc>)
   808be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   808c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   808c4:	4770      	bx	lr
   808c6:	bf00      	nop
   808c8:	400e0600 	.word	0x400e0600

000808cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   808cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   808d0:	4b01      	ldr	r3, [pc, #4]	; (808d8 <pmc_disable_pllack+0xc>)
   808d2:	629a      	str	r2, [r3, #40]	; 0x28
   808d4:	4770      	bx	lr
   808d6:	bf00      	nop
   808d8:	400e0600 	.word	0x400e0600

000808dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   808dc:	4b02      	ldr	r3, [pc, #8]	; (808e8 <pmc_is_locked_pllack+0xc>)
   808de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   808e0:	f000 0002 	and.w	r0, r0, #2
   808e4:	4770      	bx	lr
   808e6:	bf00      	nop
   808e8:	400e0600 	.word	0x400e0600

000808ec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   808ec:	282c      	cmp	r0, #44	; 0x2c
   808ee:	d820      	bhi.n	80932 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   808f0:	281f      	cmp	r0, #31
   808f2:	d80d      	bhi.n	80910 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   808f4:	4b12      	ldr	r3, [pc, #72]	; (80940 <pmc_enable_periph_clk+0x54>)
   808f6:	699a      	ldr	r2, [r3, #24]
   808f8:	2301      	movs	r3, #1
   808fa:	4083      	lsls	r3, r0
   808fc:	401a      	ands	r2, r3
   808fe:	4293      	cmp	r3, r2
   80900:	d019      	beq.n	80936 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80902:	2301      	movs	r3, #1
   80904:	fa03 f000 	lsl.w	r0, r3, r0
   80908:	4b0d      	ldr	r3, [pc, #52]	; (80940 <pmc_enable_periph_clk+0x54>)
   8090a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8090c:	2000      	movs	r0, #0
   8090e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80910:	4b0b      	ldr	r3, [pc, #44]	; (80940 <pmc_enable_periph_clk+0x54>)
   80912:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80916:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80918:	2301      	movs	r3, #1
   8091a:	4083      	lsls	r3, r0
   8091c:	401a      	ands	r2, r3
   8091e:	4293      	cmp	r3, r2
   80920:	d00b      	beq.n	8093a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80922:	2301      	movs	r3, #1
   80924:	fa03 f000 	lsl.w	r0, r3, r0
   80928:	4b05      	ldr	r3, [pc, #20]	; (80940 <pmc_enable_periph_clk+0x54>)
   8092a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8092e:	2000      	movs	r0, #0
   80930:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80932:	2001      	movs	r0, #1
   80934:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80936:	2000      	movs	r0, #0
   80938:	4770      	bx	lr
   8093a:	2000      	movs	r0, #0
}
   8093c:	4770      	bx	lr
   8093e:	bf00      	nop
   80940:	400e0600 	.word	0x400e0600

00080944 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80944:	e7fe      	b.n	80944 <Dummy_Handler>
   80946:	bf00      	nop

00080948 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80948:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8094a:	4b1e      	ldr	r3, [pc, #120]	; (809c4 <Reset_Handler+0x7c>)
   8094c:	4a1e      	ldr	r2, [pc, #120]	; (809c8 <Reset_Handler+0x80>)
   8094e:	429a      	cmp	r2, r3
   80950:	d003      	beq.n	8095a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80952:	4b1e      	ldr	r3, [pc, #120]	; (809cc <Reset_Handler+0x84>)
   80954:	4a1b      	ldr	r2, [pc, #108]	; (809c4 <Reset_Handler+0x7c>)
   80956:	429a      	cmp	r2, r3
   80958:	d304      	bcc.n	80964 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8095a:	4b1d      	ldr	r3, [pc, #116]	; (809d0 <Reset_Handler+0x88>)
   8095c:	4a1d      	ldr	r2, [pc, #116]	; (809d4 <Reset_Handler+0x8c>)
   8095e:	429a      	cmp	r2, r3
   80960:	d30f      	bcc.n	80982 <Reset_Handler+0x3a>
   80962:	e01a      	b.n	8099a <Reset_Handler+0x52>
   80964:	4b1c      	ldr	r3, [pc, #112]	; (809d8 <Reset_Handler+0x90>)
   80966:	4c1d      	ldr	r4, [pc, #116]	; (809dc <Reset_Handler+0x94>)
   80968:	1ae4      	subs	r4, r4, r3
   8096a:	f024 0403 	bic.w	r4, r4, #3
   8096e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80970:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80972:	4814      	ldr	r0, [pc, #80]	; (809c4 <Reset_Handler+0x7c>)
   80974:	4914      	ldr	r1, [pc, #80]	; (809c8 <Reset_Handler+0x80>)
   80976:	585a      	ldr	r2, [r3, r1]
   80978:	501a      	str	r2, [r3, r0]
   8097a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8097c:	42a3      	cmp	r3, r4
   8097e:	d1fa      	bne.n	80976 <Reset_Handler+0x2e>
   80980:	e7eb      	b.n	8095a <Reset_Handler+0x12>
   80982:	4b17      	ldr	r3, [pc, #92]	; (809e0 <Reset_Handler+0x98>)
   80984:	4917      	ldr	r1, [pc, #92]	; (809e4 <Reset_Handler+0x9c>)
   80986:	1ac9      	subs	r1, r1, r3
   80988:	f021 0103 	bic.w	r1, r1, #3
   8098c:	1d1a      	adds	r2, r3, #4
   8098e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80990:	2200      	movs	r2, #0
   80992:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80996:	428b      	cmp	r3, r1
   80998:	d1fb      	bne.n	80992 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8099a:	4a13      	ldr	r2, [pc, #76]	; (809e8 <Reset_Handler+0xa0>)
   8099c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   809a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   809a4:	4911      	ldr	r1, [pc, #68]	; (809ec <Reset_Handler+0xa4>)
   809a6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   809a8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   809ac:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   809b0:	d203      	bcs.n	809ba <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   809b2:	688a      	ldr	r2, [r1, #8]
   809b4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   809b8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   809ba:	4b0d      	ldr	r3, [pc, #52]	; (809f0 <Reset_Handler+0xa8>)
   809bc:	4798      	blx	r3

	/* Branch to main function */
	main();
   809be:	4b0d      	ldr	r3, [pc, #52]	; (809f4 <Reset_Handler+0xac>)
   809c0:	4798      	blx	r3
   809c2:	e7fe      	b.n	809c2 <Reset_Handler+0x7a>
   809c4:	20070000 	.word	0x20070000
   809c8:	00083c4c 	.word	0x00083c4c
   809cc:	2007099c 	.word	0x2007099c
   809d0:	20070a94 	.word	0x20070a94
   809d4:	2007099c 	.word	0x2007099c
   809d8:	20070004 	.word	0x20070004
   809dc:	2007099f 	.word	0x2007099f
   809e0:	20070998 	.word	0x20070998
   809e4:	20070a8f 	.word	0x20070a8f
   809e8:	00080000 	.word	0x00080000
   809ec:	e000ed00 	.word	0xe000ed00
   809f0:	00080d51 	.word	0x00080d51
   809f4:	00080bd9 	.word	0x00080bd9

000809f8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   809f8:	4b3e      	ldr	r3, [pc, #248]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   809fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   809fc:	f003 0303 	and.w	r3, r3, #3
   80a00:	2b03      	cmp	r3, #3
   80a02:	d85f      	bhi.n	80ac4 <SystemCoreClockUpdate+0xcc>
   80a04:	e8df f003 	tbb	[pc, r3]
   80a08:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a0c:	4b3a      	ldr	r3, [pc, #232]	; (80af8 <SystemCoreClockUpdate+0x100>)
   80a0e:	695b      	ldr	r3, [r3, #20]
   80a10:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80a14:	bf14      	ite	ne
   80a16:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80a1a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80a1e:	4b37      	ldr	r3, [pc, #220]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a20:	601a      	str	r2, [r3, #0]
   80a22:	e04f      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80a24:	4b33      	ldr	r3, [pc, #204]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80a26:	6a1b      	ldr	r3, [r3, #32]
   80a28:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80a2c:	d003      	beq.n	80a36 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80a2e:	4a34      	ldr	r2, [pc, #208]	; (80b00 <SystemCoreClockUpdate+0x108>)
   80a30:	4b32      	ldr	r3, [pc, #200]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a32:	601a      	str	r2, [r3, #0]
   80a34:	e046      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80a36:	4a33      	ldr	r2, [pc, #204]	; (80b04 <SystemCoreClockUpdate+0x10c>)
   80a38:	4b30      	ldr	r3, [pc, #192]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a3a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80a3c:	4b2d      	ldr	r3, [pc, #180]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80a3e:	6a1b      	ldr	r3, [r3, #32]
   80a40:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a44:	2b10      	cmp	r3, #16
   80a46:	d002      	beq.n	80a4e <SystemCoreClockUpdate+0x56>
   80a48:	2b20      	cmp	r3, #32
   80a4a:	d004      	beq.n	80a56 <SystemCoreClockUpdate+0x5e>
   80a4c:	e03a      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80a4e:	4a2e      	ldr	r2, [pc, #184]	; (80b08 <SystemCoreClockUpdate+0x110>)
   80a50:	4b2a      	ldr	r3, [pc, #168]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a52:	601a      	str	r2, [r3, #0]
				break;
   80a54:	e036      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80a56:	4a2a      	ldr	r2, [pc, #168]	; (80b00 <SystemCoreClockUpdate+0x108>)
   80a58:	4b28      	ldr	r3, [pc, #160]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a5a:	601a      	str	r2, [r3, #0]
				break;
   80a5c:	e032      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80a5e:	4b25      	ldr	r3, [pc, #148]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80a60:	6a1b      	ldr	r3, [r3, #32]
   80a62:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80a66:	d003      	beq.n	80a70 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80a68:	4a25      	ldr	r2, [pc, #148]	; (80b00 <SystemCoreClockUpdate+0x108>)
   80a6a:	4b24      	ldr	r3, [pc, #144]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a6c:	601a      	str	r2, [r3, #0]
   80a6e:	e012      	b.n	80a96 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80a70:	4a24      	ldr	r2, [pc, #144]	; (80b04 <SystemCoreClockUpdate+0x10c>)
   80a72:	4b22      	ldr	r3, [pc, #136]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a74:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80a76:	4b1f      	ldr	r3, [pc, #124]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80a78:	6a1b      	ldr	r3, [r3, #32]
   80a7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a7e:	2b10      	cmp	r3, #16
   80a80:	d002      	beq.n	80a88 <SystemCoreClockUpdate+0x90>
   80a82:	2b20      	cmp	r3, #32
   80a84:	d004      	beq.n	80a90 <SystemCoreClockUpdate+0x98>
   80a86:	e006      	b.n	80a96 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80a88:	4a1f      	ldr	r2, [pc, #124]	; (80b08 <SystemCoreClockUpdate+0x110>)
   80a8a:	4b1c      	ldr	r3, [pc, #112]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a8c:	601a      	str	r2, [r3, #0]
				break;
   80a8e:	e002      	b.n	80a96 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80a90:	4a1b      	ldr	r2, [pc, #108]	; (80b00 <SystemCoreClockUpdate+0x108>)
   80a92:	4b1a      	ldr	r3, [pc, #104]	; (80afc <SystemCoreClockUpdate+0x104>)
   80a94:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80a96:	4b17      	ldr	r3, [pc, #92]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a9a:	f003 0303 	and.w	r3, r3, #3
   80a9e:	2b02      	cmp	r3, #2
   80aa0:	d10d      	bne.n	80abe <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80aa2:	4b14      	ldr	r3, [pc, #80]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80aa4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80aa6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80aa8:	4b14      	ldr	r3, [pc, #80]	; (80afc <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80aaa:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80aae:	681a      	ldr	r2, [r3, #0]
   80ab0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80ab4:	b2c9      	uxtb	r1, r1
   80ab6:	fbb2 f2f1 	udiv	r2, r2, r1
   80aba:	601a      	str	r2, [r3, #0]
   80abc:	e002      	b.n	80ac4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80abe:	4a13      	ldr	r2, [pc, #76]	; (80b0c <SystemCoreClockUpdate+0x114>)
   80ac0:	4b0e      	ldr	r3, [pc, #56]	; (80afc <SystemCoreClockUpdate+0x104>)
   80ac2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80ac4:	4b0b      	ldr	r3, [pc, #44]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ac8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80acc:	2b70      	cmp	r3, #112	; 0x70
   80ace:	d107      	bne.n	80ae0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80ad0:	4b0a      	ldr	r3, [pc, #40]	; (80afc <SystemCoreClockUpdate+0x104>)
   80ad2:	681a      	ldr	r2, [r3, #0]
   80ad4:	490e      	ldr	r1, [pc, #56]	; (80b10 <SystemCoreClockUpdate+0x118>)
   80ad6:	fba1 0202 	umull	r0, r2, r1, r2
   80ada:	0852      	lsrs	r2, r2, #1
   80adc:	601a      	str	r2, [r3, #0]
   80ade:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80ae0:	4b04      	ldr	r3, [pc, #16]	; (80af4 <SystemCoreClockUpdate+0xfc>)
   80ae2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80ae4:	4b05      	ldr	r3, [pc, #20]	; (80afc <SystemCoreClockUpdate+0x104>)
   80ae6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80aea:	681a      	ldr	r2, [r3, #0]
   80aec:	40ca      	lsrs	r2, r1
   80aee:	601a      	str	r2, [r3, #0]
   80af0:	4770      	bx	lr
   80af2:	bf00      	nop
   80af4:	400e0600 	.word	0x400e0600
   80af8:	400e1a10 	.word	0x400e1a10
   80afc:	20070134 	.word	0x20070134
   80b00:	00b71b00 	.word	0x00b71b00
   80b04:	003d0900 	.word	0x003d0900
   80b08:	007a1200 	.word	0x007a1200
   80b0c:	0e4e1c00 	.word	0x0e4e1c00
   80b10:	aaaaaaab 	.word	0xaaaaaaab

00080b14 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80b14:	4b09      	ldr	r3, [pc, #36]	; (80b3c <_sbrk+0x28>)
   80b16:	681b      	ldr	r3, [r3, #0]
   80b18:	b913      	cbnz	r3, 80b20 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80b1a:	4a09      	ldr	r2, [pc, #36]	; (80b40 <_sbrk+0x2c>)
   80b1c:	4b07      	ldr	r3, [pc, #28]	; (80b3c <_sbrk+0x28>)
   80b1e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80b20:	4b06      	ldr	r3, [pc, #24]	; (80b3c <_sbrk+0x28>)
   80b22:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80b24:	181a      	adds	r2, r3, r0
   80b26:	4907      	ldr	r1, [pc, #28]	; (80b44 <_sbrk+0x30>)
   80b28:	4291      	cmp	r1, r2
   80b2a:	db04      	blt.n	80b36 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80b2c:	4610      	mov	r0, r2
   80b2e:	4a03      	ldr	r2, [pc, #12]	; (80b3c <_sbrk+0x28>)
   80b30:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80b32:	4618      	mov	r0, r3
   80b34:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80b36:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80b3a:	4770      	bx	lr
   80b3c:	20070a34 	.word	0x20070a34
   80b40:	20072a98 	.word	0x20072a98
   80b44:	20087ffc 	.word	0x20087ffc

00080b48 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80b48:	f04f 30ff 	mov.w	r0, #4294967295
   80b4c:	4770      	bx	lr
   80b4e:	bf00      	nop

00080b50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80b50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80b54:	604b      	str	r3, [r1, #4]

	return 0;
}
   80b56:	2000      	movs	r0, #0
   80b58:	4770      	bx	lr
   80b5a:	bf00      	nop

00080b5c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80b5c:	2001      	movs	r0, #1
   80b5e:	4770      	bx	lr

00080b60 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80b60:	2000      	movs	r0, #0
   80b62:	4770      	bx	lr

00080b64 <USART1_Handler>:
char rx[16];

//int i=0;
//int speed=1500;
void USART1_Handler() {
	CONF_UART->US_CR |= (1 << US_CR_RSTRX);
   80b64:	4b09      	ldr	r3, [pc, #36]	; (80b8c <USART1_Handler+0x28>)
   80b66:	681a      	ldr	r2, [r3, #0]
   80b68:	f042 0210 	orr.w	r2, r2, #16
   80b6c:	601a      	str	r2, [r3, #0]
	rx[c_counter++] = CONF_UART->US_RHR & US_RHR_RXCHR_Msk;
   80b6e:	4808      	ldr	r0, [pc, #32]	; (80b90 <USART1_Handler+0x2c>)
   80b70:	7801      	ldrb	r1, [r0, #0]
   80b72:	1c4a      	adds	r2, r1, #1
   80b74:	b2d2      	uxtb	r2, r2
   80b76:	7002      	strb	r2, [r0, #0]
   80b78:	6998      	ldr	r0, [r3, #24]
   80b7a:	4b06      	ldr	r3, [pc, #24]	; (80b94 <USART1_Handler+0x30>)
   80b7c:	5458      	strb	r0, [r3, r1]
	if (c_counter > 15)
   80b7e:	2a0f      	cmp	r2, #15
   80b80:	d902      	bls.n	80b88 <USART1_Handler+0x24>
	{
		c_counter = 0;
   80b82:	2200      	movs	r2, #0
   80b84:	4b02      	ldr	r3, [pc, #8]	; (80b90 <USART1_Handler+0x2c>)
   80b86:	701a      	strb	r2, [r3, #0]
   80b88:	4770      	bx	lr
   80b8a:	bf00      	nop
   80b8c:	4009c000 	.word	0x4009c000
   80b90:	20070a3c 	.word	0x20070a3c
   80b94:	20070a80 	.word	0x20070a80

00080b98 <stringToInt>:
	}
	
}

void stringToInt(uint16_t *p_variable, char *p_string) {
	*p_variable = (*p_string++ - '0') * 1000;
   80b98:	780b      	ldrb	r3, [r1, #0]
   80b9a:	3b30      	subs	r3, #48	; 0x30
   80b9c:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   80ba0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   80ba4:	00db      	lsls	r3, r3, #3
   80ba6:	b29b      	uxth	r3, r3
   80ba8:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 100;
   80baa:	784a      	ldrb	r2, [r1, #1]
   80bac:	3a30      	subs	r2, #48	; 0x30
   80bae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80bb2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80bb6:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   80bba:	b292      	uxth	r2, r2
   80bbc:	8002      	strh	r2, [r0, #0]
	*p_variable = *p_variable + (*p_string++ - '0') * 10;
   80bbe:	788b      	ldrb	r3, [r1, #2]
   80bc0:	3b30      	subs	r3, #48	; 0x30
   80bc2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80bc6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   80bca:	b29b      	uxth	r3, r3
   80bcc:	8003      	strh	r3, [r0, #0]
	*p_variable = *p_variable + (*p_string - '0');
   80bce:	78ca      	ldrb	r2, [r1, #3]
   80bd0:	3a30      	subs	r2, #48	; 0x30
   80bd2:	4413      	add	r3, r2
   80bd4:	8003      	strh	r3, [r0, #0]
   80bd6:	4770      	bx	lr

00080bd8 <main>:
// 	/* Configure console UART. */
// 	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
// 	stdio_serial_init(CONF_UART, &uart_serial_options);
}
int main (void)
{
   80bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80bdc:	b08c      	sub	sp, #48	; 0x30
	sysclk_init();
   80bde:	4b49      	ldr	r3, [pc, #292]	; (80d04 <main+0x12c>)
   80be0:	4798      	blx	r3
	board_init();
   80be2:	4b49      	ldr	r3, [pc, #292]	; (80d08 <main+0x130>)
   80be4:	4798      	blx	r3
   80be6:	200b      	movs	r0, #11
   80be8:	4d48      	ldr	r5, [pc, #288]	; (80d0c <main+0x134>)
   80bea:	47a8      	blx	r5
   80bec:	200c      	movs	r0, #12
   80bee:	47a8      	blx	r5
   80bf0:	200d      	movs	r0, #13
   80bf2:	47a8      	blx	r5
   80bf4:	200e      	movs	r0, #14
   80bf6:	47a8      	blx	r5
	ioport_init();
	delayInit();
   80bf8:	4b45      	ldr	r3, [pc, #276]	; (80d10 <main+0x138>)
   80bfa:	4798      	blx	r3
   80bfc:	4e45      	ldr	r6, [pc, #276]	; (80d14 <main+0x13c>)
   80bfe:	4630      	mov	r0, r6
   80c00:	47a8      	blx	r5
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   80c02:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   80c06:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   80c08:	23c0      	movs	r3, #192	; 0xc0
   80c0a:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   80c0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80c10:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   80c12:	2400      	movs	r4, #0
   80c14:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   80c16:	9404      	str	r4, [sp, #16]
   80c18:	2012      	movs	r0, #18
   80c1a:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   80c1c:	4630      	mov	r0, r6
   80c1e:	4669      	mov	r1, sp
   80c20:	4a3d      	ldr	r2, [pc, #244]	; (80d18 <main+0x140>)
   80c22:	4b3e      	ldr	r3, [pc, #248]	; (80d1c <main+0x144>)
   80c24:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   80c26:	4630      	mov	r0, r6
   80c28:	4b3d      	ldr	r3, [pc, #244]	; (80d20 <main+0x148>)
   80c2a:	4798      	blx	r3
		usart_enable_rx(p_usart);
   80c2c:	4630      	mov	r0, r6
   80c2e:	4b3d      	ldr	r3, [pc, #244]	; (80d24 <main+0x14c>)
   80c30:	4798      	blx	r3
	configure_console();
	initMotor();
   80c32:	4b3d      	ldr	r3, [pc, #244]	; (80d28 <main+0x150>)
   80c34:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80c36:	4b3d      	ldr	r3, [pc, #244]	; (80d2c <main+0x154>)
   80c38:	2280      	movs	r2, #128	; 0x80
   80c3a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c3c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//delayMicroseconds(1100);
	//pulseOut(1850);
	//delayMicroseconds(5250);
//	delayMicroseconds(1000);
	ioport_set_pin_dir(TESTPINOUT11,IOPORT_DIR_OUTPUT);
	printf("HEJ");
   80c40:	483b      	ldr	r0, [pc, #236]	; (80d30 <main+0x158>)
   80c42:	4b3c      	ldr	r3, [pc, #240]	; (80d34 <main+0x15c>)
   80c44:	4798      	blx	r3
	//	int counter =0;*/
		char str1[4];
		char str2[4];
		char str3[4];
		char str4[4];
		uint16_t x1 = 0;
   80c46:	f8ad 401e 	strh.w	r4, [sp, #30]
		uint16_t x2 = 0;
   80c4a:	f8ad 401c 	strh.w	r4, [sp, #28]
		uint16_t x3 = 0; //irrelevant
   80c4e:	f8ad 401a 	strh.w	r4, [sp, #26]
		uint16_t x4 = 0; //irrelevant
   80c52:	f8ad 4018 	strh.w	r4, [sp, #24]
		n = x1+10;
   80c56:	220a      	movs	r2, #10
   80c58:	4b37      	ldr	r3, [pc, #220]	; (80d38 <main+0x160>)
   80c5a:	601a      	str	r2, [r3, #0]
	while(1){	
		str1[0] = rx[0];
   80c5c:	4c37      	ldr	r4, [pc, #220]	; (80d3c <main+0x164>)
		str4[0] = rx[12];
		str4[1] = rx[13];
		str4[2] = rx[14];
		str4[3] = rx[15];
		
		stringToInt(&x1, str1);
   80c5e:	4d38      	ldr	r5, [pc, #224]	; (80d40 <main+0x168>)
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80c60:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80d2c <main+0x154>
		uint16_t x2 = 0;
		uint16_t x3 = 0; //irrelevant
		uint16_t x4 = 0; //irrelevant
		n = x1+10;
	while(1){	
		str1[0] = rx[0];
   80c64:	7823      	ldrb	r3, [r4, #0]
   80c66:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		str1[1] = rx[1];
   80c6a:	7863      	ldrb	r3, [r4, #1]
   80c6c:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
		str1[2] = rx[2];
   80c70:	78a3      	ldrb	r3, [r4, #2]
   80c72:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
		str1[3] = rx[3];
   80c76:	78e3      	ldrb	r3, [r4, #3]
   80c78:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
		
		str2[0] = rx[4];
   80c7c:	7923      	ldrb	r3, [r4, #4]
   80c7e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		str2[1] = rx[5];
   80c82:	7963      	ldrb	r3, [r4, #5]
   80c84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
		str2[2] = rx[6];
   80c88:	79a3      	ldrb	r3, [r4, #6]
   80c8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
		str2[3] = rx[7];
   80c8e:	79e3      	ldrb	r3, [r4, #7]
   80c90:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
		
		str3[0] = rx[8];
   80c94:	7a23      	ldrb	r3, [r4, #8]
   80c96:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
		str3[1] = rx[9];
   80c9a:	7a63      	ldrb	r3, [r4, #9]
   80c9c:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
		str3[2] = rx[10];
   80ca0:	7aa3      	ldrb	r3, [r4, #10]
   80ca2:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
		str3[3] = rx[11];
   80ca6:	7ae3      	ldrb	r3, [r4, #11]
   80ca8:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
		
		str4[0] = rx[12];
   80cac:	7b23      	ldrb	r3, [r4, #12]
   80cae:	f88d 3020 	strb.w	r3, [sp, #32]
		str4[1] = rx[13];
   80cb2:	7b63      	ldrb	r3, [r4, #13]
   80cb4:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		str4[2] = rx[14];
   80cb8:	7ba3      	ldrb	r3, [r4, #14]
   80cba:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		str4[3] = rx[15];
   80cbe:	7be3      	ldrb	r3, [r4, #15]
   80cc0:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		
		stringToInt(&x1, str1);
   80cc4:	f10d 001e 	add.w	r0, sp, #30
   80cc8:	a90b      	add	r1, sp, #44	; 0x2c
   80cca:	47a8      	blx	r5
		stringToInt(&x2, str2);
   80ccc:	a807      	add	r0, sp, #28
   80cce:	a90a      	add	r1, sp, #40	; 0x28
   80cd0:	47a8      	blx	r5
		stringToInt(&x3, str3);
   80cd2:	f10d 001a 	add.w	r0, sp, #26
   80cd6:	a909      	add	r1, sp, #36	; 0x24
   80cd8:	47a8      	blx	r5
		stringToInt(&x4, str4);
   80cda:	a806      	add	r0, sp, #24
   80cdc:	a908      	add	r1, sp, #32
   80cde:	47a8      	blx	r5
   80ce0:	2780      	movs	r7, #128	; 0x80
   80ce2:	f8c8 7030 	str.w	r7, [r8, #48]	; 0x30
		ioport_set_pin_level(TESTPINOUT11,HIGH);
	//	P_regulator(0);
		//pidCompute(0);
		P_regulator(n,x2);
   80ce6:	4b14      	ldr	r3, [pc, #80]	; (80d38 <main+0x160>)
   80ce8:	6818      	ldr	r0, [r3, #0]
   80cea:	f8bd 101c 	ldrh.w	r1, [sp, #28]
   80cee:	4b15      	ldr	r3, [pc, #84]	; (80d44 <main+0x16c>)
   80cf0:	4798      	blx	r3
		delayMicroseconds(1000);
   80cf2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80cf6:	4e14      	ldr	r6, [pc, #80]	; (80d48 <main+0x170>)
   80cf8:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cfa:	f8c8 7034 	str.w	r7, [r8, #52]	; 0x34
		ioport_set_pin_level(TESTPINOUT11,LOW);
		delayMicroseconds(500000);
   80cfe:	4813      	ldr	r0, [pc, #76]	; (80d4c <main+0x174>)
   80d00:	47b0      	blx	r6
   80d02:	e7af      	b.n	80c64 <main+0x8c>
   80d04:	00080509 	.word	0x00080509
   80d08:	0008056d 	.word	0x0008056d
   80d0c:	000808ed 	.word	0x000808ed
   80d10:	00080491 	.word	0x00080491
   80d14:	4009c000 	.word	0x4009c000
   80d18:	0501bd00 	.word	0x0501bd00
   80d1c:	000803d9 	.word	0x000803d9
   80d20:	0008042d 	.word	0x0008042d
   80d24:	00080435 	.word	0x00080435
   80d28:	000801c5 	.word	0x000801c5
   80d2c:	400e1400 	.word	0x400e1400
   80d30:	00083bc4 	.word	0x00083bc4
   80d34:	00080da1 	.word	0x00080da1
   80d38:	20070a38 	.word	0x20070a38
   80d3c:	20070a80 	.word	0x20070a80
   80d40:	00080b99 	.word	0x00080b99
   80d44:	000802bd 	.word	0x000802bd
   80d48:	000804cd 	.word	0x000804cd
   80d4c:	0007a120 	.word	0x0007a120

00080d50 <__libc_init_array>:
   80d50:	b570      	push	{r4, r5, r6, lr}
   80d52:	4e0f      	ldr	r6, [pc, #60]	; (80d90 <__libc_init_array+0x40>)
   80d54:	4d0f      	ldr	r5, [pc, #60]	; (80d94 <__libc_init_array+0x44>)
   80d56:	1b76      	subs	r6, r6, r5
   80d58:	10b6      	asrs	r6, r6, #2
   80d5a:	d007      	beq.n	80d6c <__libc_init_array+0x1c>
   80d5c:	3d04      	subs	r5, #4
   80d5e:	2400      	movs	r4, #0
   80d60:	3401      	adds	r4, #1
   80d62:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80d66:	4798      	blx	r3
   80d68:	42a6      	cmp	r6, r4
   80d6a:	d1f9      	bne.n	80d60 <__libc_init_array+0x10>
   80d6c:	4e0a      	ldr	r6, [pc, #40]	; (80d98 <__libc_init_array+0x48>)
   80d6e:	4d0b      	ldr	r5, [pc, #44]	; (80d9c <__libc_init_array+0x4c>)
   80d70:	f002 ff56 	bl	83c20 <_init>
   80d74:	1b76      	subs	r6, r6, r5
   80d76:	10b6      	asrs	r6, r6, #2
   80d78:	d008      	beq.n	80d8c <__libc_init_array+0x3c>
   80d7a:	3d04      	subs	r5, #4
   80d7c:	2400      	movs	r4, #0
   80d7e:	3401      	adds	r4, #1
   80d80:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80d84:	4798      	blx	r3
   80d86:	42a6      	cmp	r6, r4
   80d88:	d1f9      	bne.n	80d7e <__libc_init_array+0x2e>
   80d8a:	bd70      	pop	{r4, r5, r6, pc}
   80d8c:	bd70      	pop	{r4, r5, r6, pc}
   80d8e:	bf00      	nop
   80d90:	00083c2c 	.word	0x00083c2c
   80d94:	00083c2c 	.word	0x00083c2c
   80d98:	00083c34 	.word	0x00083c34
   80d9c:	00083c2c 	.word	0x00083c2c

00080da0 <iprintf>:
   80da0:	b40f      	push	{r0, r1, r2, r3}
   80da2:	b510      	push	{r4, lr}
   80da4:	4b07      	ldr	r3, [pc, #28]	; (80dc4 <iprintf+0x24>)
   80da6:	b082      	sub	sp, #8
   80da8:	ac04      	add	r4, sp, #16
   80daa:	f854 2b04 	ldr.w	r2, [r4], #4
   80dae:	6818      	ldr	r0, [r3, #0]
   80db0:	4623      	mov	r3, r4
   80db2:	6881      	ldr	r1, [r0, #8]
   80db4:	9401      	str	r4, [sp, #4]
   80db6:	f000 f88d 	bl	80ed4 <_vfiprintf_r>
   80dba:	b002      	add	sp, #8
   80dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80dc0:	b004      	add	sp, #16
   80dc2:	4770      	bx	lr
   80dc4:	20070560 	.word	0x20070560

00080dc8 <memset>:
   80dc8:	b4f0      	push	{r4, r5, r6, r7}
   80dca:	0784      	lsls	r4, r0, #30
   80dcc:	d043      	beq.n	80e56 <memset+0x8e>
   80dce:	1e54      	subs	r4, r2, #1
   80dd0:	2a00      	cmp	r2, #0
   80dd2:	d03e      	beq.n	80e52 <memset+0x8a>
   80dd4:	b2cd      	uxtb	r5, r1
   80dd6:	4603      	mov	r3, r0
   80dd8:	e003      	b.n	80de2 <memset+0x1a>
   80dda:	1e62      	subs	r2, r4, #1
   80ddc:	2c00      	cmp	r4, #0
   80dde:	d038      	beq.n	80e52 <memset+0x8a>
   80de0:	4614      	mov	r4, r2
   80de2:	f803 5b01 	strb.w	r5, [r3], #1
   80de6:	079a      	lsls	r2, r3, #30
   80de8:	d1f7      	bne.n	80dda <memset+0x12>
   80dea:	2c03      	cmp	r4, #3
   80dec:	d92a      	bls.n	80e44 <memset+0x7c>
   80dee:	b2cd      	uxtb	r5, r1
   80df0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   80df4:	2c0f      	cmp	r4, #15
   80df6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   80dfa:	d915      	bls.n	80e28 <memset+0x60>
   80dfc:	f1a4 0710 	sub.w	r7, r4, #16
   80e00:	093f      	lsrs	r7, r7, #4
   80e02:	f103 0610 	add.w	r6, r3, #16
   80e06:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   80e0a:	461a      	mov	r2, r3
   80e0c:	6015      	str	r5, [r2, #0]
   80e0e:	6055      	str	r5, [r2, #4]
   80e10:	6095      	str	r5, [r2, #8]
   80e12:	60d5      	str	r5, [r2, #12]
   80e14:	3210      	adds	r2, #16
   80e16:	42b2      	cmp	r2, r6
   80e18:	d1f8      	bne.n	80e0c <memset+0x44>
   80e1a:	f004 040f 	and.w	r4, r4, #15
   80e1e:	3701      	adds	r7, #1
   80e20:	2c03      	cmp	r4, #3
   80e22:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   80e26:	d90d      	bls.n	80e44 <memset+0x7c>
   80e28:	461e      	mov	r6, r3
   80e2a:	4622      	mov	r2, r4
   80e2c:	3a04      	subs	r2, #4
   80e2e:	2a03      	cmp	r2, #3
   80e30:	f846 5b04 	str.w	r5, [r6], #4
   80e34:	d8fa      	bhi.n	80e2c <memset+0x64>
   80e36:	1f22      	subs	r2, r4, #4
   80e38:	f022 0203 	bic.w	r2, r2, #3
   80e3c:	3204      	adds	r2, #4
   80e3e:	4413      	add	r3, r2
   80e40:	f004 0403 	and.w	r4, r4, #3
   80e44:	b12c      	cbz	r4, 80e52 <memset+0x8a>
   80e46:	b2c9      	uxtb	r1, r1
   80e48:	441c      	add	r4, r3
   80e4a:	f803 1b01 	strb.w	r1, [r3], #1
   80e4e:	42a3      	cmp	r3, r4
   80e50:	d1fb      	bne.n	80e4a <memset+0x82>
   80e52:	bcf0      	pop	{r4, r5, r6, r7}
   80e54:	4770      	bx	lr
   80e56:	4614      	mov	r4, r2
   80e58:	4603      	mov	r3, r0
   80e5a:	e7c6      	b.n	80dea <memset+0x22>

00080e5c <__sprint_r.part.0>:
   80e5c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   80e5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80e62:	049c      	lsls	r4, r3, #18
   80e64:	460e      	mov	r6, r1
   80e66:	4680      	mov	r8, r0
   80e68:	4691      	mov	r9, r2
   80e6a:	d52a      	bpl.n	80ec2 <__sprint_r.part.0+0x66>
   80e6c:	6893      	ldr	r3, [r2, #8]
   80e6e:	6812      	ldr	r2, [r2, #0]
   80e70:	f102 0a08 	add.w	sl, r2, #8
   80e74:	b31b      	cbz	r3, 80ebe <__sprint_r.part.0+0x62>
   80e76:	e91a 00a0 	ldmdb	sl, {r5, r7}
   80e7a:	08bf      	lsrs	r7, r7, #2
   80e7c:	d017      	beq.n	80eae <__sprint_r.part.0+0x52>
   80e7e:	3d04      	subs	r5, #4
   80e80:	2400      	movs	r4, #0
   80e82:	e001      	b.n	80e88 <__sprint_r.part.0+0x2c>
   80e84:	42a7      	cmp	r7, r4
   80e86:	d010      	beq.n	80eaa <__sprint_r.part.0+0x4e>
   80e88:	4640      	mov	r0, r8
   80e8a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   80e8e:	4632      	mov	r2, r6
   80e90:	f001 f850 	bl	81f34 <_fputwc_r>
   80e94:	1c43      	adds	r3, r0, #1
   80e96:	f104 0401 	add.w	r4, r4, #1
   80e9a:	d1f3      	bne.n	80e84 <__sprint_r.part.0+0x28>
   80e9c:	2300      	movs	r3, #0
   80e9e:	f8c9 3008 	str.w	r3, [r9, #8]
   80ea2:	f8c9 3004 	str.w	r3, [r9, #4]
   80ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80eaa:	f8d9 3008 	ldr.w	r3, [r9, #8]
   80eae:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   80eb2:	f8c9 3008 	str.w	r3, [r9, #8]
   80eb6:	f10a 0a08 	add.w	sl, sl, #8
   80eba:	2b00      	cmp	r3, #0
   80ebc:	d1db      	bne.n	80e76 <__sprint_r.part.0+0x1a>
   80ebe:	2000      	movs	r0, #0
   80ec0:	e7ec      	b.n	80e9c <__sprint_r.part.0+0x40>
   80ec2:	f001 f9b1 	bl	82228 <__sfvwrite_r>
   80ec6:	2300      	movs	r3, #0
   80ec8:	f8c9 3008 	str.w	r3, [r9, #8]
   80ecc:	f8c9 3004 	str.w	r3, [r9, #4]
   80ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00080ed4 <_vfiprintf_r>:
   80ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ed8:	b0b1      	sub	sp, #196	; 0xc4
   80eda:	461c      	mov	r4, r3
   80edc:	9102      	str	r1, [sp, #8]
   80ede:	4690      	mov	r8, r2
   80ee0:	9308      	str	r3, [sp, #32]
   80ee2:	9006      	str	r0, [sp, #24]
   80ee4:	b118      	cbz	r0, 80eee <_vfiprintf_r+0x1a>
   80ee6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   80ee8:	2b00      	cmp	r3, #0
   80eea:	f000 80e8 	beq.w	810be <_vfiprintf_r+0x1ea>
   80eee:	9d02      	ldr	r5, [sp, #8]
   80ef0:	89ab      	ldrh	r3, [r5, #12]
   80ef2:	b29a      	uxth	r2, r3
   80ef4:	0490      	lsls	r0, r2, #18
   80ef6:	d407      	bmi.n	80f08 <_vfiprintf_r+0x34>
   80ef8:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   80efa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   80efe:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   80f02:	81ab      	strh	r3, [r5, #12]
   80f04:	b29a      	uxth	r2, r3
   80f06:	6669      	str	r1, [r5, #100]	; 0x64
   80f08:	0711      	lsls	r1, r2, #28
   80f0a:	f140 80b7 	bpl.w	8107c <_vfiprintf_r+0x1a8>
   80f0e:	f8dd b008 	ldr.w	fp, [sp, #8]
   80f12:	f8db 3010 	ldr.w	r3, [fp, #16]
   80f16:	2b00      	cmp	r3, #0
   80f18:	f000 80b0 	beq.w	8107c <_vfiprintf_r+0x1a8>
   80f1c:	f002 021a 	and.w	r2, r2, #26
   80f20:	2a0a      	cmp	r2, #10
   80f22:	f000 80b7 	beq.w	81094 <_vfiprintf_r+0x1c0>
   80f26:	2300      	movs	r3, #0
   80f28:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   80f2c:	930a      	str	r3, [sp, #40]	; 0x28
   80f2e:	9315      	str	r3, [sp, #84]	; 0x54
   80f30:	9314      	str	r3, [sp, #80]	; 0x50
   80f32:	9309      	str	r3, [sp, #36]	; 0x24
   80f34:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   80f38:	464e      	mov	r6, r9
   80f3a:	f898 3000 	ldrb.w	r3, [r8]
   80f3e:	2b00      	cmp	r3, #0
   80f40:	f000 84c8 	beq.w	818d4 <_vfiprintf_r+0xa00>
   80f44:	2b25      	cmp	r3, #37	; 0x25
   80f46:	f000 84c5 	beq.w	818d4 <_vfiprintf_r+0xa00>
   80f4a:	f108 0201 	add.w	r2, r8, #1
   80f4e:	e001      	b.n	80f54 <_vfiprintf_r+0x80>
   80f50:	2b25      	cmp	r3, #37	; 0x25
   80f52:	d004      	beq.n	80f5e <_vfiprintf_r+0x8a>
   80f54:	7813      	ldrb	r3, [r2, #0]
   80f56:	4614      	mov	r4, r2
   80f58:	3201      	adds	r2, #1
   80f5a:	2b00      	cmp	r3, #0
   80f5c:	d1f8      	bne.n	80f50 <_vfiprintf_r+0x7c>
   80f5e:	ebc8 0504 	rsb	r5, r8, r4
   80f62:	b195      	cbz	r5, 80f8a <_vfiprintf_r+0xb6>
   80f64:	9b14      	ldr	r3, [sp, #80]	; 0x50
   80f66:	9a15      	ldr	r2, [sp, #84]	; 0x54
   80f68:	3301      	adds	r3, #1
   80f6a:	442a      	add	r2, r5
   80f6c:	2b07      	cmp	r3, #7
   80f6e:	f8c6 8000 	str.w	r8, [r6]
   80f72:	6075      	str	r5, [r6, #4]
   80f74:	9215      	str	r2, [sp, #84]	; 0x54
   80f76:	9314      	str	r3, [sp, #80]	; 0x50
   80f78:	dd7b      	ble.n	81072 <_vfiprintf_r+0x19e>
   80f7a:	2a00      	cmp	r2, #0
   80f7c:	f040 84d5 	bne.w	8192a <_vfiprintf_r+0xa56>
   80f80:	9809      	ldr	r0, [sp, #36]	; 0x24
   80f82:	9214      	str	r2, [sp, #80]	; 0x50
   80f84:	4428      	add	r0, r5
   80f86:	464e      	mov	r6, r9
   80f88:	9009      	str	r0, [sp, #36]	; 0x24
   80f8a:	7823      	ldrb	r3, [r4, #0]
   80f8c:	2b00      	cmp	r3, #0
   80f8e:	f000 83ed 	beq.w	8176c <_vfiprintf_r+0x898>
   80f92:	2100      	movs	r1, #0
   80f94:	f04f 0200 	mov.w	r2, #0
   80f98:	f04f 3cff 	mov.w	ip, #4294967295
   80f9c:	7863      	ldrb	r3, [r4, #1]
   80f9e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   80fa2:	9104      	str	r1, [sp, #16]
   80fa4:	468a      	mov	sl, r1
   80fa6:	f104 0801 	add.w	r8, r4, #1
   80faa:	4608      	mov	r0, r1
   80fac:	4665      	mov	r5, ip
   80fae:	f108 0801 	add.w	r8, r8, #1
   80fb2:	f1a3 0220 	sub.w	r2, r3, #32
   80fb6:	2a58      	cmp	r2, #88	; 0x58
   80fb8:	f200 82d9 	bhi.w	8156e <_vfiprintf_r+0x69a>
   80fbc:	e8df f012 	tbh	[pc, r2, lsl #1]
   80fc0:	02d702cb 	.word	0x02d702cb
   80fc4:	02d202d7 	.word	0x02d202d7
   80fc8:	02d702d7 	.word	0x02d702d7
   80fcc:	02d702d7 	.word	0x02d702d7
   80fd0:	02d702d7 	.word	0x02d702d7
   80fd4:	028f0282 	.word	0x028f0282
   80fd8:	008402d7 	.word	0x008402d7
   80fdc:	02d70293 	.word	0x02d70293
   80fe0:	0196012b 	.word	0x0196012b
   80fe4:	01960196 	.word	0x01960196
   80fe8:	01960196 	.word	0x01960196
   80fec:	01960196 	.word	0x01960196
   80ff0:	01960196 	.word	0x01960196
   80ff4:	02d702d7 	.word	0x02d702d7
   80ff8:	02d702d7 	.word	0x02d702d7
   80ffc:	02d702d7 	.word	0x02d702d7
   81000:	02d702d7 	.word	0x02d702d7
   81004:	02d702d7 	.word	0x02d702d7
   81008:	02d70130 	.word	0x02d70130
   8100c:	02d702d7 	.word	0x02d702d7
   81010:	02d702d7 	.word	0x02d702d7
   81014:	02d702d7 	.word	0x02d702d7
   81018:	02d702d7 	.word	0x02d702d7
   8101c:	017b02d7 	.word	0x017b02d7
   81020:	02d702d7 	.word	0x02d702d7
   81024:	02d702d7 	.word	0x02d702d7
   81028:	01a402d7 	.word	0x01a402d7
   8102c:	02d702d7 	.word	0x02d702d7
   81030:	02d701bf 	.word	0x02d701bf
   81034:	02d702d7 	.word	0x02d702d7
   81038:	02d702d7 	.word	0x02d702d7
   8103c:	02d702d7 	.word	0x02d702d7
   81040:	02d702d7 	.word	0x02d702d7
   81044:	01e402d7 	.word	0x01e402d7
   81048:	02d701fa 	.word	0x02d701fa
   8104c:	02d702d7 	.word	0x02d702d7
   81050:	01fa0216 	.word	0x01fa0216
   81054:	02d702d7 	.word	0x02d702d7
   81058:	02d7021b 	.word	0x02d7021b
   8105c:	00890228 	.word	0x00890228
   81060:	027d0266 	.word	0x027d0266
   81064:	023a02d7 	.word	0x023a02d7
   81068:	011902d7 	.word	0x011902d7
   8106c:	02d702d7 	.word	0x02d702d7
   81070:	02af      	.short	0x02af
   81072:	3608      	adds	r6, #8
   81074:	9809      	ldr	r0, [sp, #36]	; 0x24
   81076:	4428      	add	r0, r5
   81078:	9009      	str	r0, [sp, #36]	; 0x24
   8107a:	e786      	b.n	80f8a <_vfiprintf_r+0xb6>
   8107c:	9806      	ldr	r0, [sp, #24]
   8107e:	9902      	ldr	r1, [sp, #8]
   81080:	f000 fd90 	bl	81ba4 <__swsetup_r>
   81084:	b9b0      	cbnz	r0, 810b4 <_vfiprintf_r+0x1e0>
   81086:	9d02      	ldr	r5, [sp, #8]
   81088:	89aa      	ldrh	r2, [r5, #12]
   8108a:	f002 021a 	and.w	r2, r2, #26
   8108e:	2a0a      	cmp	r2, #10
   81090:	f47f af49 	bne.w	80f26 <_vfiprintf_r+0x52>
   81094:	f8dd b008 	ldr.w	fp, [sp, #8]
   81098:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   8109c:	2b00      	cmp	r3, #0
   8109e:	f6ff af42 	blt.w	80f26 <_vfiprintf_r+0x52>
   810a2:	9806      	ldr	r0, [sp, #24]
   810a4:	4659      	mov	r1, fp
   810a6:	4642      	mov	r2, r8
   810a8:	4623      	mov	r3, r4
   810aa:	f000 fd3d 	bl	81b28 <__sbprintf>
   810ae:	b031      	add	sp, #196	; 0xc4
   810b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   810b4:	f04f 30ff 	mov.w	r0, #4294967295
   810b8:	b031      	add	sp, #196	; 0xc4
   810ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   810be:	f000 fea3 	bl	81e08 <__sinit>
   810c2:	e714      	b.n	80eee <_vfiprintf_r+0x1a>
   810c4:	4240      	negs	r0, r0
   810c6:	9308      	str	r3, [sp, #32]
   810c8:	f04a 0a04 	orr.w	sl, sl, #4
   810cc:	f898 3000 	ldrb.w	r3, [r8]
   810d0:	e76d      	b.n	80fae <_vfiprintf_r+0xda>
   810d2:	f01a 0320 	ands.w	r3, sl, #32
   810d6:	9004      	str	r0, [sp, #16]
   810d8:	46ac      	mov	ip, r5
   810da:	f000 80f4 	beq.w	812c6 <_vfiprintf_r+0x3f2>
   810de:	f8dd b020 	ldr.w	fp, [sp, #32]
   810e2:	f10b 0307 	add.w	r3, fp, #7
   810e6:	f023 0307 	bic.w	r3, r3, #7
   810ea:	f103 0408 	add.w	r4, r3, #8
   810ee:	9408      	str	r4, [sp, #32]
   810f0:	e9d3 4500 	ldrd	r4, r5, [r3]
   810f4:	2300      	movs	r3, #0
   810f6:	f04f 0000 	mov.w	r0, #0
   810fa:	2100      	movs	r1, #0
   810fc:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81100:	f8cd c014 	str.w	ip, [sp, #20]
   81104:	9107      	str	r1, [sp, #28]
   81106:	f1bc 0f00 	cmp.w	ip, #0
   8110a:	bfa8      	it	ge
   8110c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81110:	ea54 0205 	orrs.w	r2, r4, r5
   81114:	f040 80ad 	bne.w	81272 <_vfiprintf_r+0x39e>
   81118:	f1bc 0f00 	cmp.w	ip, #0
   8111c:	f040 80a9 	bne.w	81272 <_vfiprintf_r+0x39e>
   81120:	2b00      	cmp	r3, #0
   81122:	f040 83c0 	bne.w	818a6 <_vfiprintf_r+0x9d2>
   81126:	f01a 0f01 	tst.w	sl, #1
   8112a:	f000 83bc 	beq.w	818a6 <_vfiprintf_r+0x9d2>
   8112e:	2330      	movs	r3, #48	; 0x30
   81130:	af30      	add	r7, sp, #192	; 0xc0
   81132:	f807 3d41 	strb.w	r3, [r7, #-65]!
   81136:	ebc7 0409 	rsb	r4, r7, r9
   8113a:	9405      	str	r4, [sp, #20]
   8113c:	f8dd b014 	ldr.w	fp, [sp, #20]
   81140:	9c07      	ldr	r4, [sp, #28]
   81142:	45e3      	cmp	fp, ip
   81144:	bfb8      	it	lt
   81146:	46e3      	movlt	fp, ip
   81148:	f8cd b00c 	str.w	fp, [sp, #12]
   8114c:	b11c      	cbz	r4, 81156 <_vfiprintf_r+0x282>
   8114e:	f10b 0b01 	add.w	fp, fp, #1
   81152:	f8cd b00c 	str.w	fp, [sp, #12]
   81156:	f01a 0502 	ands.w	r5, sl, #2
   8115a:	9507      	str	r5, [sp, #28]
   8115c:	d005      	beq.n	8116a <_vfiprintf_r+0x296>
   8115e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81162:	f10b 0b02 	add.w	fp, fp, #2
   81166:	f8cd b00c 	str.w	fp, [sp, #12]
   8116a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8116e:	930b      	str	r3, [sp, #44]	; 0x2c
   81170:	f040 821b 	bne.w	815aa <_vfiprintf_r+0x6d6>
   81174:	9d04      	ldr	r5, [sp, #16]
   81176:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8117a:	ebcb 0405 	rsb	r4, fp, r5
   8117e:	2c00      	cmp	r4, #0
   81180:	f340 8213 	ble.w	815aa <_vfiprintf_r+0x6d6>
   81184:	2c10      	cmp	r4, #16
   81186:	f340 8489 	ble.w	81a9c <_vfiprintf_r+0xbc8>
   8118a:	4dbe      	ldr	r5, [pc, #760]	; (81484 <_vfiprintf_r+0x5b0>)
   8118c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8118e:	462b      	mov	r3, r5
   81190:	9814      	ldr	r0, [sp, #80]	; 0x50
   81192:	4625      	mov	r5, r4
   81194:	f04f 0b10 	mov.w	fp, #16
   81198:	4664      	mov	r4, ip
   8119a:	46b4      	mov	ip, r6
   8119c:	461e      	mov	r6, r3
   8119e:	e006      	b.n	811ae <_vfiprintf_r+0x2da>
   811a0:	1c83      	adds	r3, r0, #2
   811a2:	f10c 0c08 	add.w	ip, ip, #8
   811a6:	4608      	mov	r0, r1
   811a8:	3d10      	subs	r5, #16
   811aa:	2d10      	cmp	r5, #16
   811ac:	dd11      	ble.n	811d2 <_vfiprintf_r+0x2fe>
   811ae:	1c41      	adds	r1, r0, #1
   811b0:	3210      	adds	r2, #16
   811b2:	2907      	cmp	r1, #7
   811b4:	9215      	str	r2, [sp, #84]	; 0x54
   811b6:	e88c 0840 	stmia.w	ip, {r6, fp}
   811ba:	9114      	str	r1, [sp, #80]	; 0x50
   811bc:	ddf0      	ble.n	811a0 <_vfiprintf_r+0x2cc>
   811be:	2a00      	cmp	r2, #0
   811c0:	f040 81e6 	bne.w	81590 <_vfiprintf_r+0x6bc>
   811c4:	3d10      	subs	r5, #16
   811c6:	2d10      	cmp	r5, #16
   811c8:	f04f 0301 	mov.w	r3, #1
   811cc:	4610      	mov	r0, r2
   811ce:	46cc      	mov	ip, r9
   811d0:	dced      	bgt.n	811ae <_vfiprintf_r+0x2da>
   811d2:	4631      	mov	r1, r6
   811d4:	4666      	mov	r6, ip
   811d6:	46a4      	mov	ip, r4
   811d8:	462c      	mov	r4, r5
   811da:	460d      	mov	r5, r1
   811dc:	4422      	add	r2, r4
   811de:	2b07      	cmp	r3, #7
   811e0:	9215      	str	r2, [sp, #84]	; 0x54
   811e2:	6035      	str	r5, [r6, #0]
   811e4:	6074      	str	r4, [r6, #4]
   811e6:	9314      	str	r3, [sp, #80]	; 0x50
   811e8:	f300 836d 	bgt.w	818c6 <_vfiprintf_r+0x9f2>
   811ec:	3608      	adds	r6, #8
   811ee:	1c59      	adds	r1, r3, #1
   811f0:	e1de      	b.n	815b0 <_vfiprintf_r+0x6dc>
   811f2:	f01a 0f20 	tst.w	sl, #32
   811f6:	9004      	str	r0, [sp, #16]
   811f8:	46ac      	mov	ip, r5
   811fa:	f000 808d 	beq.w	81318 <_vfiprintf_r+0x444>
   811fe:	9d08      	ldr	r5, [sp, #32]
   81200:	1deb      	adds	r3, r5, #7
   81202:	f023 0307 	bic.w	r3, r3, #7
   81206:	f103 0b08 	add.w	fp, r3, #8
   8120a:	e9d3 4500 	ldrd	r4, r5, [r3]
   8120e:	f8cd b020 	str.w	fp, [sp, #32]
   81212:	2301      	movs	r3, #1
   81214:	e76f      	b.n	810f6 <_vfiprintf_r+0x222>
   81216:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8121a:	f898 3000 	ldrb.w	r3, [r8]
   8121e:	e6c6      	b.n	80fae <_vfiprintf_r+0xda>
   81220:	f04a 0a10 	orr.w	sl, sl, #16
   81224:	f01a 0f20 	tst.w	sl, #32
   81228:	9004      	str	r0, [sp, #16]
   8122a:	46ac      	mov	ip, r5
   8122c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81230:	f000 80c8 	beq.w	813c4 <_vfiprintf_r+0x4f0>
   81234:	9c08      	ldr	r4, [sp, #32]
   81236:	1de1      	adds	r1, r4, #7
   81238:	f021 0107 	bic.w	r1, r1, #7
   8123c:	e9d1 2300 	ldrd	r2, r3, [r1]
   81240:	3108      	adds	r1, #8
   81242:	9108      	str	r1, [sp, #32]
   81244:	4614      	mov	r4, r2
   81246:	461d      	mov	r5, r3
   81248:	2a00      	cmp	r2, #0
   8124a:	f173 0b00 	sbcs.w	fp, r3, #0
   8124e:	f2c0 83ce 	blt.w	819ee <_vfiprintf_r+0xb1a>
   81252:	f1bc 0f00 	cmp.w	ip, #0
   81256:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8125a:	bfa8      	it	ge
   8125c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81260:	ea54 0205 	orrs.w	r2, r4, r5
   81264:	9007      	str	r0, [sp, #28]
   81266:	f8cd c014 	str.w	ip, [sp, #20]
   8126a:	f04f 0301 	mov.w	r3, #1
   8126e:	f43f af53 	beq.w	81118 <_vfiprintf_r+0x244>
   81272:	2b01      	cmp	r3, #1
   81274:	f000 8319 	beq.w	818aa <_vfiprintf_r+0x9d6>
   81278:	2b02      	cmp	r3, #2
   8127a:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   8127e:	f040 824c 	bne.w	8171a <_vfiprintf_r+0x846>
   81282:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   81286:	4619      	mov	r1, r3
   81288:	f004 000f 	and.w	r0, r4, #15
   8128c:	0922      	lsrs	r2, r4, #4
   8128e:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81292:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   81296:	092b      	lsrs	r3, r5, #4
   81298:	7008      	strb	r0, [r1, #0]
   8129a:	ea52 0003 	orrs.w	r0, r2, r3
   8129e:	460f      	mov	r7, r1
   812a0:	4614      	mov	r4, r2
   812a2:	461d      	mov	r5, r3
   812a4:	f101 31ff 	add.w	r1, r1, #4294967295
   812a8:	d1ee      	bne.n	81288 <_vfiprintf_r+0x3b4>
   812aa:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   812ae:	ebc7 0309 	rsb	r3, r7, r9
   812b2:	9305      	str	r3, [sp, #20]
   812b4:	e742      	b.n	8113c <_vfiprintf_r+0x268>
   812b6:	f04a 0a10 	orr.w	sl, sl, #16
   812ba:	f01a 0320 	ands.w	r3, sl, #32
   812be:	9004      	str	r0, [sp, #16]
   812c0:	46ac      	mov	ip, r5
   812c2:	f47f af0c 	bne.w	810de <_vfiprintf_r+0x20a>
   812c6:	f01a 0210 	ands.w	r2, sl, #16
   812ca:	f040 8311 	bne.w	818f0 <_vfiprintf_r+0xa1c>
   812ce:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   812d2:	f000 830d 	beq.w	818f0 <_vfiprintf_r+0xa1c>
   812d6:	f8dd b020 	ldr.w	fp, [sp, #32]
   812da:	4613      	mov	r3, r2
   812dc:	f8bb 4000 	ldrh.w	r4, [fp]
   812e0:	f10b 0b04 	add.w	fp, fp, #4
   812e4:	2500      	movs	r5, #0
   812e6:	f8cd b020 	str.w	fp, [sp, #32]
   812ea:	e704      	b.n	810f6 <_vfiprintf_r+0x222>
   812ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   812f0:	2000      	movs	r0, #0
   812f2:	f818 3b01 	ldrb.w	r3, [r8], #1
   812f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   812fa:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   812fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81302:	2a09      	cmp	r2, #9
   81304:	d9f5      	bls.n	812f2 <_vfiprintf_r+0x41e>
   81306:	e654      	b.n	80fb2 <_vfiprintf_r+0xde>
   81308:	f04a 0a10 	orr.w	sl, sl, #16
   8130c:	f01a 0f20 	tst.w	sl, #32
   81310:	9004      	str	r0, [sp, #16]
   81312:	46ac      	mov	ip, r5
   81314:	f47f af73 	bne.w	811fe <_vfiprintf_r+0x32a>
   81318:	f01a 0f10 	tst.w	sl, #16
   8131c:	f040 82ef 	bne.w	818fe <_vfiprintf_r+0xa2a>
   81320:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81324:	f000 82eb 	beq.w	818fe <_vfiprintf_r+0xa2a>
   81328:	f8dd b020 	ldr.w	fp, [sp, #32]
   8132c:	2500      	movs	r5, #0
   8132e:	f8bb 4000 	ldrh.w	r4, [fp]
   81332:	f10b 0b04 	add.w	fp, fp, #4
   81336:	2301      	movs	r3, #1
   81338:	f8cd b020 	str.w	fp, [sp, #32]
   8133c:	e6db      	b.n	810f6 <_vfiprintf_r+0x222>
   8133e:	46ac      	mov	ip, r5
   81340:	4d51      	ldr	r5, [pc, #324]	; (81488 <_vfiprintf_r+0x5b4>)
   81342:	f01a 0f20 	tst.w	sl, #32
   81346:	9004      	str	r0, [sp, #16]
   81348:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8134c:	950a      	str	r5, [sp, #40]	; 0x28
   8134e:	f000 80f0 	beq.w	81532 <_vfiprintf_r+0x65e>
   81352:	9d08      	ldr	r5, [sp, #32]
   81354:	1dea      	adds	r2, r5, #7
   81356:	f022 0207 	bic.w	r2, r2, #7
   8135a:	f102 0b08 	add.w	fp, r2, #8
   8135e:	f8cd b020 	str.w	fp, [sp, #32]
   81362:	e9d2 4500 	ldrd	r4, r5, [r2]
   81366:	f01a 0f01 	tst.w	sl, #1
   8136a:	f000 82aa 	beq.w	818c2 <_vfiprintf_r+0x9ee>
   8136e:	ea54 0b05 	orrs.w	fp, r4, r5
   81372:	f000 82a6 	beq.w	818c2 <_vfiprintf_r+0x9ee>
   81376:	2230      	movs	r2, #48	; 0x30
   81378:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8137c:	f04a 0a02 	orr.w	sl, sl, #2
   81380:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81384:	2302      	movs	r3, #2
   81386:	e6b6      	b.n	810f6 <_vfiprintf_r+0x222>
   81388:	9b08      	ldr	r3, [sp, #32]
   8138a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8138e:	681b      	ldr	r3, [r3, #0]
   81390:	2401      	movs	r4, #1
   81392:	f04f 0500 	mov.w	r5, #0
   81396:	f10b 0b04 	add.w	fp, fp, #4
   8139a:	9004      	str	r0, [sp, #16]
   8139c:	9403      	str	r4, [sp, #12]
   8139e:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   813a2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   813a6:	f8cd b020 	str.w	fp, [sp, #32]
   813aa:	9405      	str	r4, [sp, #20]
   813ac:	af16      	add	r7, sp, #88	; 0x58
   813ae:	f04f 0c00 	mov.w	ip, #0
   813b2:	e6d0      	b.n	81156 <_vfiprintf_r+0x282>
   813b4:	f01a 0f20 	tst.w	sl, #32
   813b8:	9004      	str	r0, [sp, #16]
   813ba:	46ac      	mov	ip, r5
   813bc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   813c0:	f47f af38 	bne.w	81234 <_vfiprintf_r+0x360>
   813c4:	f01a 0f10 	tst.w	sl, #16
   813c8:	f040 82a7 	bne.w	8191a <_vfiprintf_r+0xa46>
   813cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   813d0:	f000 82a3 	beq.w	8191a <_vfiprintf_r+0xa46>
   813d4:	f8dd b020 	ldr.w	fp, [sp, #32]
   813d8:	f9bb 4000 	ldrsh.w	r4, [fp]
   813dc:	f10b 0b04 	add.w	fp, fp, #4
   813e0:	17e5      	asrs	r5, r4, #31
   813e2:	4622      	mov	r2, r4
   813e4:	462b      	mov	r3, r5
   813e6:	f8cd b020 	str.w	fp, [sp, #32]
   813ea:	e72d      	b.n	81248 <_vfiprintf_r+0x374>
   813ec:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   813f0:	f898 3000 	ldrb.w	r3, [r8]
   813f4:	e5db      	b.n	80fae <_vfiprintf_r+0xda>
   813f6:	f898 3000 	ldrb.w	r3, [r8]
   813fa:	4642      	mov	r2, r8
   813fc:	2b6c      	cmp	r3, #108	; 0x6c
   813fe:	bf03      	ittte	eq
   81400:	f108 0801 	addeq.w	r8, r8, #1
   81404:	f04a 0a20 	orreq.w	sl, sl, #32
   81408:	7853      	ldrbeq	r3, [r2, #1]
   8140a:	f04a 0a10 	orrne.w	sl, sl, #16
   8140e:	e5ce      	b.n	80fae <_vfiprintf_r+0xda>
   81410:	f01a 0f20 	tst.w	sl, #32
   81414:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81418:	f000 82f7 	beq.w	81a0a <_vfiprintf_r+0xb36>
   8141c:	9c08      	ldr	r4, [sp, #32]
   8141e:	6821      	ldr	r1, [r4, #0]
   81420:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81422:	17e5      	asrs	r5, r4, #31
   81424:	462b      	mov	r3, r5
   81426:	9d08      	ldr	r5, [sp, #32]
   81428:	4622      	mov	r2, r4
   8142a:	3504      	adds	r5, #4
   8142c:	9508      	str	r5, [sp, #32]
   8142e:	e9c1 2300 	strd	r2, r3, [r1]
   81432:	e582      	b.n	80f3a <_vfiprintf_r+0x66>
   81434:	9c08      	ldr	r4, [sp, #32]
   81436:	46ac      	mov	ip, r5
   81438:	6827      	ldr	r7, [r4, #0]
   8143a:	f04f 0500 	mov.w	r5, #0
   8143e:	9004      	str	r0, [sp, #16]
   81440:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81444:	3404      	adds	r4, #4
   81446:	2f00      	cmp	r7, #0
   81448:	f000 8332 	beq.w	81ab0 <_vfiprintf_r+0xbdc>
   8144c:	f1bc 0f00 	cmp.w	ip, #0
   81450:	4638      	mov	r0, r7
   81452:	f2c0 8307 	blt.w	81a64 <_vfiprintf_r+0xb90>
   81456:	4662      	mov	r2, ip
   81458:	2100      	movs	r1, #0
   8145a:	f8cd c004 	str.w	ip, [sp, #4]
   8145e:	f001 fba9 	bl	82bb4 <memchr>
   81462:	f8dd c004 	ldr.w	ip, [sp, #4]
   81466:	2800      	cmp	r0, #0
   81468:	f000 833a 	beq.w	81ae0 <_vfiprintf_r+0xc0c>
   8146c:	1bc0      	subs	r0, r0, r7
   8146e:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81472:	4560      	cmp	r0, ip
   81474:	bfa8      	it	ge
   81476:	4660      	movge	r0, ip
   81478:	9005      	str	r0, [sp, #20]
   8147a:	9408      	str	r4, [sp, #32]
   8147c:	9507      	str	r5, [sp, #28]
   8147e:	f04f 0c00 	mov.w	ip, #0
   81482:	e65b      	b.n	8113c <_vfiprintf_r+0x268>
   81484:	00083c10 	.word	0x00083c10
   81488:	00083bd0 	.word	0x00083bd0
   8148c:	9b08      	ldr	r3, [sp, #32]
   8148e:	f8dd b020 	ldr.w	fp, [sp, #32]
   81492:	9004      	str	r0, [sp, #16]
   81494:	48b2      	ldr	r0, [pc, #712]	; (81760 <_vfiprintf_r+0x88c>)
   81496:	681c      	ldr	r4, [r3, #0]
   81498:	2230      	movs	r2, #48	; 0x30
   8149a:	2378      	movs	r3, #120	; 0x78
   8149c:	f10b 0b04 	add.w	fp, fp, #4
   814a0:	46ac      	mov	ip, r5
   814a2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   814a6:	f04a 0a02 	orr.w	sl, sl, #2
   814aa:	f8cd b020 	str.w	fp, [sp, #32]
   814ae:	2500      	movs	r5, #0
   814b0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   814b4:	900a      	str	r0, [sp, #40]	; 0x28
   814b6:	2302      	movs	r3, #2
   814b8:	e61d      	b.n	810f6 <_vfiprintf_r+0x222>
   814ba:	f04a 0a20 	orr.w	sl, sl, #32
   814be:	f898 3000 	ldrb.w	r3, [r8]
   814c2:	e574      	b.n	80fae <_vfiprintf_r+0xda>
   814c4:	f8dd b020 	ldr.w	fp, [sp, #32]
   814c8:	f8db 0000 	ldr.w	r0, [fp]
   814cc:	f10b 0304 	add.w	r3, fp, #4
   814d0:	2800      	cmp	r0, #0
   814d2:	f6ff adf7 	blt.w	810c4 <_vfiprintf_r+0x1f0>
   814d6:	9308      	str	r3, [sp, #32]
   814d8:	f898 3000 	ldrb.w	r3, [r8]
   814dc:	e567      	b.n	80fae <_vfiprintf_r+0xda>
   814de:	f898 3000 	ldrb.w	r3, [r8]
   814e2:	212b      	movs	r1, #43	; 0x2b
   814e4:	e563      	b.n	80fae <_vfiprintf_r+0xda>
   814e6:	f898 3000 	ldrb.w	r3, [r8]
   814ea:	f108 0401 	add.w	r4, r8, #1
   814ee:	2b2a      	cmp	r3, #42	; 0x2a
   814f0:	f000 8305 	beq.w	81afe <_vfiprintf_r+0xc2a>
   814f4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   814f8:	2a09      	cmp	r2, #9
   814fa:	bf98      	it	ls
   814fc:	2500      	movls	r5, #0
   814fe:	f200 82fa 	bhi.w	81af6 <_vfiprintf_r+0xc22>
   81502:	f814 3b01 	ldrb.w	r3, [r4], #1
   81506:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8150a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8150e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81512:	2a09      	cmp	r2, #9
   81514:	d9f5      	bls.n	81502 <_vfiprintf_r+0x62e>
   81516:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8151a:	46a0      	mov	r8, r4
   8151c:	e549      	b.n	80fb2 <_vfiprintf_r+0xde>
   8151e:	4c90      	ldr	r4, [pc, #576]	; (81760 <_vfiprintf_r+0x88c>)
   81520:	f01a 0f20 	tst.w	sl, #32
   81524:	9004      	str	r0, [sp, #16]
   81526:	46ac      	mov	ip, r5
   81528:	940a      	str	r4, [sp, #40]	; 0x28
   8152a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8152e:	f47f af10 	bne.w	81352 <_vfiprintf_r+0x47e>
   81532:	f01a 0f10 	tst.w	sl, #16
   81536:	f040 81ea 	bne.w	8190e <_vfiprintf_r+0xa3a>
   8153a:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8153e:	f000 81e6 	beq.w	8190e <_vfiprintf_r+0xa3a>
   81542:	f8dd b020 	ldr.w	fp, [sp, #32]
   81546:	2500      	movs	r5, #0
   81548:	f8bb 4000 	ldrh.w	r4, [fp]
   8154c:	f10b 0b04 	add.w	fp, fp, #4
   81550:	f8cd b020 	str.w	fp, [sp, #32]
   81554:	e707      	b.n	81366 <_vfiprintf_r+0x492>
   81556:	f898 3000 	ldrb.w	r3, [r8]
   8155a:	2900      	cmp	r1, #0
   8155c:	f47f ad27 	bne.w	80fae <_vfiprintf_r+0xda>
   81560:	2120      	movs	r1, #32
   81562:	e524      	b.n	80fae <_vfiprintf_r+0xda>
   81564:	f04a 0a01 	orr.w	sl, sl, #1
   81568:	f898 3000 	ldrb.w	r3, [r8]
   8156c:	e51f      	b.n	80fae <_vfiprintf_r+0xda>
   8156e:	9004      	str	r0, [sp, #16]
   81570:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81574:	2b00      	cmp	r3, #0
   81576:	f000 80f9 	beq.w	8176c <_vfiprintf_r+0x898>
   8157a:	2501      	movs	r5, #1
   8157c:	f04f 0b00 	mov.w	fp, #0
   81580:	9503      	str	r5, [sp, #12]
   81582:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81586:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8158a:	9505      	str	r5, [sp, #20]
   8158c:	af16      	add	r7, sp, #88	; 0x58
   8158e:	e70e      	b.n	813ae <_vfiprintf_r+0x4da>
   81590:	9806      	ldr	r0, [sp, #24]
   81592:	9902      	ldr	r1, [sp, #8]
   81594:	aa13      	add	r2, sp, #76	; 0x4c
   81596:	f7ff fc61 	bl	80e5c <__sprint_r.part.0>
   8159a:	2800      	cmp	r0, #0
   8159c:	f040 80ed 	bne.w	8177a <_vfiprintf_r+0x8a6>
   815a0:	9814      	ldr	r0, [sp, #80]	; 0x50
   815a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   815a4:	1c43      	adds	r3, r0, #1
   815a6:	46cc      	mov	ip, r9
   815a8:	e5fe      	b.n	811a8 <_vfiprintf_r+0x2d4>
   815aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   815ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
   815ae:	1c59      	adds	r1, r3, #1
   815b0:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   815b4:	b168      	cbz	r0, 815d2 <_vfiprintf_r+0x6fe>
   815b6:	3201      	adds	r2, #1
   815b8:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   815bc:	2301      	movs	r3, #1
   815be:	2907      	cmp	r1, #7
   815c0:	9215      	str	r2, [sp, #84]	; 0x54
   815c2:	9114      	str	r1, [sp, #80]	; 0x50
   815c4:	e886 0009 	stmia.w	r6, {r0, r3}
   815c8:	f300 8160 	bgt.w	8188c <_vfiprintf_r+0x9b8>
   815cc:	460b      	mov	r3, r1
   815ce:	3608      	adds	r6, #8
   815d0:	3101      	adds	r1, #1
   815d2:	9c07      	ldr	r4, [sp, #28]
   815d4:	b164      	cbz	r4, 815f0 <_vfiprintf_r+0x71c>
   815d6:	3202      	adds	r2, #2
   815d8:	a812      	add	r0, sp, #72	; 0x48
   815da:	2302      	movs	r3, #2
   815dc:	2907      	cmp	r1, #7
   815de:	9215      	str	r2, [sp, #84]	; 0x54
   815e0:	9114      	str	r1, [sp, #80]	; 0x50
   815e2:	e886 0009 	stmia.w	r6, {r0, r3}
   815e6:	f300 8157 	bgt.w	81898 <_vfiprintf_r+0x9c4>
   815ea:	460b      	mov	r3, r1
   815ec:	3608      	adds	r6, #8
   815ee:	3101      	adds	r1, #1
   815f0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   815f2:	2d80      	cmp	r5, #128	; 0x80
   815f4:	f000 8101 	beq.w	817fa <_vfiprintf_r+0x926>
   815f8:	9d05      	ldr	r5, [sp, #20]
   815fa:	ebc5 040c 	rsb	r4, r5, ip
   815fe:	2c00      	cmp	r4, #0
   81600:	dd2f      	ble.n	81662 <_vfiprintf_r+0x78e>
   81602:	2c10      	cmp	r4, #16
   81604:	4d57      	ldr	r5, [pc, #348]	; (81764 <_vfiprintf_r+0x890>)
   81606:	dd22      	ble.n	8164e <_vfiprintf_r+0x77a>
   81608:	4630      	mov	r0, r6
   8160a:	f04f 0b10 	mov.w	fp, #16
   8160e:	462e      	mov	r6, r5
   81610:	4625      	mov	r5, r4
   81612:	9c06      	ldr	r4, [sp, #24]
   81614:	e006      	b.n	81624 <_vfiprintf_r+0x750>
   81616:	f103 0c02 	add.w	ip, r3, #2
   8161a:	3008      	adds	r0, #8
   8161c:	460b      	mov	r3, r1
   8161e:	3d10      	subs	r5, #16
   81620:	2d10      	cmp	r5, #16
   81622:	dd10      	ble.n	81646 <_vfiprintf_r+0x772>
   81624:	1c59      	adds	r1, r3, #1
   81626:	3210      	adds	r2, #16
   81628:	2907      	cmp	r1, #7
   8162a:	9215      	str	r2, [sp, #84]	; 0x54
   8162c:	e880 0840 	stmia.w	r0, {r6, fp}
   81630:	9114      	str	r1, [sp, #80]	; 0x50
   81632:	ddf0      	ble.n	81616 <_vfiprintf_r+0x742>
   81634:	2a00      	cmp	r2, #0
   81636:	d163      	bne.n	81700 <_vfiprintf_r+0x82c>
   81638:	3d10      	subs	r5, #16
   8163a:	2d10      	cmp	r5, #16
   8163c:	f04f 0c01 	mov.w	ip, #1
   81640:	4613      	mov	r3, r2
   81642:	4648      	mov	r0, r9
   81644:	dcee      	bgt.n	81624 <_vfiprintf_r+0x750>
   81646:	462c      	mov	r4, r5
   81648:	4661      	mov	r1, ip
   8164a:	4635      	mov	r5, r6
   8164c:	4606      	mov	r6, r0
   8164e:	4422      	add	r2, r4
   81650:	2907      	cmp	r1, #7
   81652:	9215      	str	r2, [sp, #84]	; 0x54
   81654:	6035      	str	r5, [r6, #0]
   81656:	6074      	str	r4, [r6, #4]
   81658:	9114      	str	r1, [sp, #80]	; 0x50
   8165a:	f300 80c1 	bgt.w	817e0 <_vfiprintf_r+0x90c>
   8165e:	3608      	adds	r6, #8
   81660:	3101      	adds	r1, #1
   81662:	9d05      	ldr	r5, [sp, #20]
   81664:	2907      	cmp	r1, #7
   81666:	442a      	add	r2, r5
   81668:	9215      	str	r2, [sp, #84]	; 0x54
   8166a:	6037      	str	r7, [r6, #0]
   8166c:	6075      	str	r5, [r6, #4]
   8166e:	9114      	str	r1, [sp, #80]	; 0x50
   81670:	f340 80c1 	ble.w	817f6 <_vfiprintf_r+0x922>
   81674:	2a00      	cmp	r2, #0
   81676:	f040 8130 	bne.w	818da <_vfiprintf_r+0xa06>
   8167a:	9214      	str	r2, [sp, #80]	; 0x50
   8167c:	464e      	mov	r6, r9
   8167e:	f01a 0f04 	tst.w	sl, #4
   81682:	f000 808b 	beq.w	8179c <_vfiprintf_r+0x8c8>
   81686:	9d04      	ldr	r5, [sp, #16]
   81688:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8168c:	ebcb 0405 	rsb	r4, fp, r5
   81690:	2c00      	cmp	r4, #0
   81692:	f340 8083 	ble.w	8179c <_vfiprintf_r+0x8c8>
   81696:	2c10      	cmp	r4, #16
   81698:	f340 821e 	ble.w	81ad8 <_vfiprintf_r+0xc04>
   8169c:	9914      	ldr	r1, [sp, #80]	; 0x50
   8169e:	4d32      	ldr	r5, [pc, #200]	; (81768 <_vfiprintf_r+0x894>)
   816a0:	2710      	movs	r7, #16
   816a2:	f8dd a018 	ldr.w	sl, [sp, #24]
   816a6:	f8dd b008 	ldr.w	fp, [sp, #8]
   816aa:	e005      	b.n	816b8 <_vfiprintf_r+0x7e4>
   816ac:	1c88      	adds	r0, r1, #2
   816ae:	3608      	adds	r6, #8
   816b0:	4619      	mov	r1, r3
   816b2:	3c10      	subs	r4, #16
   816b4:	2c10      	cmp	r4, #16
   816b6:	dd10      	ble.n	816da <_vfiprintf_r+0x806>
   816b8:	1c4b      	adds	r3, r1, #1
   816ba:	3210      	adds	r2, #16
   816bc:	2b07      	cmp	r3, #7
   816be:	9215      	str	r2, [sp, #84]	; 0x54
   816c0:	e886 00a0 	stmia.w	r6, {r5, r7}
   816c4:	9314      	str	r3, [sp, #80]	; 0x50
   816c6:	ddf1      	ble.n	816ac <_vfiprintf_r+0x7d8>
   816c8:	2a00      	cmp	r2, #0
   816ca:	d17d      	bne.n	817c8 <_vfiprintf_r+0x8f4>
   816cc:	3c10      	subs	r4, #16
   816ce:	2c10      	cmp	r4, #16
   816d0:	f04f 0001 	mov.w	r0, #1
   816d4:	4611      	mov	r1, r2
   816d6:	464e      	mov	r6, r9
   816d8:	dcee      	bgt.n	816b8 <_vfiprintf_r+0x7e4>
   816da:	4422      	add	r2, r4
   816dc:	2807      	cmp	r0, #7
   816de:	9215      	str	r2, [sp, #84]	; 0x54
   816e0:	6035      	str	r5, [r6, #0]
   816e2:	6074      	str	r4, [r6, #4]
   816e4:	9014      	str	r0, [sp, #80]	; 0x50
   816e6:	dd59      	ble.n	8179c <_vfiprintf_r+0x8c8>
   816e8:	2a00      	cmp	r2, #0
   816ea:	d14f      	bne.n	8178c <_vfiprintf_r+0x8b8>
   816ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
   816ee:	f8dd b00c 	ldr.w	fp, [sp, #12]
   816f2:	9d04      	ldr	r5, [sp, #16]
   816f4:	45ab      	cmp	fp, r5
   816f6:	bfac      	ite	ge
   816f8:	445c      	addge	r4, fp
   816fa:	1964      	addlt	r4, r4, r5
   816fc:	9409      	str	r4, [sp, #36]	; 0x24
   816fe:	e05e      	b.n	817be <_vfiprintf_r+0x8ea>
   81700:	4620      	mov	r0, r4
   81702:	9902      	ldr	r1, [sp, #8]
   81704:	aa13      	add	r2, sp, #76	; 0x4c
   81706:	f7ff fba9 	bl	80e5c <__sprint_r.part.0>
   8170a:	2800      	cmp	r0, #0
   8170c:	d135      	bne.n	8177a <_vfiprintf_r+0x8a6>
   8170e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81710:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81712:	f103 0c01 	add.w	ip, r3, #1
   81716:	4648      	mov	r0, r9
   81718:	e781      	b.n	8161e <_vfiprintf_r+0x74a>
   8171a:	08e0      	lsrs	r0, r4, #3
   8171c:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81720:	f004 0207 	and.w	r2, r4, #7
   81724:	08e9      	lsrs	r1, r5, #3
   81726:	3230      	adds	r2, #48	; 0x30
   81728:	ea50 0b01 	orrs.w	fp, r0, r1
   8172c:	461f      	mov	r7, r3
   8172e:	701a      	strb	r2, [r3, #0]
   81730:	4604      	mov	r4, r0
   81732:	460d      	mov	r5, r1
   81734:	f103 33ff 	add.w	r3, r3, #4294967295
   81738:	d1ef      	bne.n	8171a <_vfiprintf_r+0x846>
   8173a:	f01a 0f01 	tst.w	sl, #1
   8173e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81742:	4639      	mov	r1, r7
   81744:	f000 80b9 	beq.w	818ba <_vfiprintf_r+0x9e6>
   81748:	2a30      	cmp	r2, #48	; 0x30
   8174a:	f43f acf4 	beq.w	81136 <_vfiprintf_r+0x262>
   8174e:	461f      	mov	r7, r3
   81750:	ebc7 0509 	rsb	r5, r7, r9
   81754:	2330      	movs	r3, #48	; 0x30
   81756:	9505      	str	r5, [sp, #20]
   81758:	f801 3c01 	strb.w	r3, [r1, #-1]
   8175c:	e4ee      	b.n	8113c <_vfiprintf_r+0x268>
   8175e:	bf00      	nop
   81760:	00083be4 	.word	0x00083be4
   81764:	00083c00 	.word	0x00083c00
   81768:	00083c10 	.word	0x00083c10
   8176c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8176e:	b123      	cbz	r3, 8177a <_vfiprintf_r+0x8a6>
   81770:	9806      	ldr	r0, [sp, #24]
   81772:	9902      	ldr	r1, [sp, #8]
   81774:	aa13      	add	r2, sp, #76	; 0x4c
   81776:	f7ff fb71 	bl	80e5c <__sprint_r.part.0>
   8177a:	9c02      	ldr	r4, [sp, #8]
   8177c:	89a3      	ldrh	r3, [r4, #12]
   8177e:	065b      	lsls	r3, r3, #25
   81780:	f53f ac98 	bmi.w	810b4 <_vfiprintf_r+0x1e0>
   81784:	9809      	ldr	r0, [sp, #36]	; 0x24
   81786:	b031      	add	sp, #196	; 0xc4
   81788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8178c:	9806      	ldr	r0, [sp, #24]
   8178e:	9902      	ldr	r1, [sp, #8]
   81790:	aa13      	add	r2, sp, #76	; 0x4c
   81792:	f7ff fb63 	bl	80e5c <__sprint_r.part.0>
   81796:	2800      	cmp	r0, #0
   81798:	d1ef      	bne.n	8177a <_vfiprintf_r+0x8a6>
   8179a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8179c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8179e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   817a2:	9d04      	ldr	r5, [sp, #16]
   817a4:	45ab      	cmp	fp, r5
   817a6:	bfac      	ite	ge
   817a8:	445c      	addge	r4, fp
   817aa:	1964      	addlt	r4, r4, r5
   817ac:	9409      	str	r4, [sp, #36]	; 0x24
   817ae:	b132      	cbz	r2, 817be <_vfiprintf_r+0x8ea>
   817b0:	9806      	ldr	r0, [sp, #24]
   817b2:	9902      	ldr	r1, [sp, #8]
   817b4:	aa13      	add	r2, sp, #76	; 0x4c
   817b6:	f7ff fb51 	bl	80e5c <__sprint_r.part.0>
   817ba:	2800      	cmp	r0, #0
   817bc:	d1dd      	bne.n	8177a <_vfiprintf_r+0x8a6>
   817be:	2000      	movs	r0, #0
   817c0:	9014      	str	r0, [sp, #80]	; 0x50
   817c2:	464e      	mov	r6, r9
   817c4:	f7ff bbb9 	b.w	80f3a <_vfiprintf_r+0x66>
   817c8:	4650      	mov	r0, sl
   817ca:	4659      	mov	r1, fp
   817cc:	aa13      	add	r2, sp, #76	; 0x4c
   817ce:	f7ff fb45 	bl	80e5c <__sprint_r.part.0>
   817d2:	2800      	cmp	r0, #0
   817d4:	d1d1      	bne.n	8177a <_vfiprintf_r+0x8a6>
   817d6:	9914      	ldr	r1, [sp, #80]	; 0x50
   817d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   817da:	1c48      	adds	r0, r1, #1
   817dc:	464e      	mov	r6, r9
   817de:	e768      	b.n	816b2 <_vfiprintf_r+0x7de>
   817e0:	2a00      	cmp	r2, #0
   817e2:	f040 80f7 	bne.w	819d4 <_vfiprintf_r+0xb00>
   817e6:	9c05      	ldr	r4, [sp, #20]
   817e8:	2301      	movs	r3, #1
   817ea:	9720      	str	r7, [sp, #128]	; 0x80
   817ec:	9421      	str	r4, [sp, #132]	; 0x84
   817ee:	9415      	str	r4, [sp, #84]	; 0x54
   817f0:	4622      	mov	r2, r4
   817f2:	9314      	str	r3, [sp, #80]	; 0x50
   817f4:	464e      	mov	r6, r9
   817f6:	3608      	adds	r6, #8
   817f8:	e741      	b.n	8167e <_vfiprintf_r+0x7aa>
   817fa:	9d04      	ldr	r5, [sp, #16]
   817fc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81800:	ebcb 0405 	rsb	r4, fp, r5
   81804:	2c00      	cmp	r4, #0
   81806:	f77f aef7 	ble.w	815f8 <_vfiprintf_r+0x724>
   8180a:	2c10      	cmp	r4, #16
   8180c:	4da6      	ldr	r5, [pc, #664]	; (81aa8 <_vfiprintf_r+0xbd4>)
   8180e:	f340 8170 	ble.w	81af2 <_vfiprintf_r+0xc1e>
   81812:	4629      	mov	r1, r5
   81814:	f04f 0b10 	mov.w	fp, #16
   81818:	4625      	mov	r5, r4
   8181a:	4664      	mov	r4, ip
   8181c:	46b4      	mov	ip, r6
   8181e:	460e      	mov	r6, r1
   81820:	e006      	b.n	81830 <_vfiprintf_r+0x95c>
   81822:	1c98      	adds	r0, r3, #2
   81824:	f10c 0c08 	add.w	ip, ip, #8
   81828:	460b      	mov	r3, r1
   8182a:	3d10      	subs	r5, #16
   8182c:	2d10      	cmp	r5, #16
   8182e:	dd0f      	ble.n	81850 <_vfiprintf_r+0x97c>
   81830:	1c59      	adds	r1, r3, #1
   81832:	3210      	adds	r2, #16
   81834:	2907      	cmp	r1, #7
   81836:	9215      	str	r2, [sp, #84]	; 0x54
   81838:	e88c 0840 	stmia.w	ip, {r6, fp}
   8183c:	9114      	str	r1, [sp, #80]	; 0x50
   8183e:	ddf0      	ble.n	81822 <_vfiprintf_r+0x94e>
   81840:	b9ba      	cbnz	r2, 81872 <_vfiprintf_r+0x99e>
   81842:	3d10      	subs	r5, #16
   81844:	2d10      	cmp	r5, #16
   81846:	f04f 0001 	mov.w	r0, #1
   8184a:	4613      	mov	r3, r2
   8184c:	46cc      	mov	ip, r9
   8184e:	dcef      	bgt.n	81830 <_vfiprintf_r+0x95c>
   81850:	4633      	mov	r3, r6
   81852:	4666      	mov	r6, ip
   81854:	46a4      	mov	ip, r4
   81856:	462c      	mov	r4, r5
   81858:	461d      	mov	r5, r3
   8185a:	4422      	add	r2, r4
   8185c:	2807      	cmp	r0, #7
   8185e:	9215      	str	r2, [sp, #84]	; 0x54
   81860:	6035      	str	r5, [r6, #0]
   81862:	6074      	str	r4, [r6, #4]
   81864:	9014      	str	r0, [sp, #80]	; 0x50
   81866:	f300 80af 	bgt.w	819c8 <_vfiprintf_r+0xaf4>
   8186a:	3608      	adds	r6, #8
   8186c:	1c41      	adds	r1, r0, #1
   8186e:	4603      	mov	r3, r0
   81870:	e6c2      	b.n	815f8 <_vfiprintf_r+0x724>
   81872:	9806      	ldr	r0, [sp, #24]
   81874:	9902      	ldr	r1, [sp, #8]
   81876:	aa13      	add	r2, sp, #76	; 0x4c
   81878:	f7ff faf0 	bl	80e5c <__sprint_r.part.0>
   8187c:	2800      	cmp	r0, #0
   8187e:	f47f af7c 	bne.w	8177a <_vfiprintf_r+0x8a6>
   81882:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81884:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81886:	1c58      	adds	r0, r3, #1
   81888:	46cc      	mov	ip, r9
   8188a:	e7ce      	b.n	8182a <_vfiprintf_r+0x956>
   8188c:	2a00      	cmp	r2, #0
   8188e:	d179      	bne.n	81984 <_vfiprintf_r+0xab0>
   81890:	4619      	mov	r1, r3
   81892:	464e      	mov	r6, r9
   81894:	4613      	mov	r3, r2
   81896:	e69c      	b.n	815d2 <_vfiprintf_r+0x6fe>
   81898:	2a00      	cmp	r2, #0
   8189a:	f040 8084 	bne.w	819a6 <_vfiprintf_r+0xad2>
   8189e:	2101      	movs	r1, #1
   818a0:	4613      	mov	r3, r2
   818a2:	464e      	mov	r6, r9
   818a4:	e6a4      	b.n	815f0 <_vfiprintf_r+0x71c>
   818a6:	464f      	mov	r7, r9
   818a8:	e448      	b.n	8113c <_vfiprintf_r+0x268>
   818aa:	2d00      	cmp	r5, #0
   818ac:	bf08      	it	eq
   818ae:	2c0a      	cmpeq	r4, #10
   818b0:	d246      	bcs.n	81940 <_vfiprintf_r+0xa6c>
   818b2:	3430      	adds	r4, #48	; 0x30
   818b4:	af30      	add	r7, sp, #192	; 0xc0
   818b6:	f807 4d41 	strb.w	r4, [r7, #-65]!
   818ba:	ebc7 0309 	rsb	r3, r7, r9
   818be:	9305      	str	r3, [sp, #20]
   818c0:	e43c      	b.n	8113c <_vfiprintf_r+0x268>
   818c2:	2302      	movs	r3, #2
   818c4:	e417      	b.n	810f6 <_vfiprintf_r+0x222>
   818c6:	2a00      	cmp	r2, #0
   818c8:	f040 80af 	bne.w	81a2a <_vfiprintf_r+0xb56>
   818cc:	4613      	mov	r3, r2
   818ce:	2101      	movs	r1, #1
   818d0:	464e      	mov	r6, r9
   818d2:	e66d      	b.n	815b0 <_vfiprintf_r+0x6dc>
   818d4:	4644      	mov	r4, r8
   818d6:	f7ff bb58 	b.w	80f8a <_vfiprintf_r+0xb6>
   818da:	9806      	ldr	r0, [sp, #24]
   818dc:	9902      	ldr	r1, [sp, #8]
   818de:	aa13      	add	r2, sp, #76	; 0x4c
   818e0:	f7ff fabc 	bl	80e5c <__sprint_r.part.0>
   818e4:	2800      	cmp	r0, #0
   818e6:	f47f af48 	bne.w	8177a <_vfiprintf_r+0x8a6>
   818ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
   818ec:	464e      	mov	r6, r9
   818ee:	e6c6      	b.n	8167e <_vfiprintf_r+0x7aa>
   818f0:	9d08      	ldr	r5, [sp, #32]
   818f2:	682c      	ldr	r4, [r5, #0]
   818f4:	3504      	adds	r5, #4
   818f6:	9508      	str	r5, [sp, #32]
   818f8:	2500      	movs	r5, #0
   818fa:	f7ff bbfc 	b.w	810f6 <_vfiprintf_r+0x222>
   818fe:	9d08      	ldr	r5, [sp, #32]
   81900:	2301      	movs	r3, #1
   81902:	682c      	ldr	r4, [r5, #0]
   81904:	3504      	adds	r5, #4
   81906:	9508      	str	r5, [sp, #32]
   81908:	2500      	movs	r5, #0
   8190a:	f7ff bbf4 	b.w	810f6 <_vfiprintf_r+0x222>
   8190e:	9d08      	ldr	r5, [sp, #32]
   81910:	682c      	ldr	r4, [r5, #0]
   81912:	3504      	adds	r5, #4
   81914:	9508      	str	r5, [sp, #32]
   81916:	2500      	movs	r5, #0
   81918:	e525      	b.n	81366 <_vfiprintf_r+0x492>
   8191a:	9d08      	ldr	r5, [sp, #32]
   8191c:	682c      	ldr	r4, [r5, #0]
   8191e:	3504      	adds	r5, #4
   81920:	9508      	str	r5, [sp, #32]
   81922:	17e5      	asrs	r5, r4, #31
   81924:	4622      	mov	r2, r4
   81926:	462b      	mov	r3, r5
   81928:	e48e      	b.n	81248 <_vfiprintf_r+0x374>
   8192a:	9806      	ldr	r0, [sp, #24]
   8192c:	9902      	ldr	r1, [sp, #8]
   8192e:	aa13      	add	r2, sp, #76	; 0x4c
   81930:	f7ff fa94 	bl	80e5c <__sprint_r.part.0>
   81934:	2800      	cmp	r0, #0
   81936:	f47f af20 	bne.w	8177a <_vfiprintf_r+0x8a6>
   8193a:	464e      	mov	r6, r9
   8193c:	f7ff bb9a 	b.w	81074 <_vfiprintf_r+0x1a0>
   81940:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81944:	9603      	str	r6, [sp, #12]
   81946:	465e      	mov	r6, fp
   81948:	46e3      	mov	fp, ip
   8194a:	4620      	mov	r0, r4
   8194c:	4629      	mov	r1, r5
   8194e:	220a      	movs	r2, #10
   81950:	2300      	movs	r3, #0
   81952:	f001 fe57 	bl	83604 <__aeabi_uldivmod>
   81956:	3230      	adds	r2, #48	; 0x30
   81958:	7032      	strb	r2, [r6, #0]
   8195a:	4620      	mov	r0, r4
   8195c:	4629      	mov	r1, r5
   8195e:	220a      	movs	r2, #10
   81960:	2300      	movs	r3, #0
   81962:	f001 fe4f 	bl	83604 <__aeabi_uldivmod>
   81966:	4604      	mov	r4, r0
   81968:	460d      	mov	r5, r1
   8196a:	ea54 0005 	orrs.w	r0, r4, r5
   8196e:	4637      	mov	r7, r6
   81970:	f106 36ff 	add.w	r6, r6, #4294967295
   81974:	d1e9      	bne.n	8194a <_vfiprintf_r+0xa76>
   81976:	ebc7 0309 	rsb	r3, r7, r9
   8197a:	46dc      	mov	ip, fp
   8197c:	9e03      	ldr	r6, [sp, #12]
   8197e:	9305      	str	r3, [sp, #20]
   81980:	f7ff bbdc 	b.w	8113c <_vfiprintf_r+0x268>
   81984:	9806      	ldr	r0, [sp, #24]
   81986:	9902      	ldr	r1, [sp, #8]
   81988:	aa13      	add	r2, sp, #76	; 0x4c
   8198a:	f8cd c004 	str.w	ip, [sp, #4]
   8198e:	f7ff fa65 	bl	80e5c <__sprint_r.part.0>
   81992:	f8dd c004 	ldr.w	ip, [sp, #4]
   81996:	2800      	cmp	r0, #0
   81998:	f47f aeef 	bne.w	8177a <_vfiprintf_r+0x8a6>
   8199c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8199e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   819a0:	1c59      	adds	r1, r3, #1
   819a2:	464e      	mov	r6, r9
   819a4:	e615      	b.n	815d2 <_vfiprintf_r+0x6fe>
   819a6:	9806      	ldr	r0, [sp, #24]
   819a8:	9902      	ldr	r1, [sp, #8]
   819aa:	aa13      	add	r2, sp, #76	; 0x4c
   819ac:	f8cd c004 	str.w	ip, [sp, #4]
   819b0:	f7ff fa54 	bl	80e5c <__sprint_r.part.0>
   819b4:	f8dd c004 	ldr.w	ip, [sp, #4]
   819b8:	2800      	cmp	r0, #0
   819ba:	f47f aede 	bne.w	8177a <_vfiprintf_r+0x8a6>
   819be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   819c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   819c2:	1c59      	adds	r1, r3, #1
   819c4:	464e      	mov	r6, r9
   819c6:	e613      	b.n	815f0 <_vfiprintf_r+0x71c>
   819c8:	2a00      	cmp	r2, #0
   819ca:	d156      	bne.n	81a7a <_vfiprintf_r+0xba6>
   819cc:	2101      	movs	r1, #1
   819ce:	4613      	mov	r3, r2
   819d0:	464e      	mov	r6, r9
   819d2:	e611      	b.n	815f8 <_vfiprintf_r+0x724>
   819d4:	9806      	ldr	r0, [sp, #24]
   819d6:	9902      	ldr	r1, [sp, #8]
   819d8:	aa13      	add	r2, sp, #76	; 0x4c
   819da:	f7ff fa3f 	bl	80e5c <__sprint_r.part.0>
   819de:	2800      	cmp	r0, #0
   819e0:	f47f aecb 	bne.w	8177a <_vfiprintf_r+0x8a6>
   819e4:	9914      	ldr	r1, [sp, #80]	; 0x50
   819e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   819e8:	3101      	adds	r1, #1
   819ea:	464e      	mov	r6, r9
   819ec:	e639      	b.n	81662 <_vfiprintf_r+0x78e>
   819ee:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   819f2:	4264      	negs	r4, r4
   819f4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   819f8:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   819fc:	f8cd b01c 	str.w	fp, [sp, #28]
   81a00:	f8cd c014 	str.w	ip, [sp, #20]
   81a04:	2301      	movs	r3, #1
   81a06:	f7ff bb7e 	b.w	81106 <_vfiprintf_r+0x232>
   81a0a:	f01a 0f10 	tst.w	sl, #16
   81a0e:	d11d      	bne.n	81a4c <_vfiprintf_r+0xb78>
   81a10:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81a14:	d058      	beq.n	81ac8 <_vfiprintf_r+0xbf4>
   81a16:	9d08      	ldr	r5, [sp, #32]
   81a18:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81a1c:	682b      	ldr	r3, [r5, #0]
   81a1e:	3504      	adds	r5, #4
   81a20:	9508      	str	r5, [sp, #32]
   81a22:	f8a3 b000 	strh.w	fp, [r3]
   81a26:	f7ff ba88 	b.w	80f3a <_vfiprintf_r+0x66>
   81a2a:	9806      	ldr	r0, [sp, #24]
   81a2c:	9902      	ldr	r1, [sp, #8]
   81a2e:	aa13      	add	r2, sp, #76	; 0x4c
   81a30:	f8cd c004 	str.w	ip, [sp, #4]
   81a34:	f7ff fa12 	bl	80e5c <__sprint_r.part.0>
   81a38:	f8dd c004 	ldr.w	ip, [sp, #4]
   81a3c:	2800      	cmp	r0, #0
   81a3e:	f47f ae9c 	bne.w	8177a <_vfiprintf_r+0x8a6>
   81a42:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a44:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a46:	1c59      	adds	r1, r3, #1
   81a48:	464e      	mov	r6, r9
   81a4a:	e5b1      	b.n	815b0 <_vfiprintf_r+0x6dc>
   81a4c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81a50:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a52:	f8db 3000 	ldr.w	r3, [fp]
   81a56:	f10b 0b04 	add.w	fp, fp, #4
   81a5a:	f8cd b020 	str.w	fp, [sp, #32]
   81a5e:	601c      	str	r4, [r3, #0]
   81a60:	f7ff ba6b 	b.w	80f3a <_vfiprintf_r+0x66>
   81a64:	9408      	str	r4, [sp, #32]
   81a66:	f001 fc03 	bl	83270 <strlen>
   81a6a:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81a6e:	9005      	str	r0, [sp, #20]
   81a70:	9407      	str	r4, [sp, #28]
   81a72:	f04f 0c00 	mov.w	ip, #0
   81a76:	f7ff bb61 	b.w	8113c <_vfiprintf_r+0x268>
   81a7a:	9806      	ldr	r0, [sp, #24]
   81a7c:	9902      	ldr	r1, [sp, #8]
   81a7e:	aa13      	add	r2, sp, #76	; 0x4c
   81a80:	f8cd c004 	str.w	ip, [sp, #4]
   81a84:	f7ff f9ea 	bl	80e5c <__sprint_r.part.0>
   81a88:	f8dd c004 	ldr.w	ip, [sp, #4]
   81a8c:	2800      	cmp	r0, #0
   81a8e:	f47f ae74 	bne.w	8177a <_vfiprintf_r+0x8a6>
   81a92:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a94:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a96:	1c59      	adds	r1, r3, #1
   81a98:	464e      	mov	r6, r9
   81a9a:	e5ad      	b.n	815f8 <_vfiprintf_r+0x724>
   81a9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81aa0:	3301      	adds	r3, #1
   81aa2:	4d02      	ldr	r5, [pc, #8]	; (81aac <_vfiprintf_r+0xbd8>)
   81aa4:	f7ff bb9a 	b.w	811dc <_vfiprintf_r+0x308>
   81aa8:	00083c00 	.word	0x00083c00
   81aac:	00083c10 	.word	0x00083c10
   81ab0:	f1bc 0f06 	cmp.w	ip, #6
   81ab4:	bf34      	ite	cc
   81ab6:	4663      	movcc	r3, ip
   81ab8:	2306      	movcs	r3, #6
   81aba:	9408      	str	r4, [sp, #32]
   81abc:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81ac0:	9305      	str	r3, [sp, #20]
   81ac2:	9403      	str	r4, [sp, #12]
   81ac4:	4f16      	ldr	r7, [pc, #88]	; (81b20 <_vfiprintf_r+0xc4c>)
   81ac6:	e472      	b.n	813ae <_vfiprintf_r+0x4da>
   81ac8:	9c08      	ldr	r4, [sp, #32]
   81aca:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81acc:	6823      	ldr	r3, [r4, #0]
   81ace:	3404      	adds	r4, #4
   81ad0:	9408      	str	r4, [sp, #32]
   81ad2:	601d      	str	r5, [r3, #0]
   81ad4:	f7ff ba31 	b.w	80f3a <_vfiprintf_r+0x66>
   81ad8:	9814      	ldr	r0, [sp, #80]	; 0x50
   81ada:	4d12      	ldr	r5, [pc, #72]	; (81b24 <_vfiprintf_r+0xc50>)
   81adc:	3001      	adds	r0, #1
   81ade:	e5fc      	b.n	816da <_vfiprintf_r+0x806>
   81ae0:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81ae4:	f8cd c014 	str.w	ip, [sp, #20]
   81ae8:	9507      	str	r5, [sp, #28]
   81aea:	9408      	str	r4, [sp, #32]
   81aec:	4684      	mov	ip, r0
   81aee:	f7ff bb25 	b.w	8113c <_vfiprintf_r+0x268>
   81af2:	4608      	mov	r0, r1
   81af4:	e6b1      	b.n	8185a <_vfiprintf_r+0x986>
   81af6:	46a0      	mov	r8, r4
   81af8:	2500      	movs	r5, #0
   81afa:	f7ff ba5a 	b.w	80fb2 <_vfiprintf_r+0xde>
   81afe:	f8dd b020 	ldr.w	fp, [sp, #32]
   81b02:	f898 3001 	ldrb.w	r3, [r8, #1]
   81b06:	f8db 5000 	ldr.w	r5, [fp]
   81b0a:	f10b 0204 	add.w	r2, fp, #4
   81b0e:	2d00      	cmp	r5, #0
   81b10:	9208      	str	r2, [sp, #32]
   81b12:	46a0      	mov	r8, r4
   81b14:	f6bf aa4b 	bge.w	80fae <_vfiprintf_r+0xda>
   81b18:	f04f 35ff 	mov.w	r5, #4294967295
   81b1c:	f7ff ba47 	b.w	80fae <_vfiprintf_r+0xda>
   81b20:	00083bf8 	.word	0x00083bf8
   81b24:	00083c10 	.word	0x00083c10

00081b28 <__sbprintf>:
   81b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81b2c:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81b2e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81b32:	4688      	mov	r8, r1
   81b34:	9719      	str	r7, [sp, #100]	; 0x64
   81b36:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81b3a:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81b3e:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81b42:	9707      	str	r7, [sp, #28]
   81b44:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81b48:	ac1a      	add	r4, sp, #104	; 0x68
   81b4a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81b4e:	f02a 0a02 	bic.w	sl, sl, #2
   81b52:	2600      	movs	r6, #0
   81b54:	4669      	mov	r1, sp
   81b56:	9400      	str	r4, [sp, #0]
   81b58:	9404      	str	r4, [sp, #16]
   81b5a:	9502      	str	r5, [sp, #8]
   81b5c:	9505      	str	r5, [sp, #20]
   81b5e:	f8ad a00c 	strh.w	sl, [sp, #12]
   81b62:	f8ad 900e 	strh.w	r9, [sp, #14]
   81b66:	9709      	str	r7, [sp, #36]	; 0x24
   81b68:	9606      	str	r6, [sp, #24]
   81b6a:	4605      	mov	r5, r0
   81b6c:	f7ff f9b2 	bl	80ed4 <_vfiprintf_r>
   81b70:	1e04      	subs	r4, r0, #0
   81b72:	db07      	blt.n	81b84 <__sbprintf+0x5c>
   81b74:	4628      	mov	r0, r5
   81b76:	4669      	mov	r1, sp
   81b78:	f000 f92a 	bl	81dd0 <_fflush_r>
   81b7c:	42b0      	cmp	r0, r6
   81b7e:	bf18      	it	ne
   81b80:	f04f 34ff 	movne.w	r4, #4294967295
   81b84:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81b88:	065b      	lsls	r3, r3, #25
   81b8a:	d505      	bpl.n	81b98 <__sbprintf+0x70>
   81b8c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81b94:	f8a8 300c 	strh.w	r3, [r8, #12]
   81b98:	4620      	mov	r0, r4
   81b9a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81ba2:	bf00      	nop

00081ba4 <__swsetup_r>:
   81ba4:	4b2f      	ldr	r3, [pc, #188]	; (81c64 <__swsetup_r+0xc0>)
   81ba6:	b570      	push	{r4, r5, r6, lr}
   81ba8:	4606      	mov	r6, r0
   81baa:	6818      	ldr	r0, [r3, #0]
   81bac:	460c      	mov	r4, r1
   81bae:	b110      	cbz	r0, 81bb6 <__swsetup_r+0x12>
   81bb0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81bb2:	2a00      	cmp	r2, #0
   81bb4:	d036      	beq.n	81c24 <__swsetup_r+0x80>
   81bb6:	89a5      	ldrh	r5, [r4, #12]
   81bb8:	b2ab      	uxth	r3, r5
   81bba:	0719      	lsls	r1, r3, #28
   81bbc:	d50c      	bpl.n	81bd8 <__swsetup_r+0x34>
   81bbe:	6922      	ldr	r2, [r4, #16]
   81bc0:	b1aa      	cbz	r2, 81bee <__swsetup_r+0x4a>
   81bc2:	f013 0101 	ands.w	r1, r3, #1
   81bc6:	d01e      	beq.n	81c06 <__swsetup_r+0x62>
   81bc8:	6963      	ldr	r3, [r4, #20]
   81bca:	2100      	movs	r1, #0
   81bcc:	425b      	negs	r3, r3
   81bce:	61a3      	str	r3, [r4, #24]
   81bd0:	60a1      	str	r1, [r4, #8]
   81bd2:	b1f2      	cbz	r2, 81c12 <__swsetup_r+0x6e>
   81bd4:	2000      	movs	r0, #0
   81bd6:	bd70      	pop	{r4, r5, r6, pc}
   81bd8:	06da      	lsls	r2, r3, #27
   81bda:	d53a      	bpl.n	81c52 <__swsetup_r+0xae>
   81bdc:	075b      	lsls	r3, r3, #29
   81bde:	d424      	bmi.n	81c2a <__swsetup_r+0x86>
   81be0:	6922      	ldr	r2, [r4, #16]
   81be2:	f045 0308 	orr.w	r3, r5, #8
   81be6:	81a3      	strh	r3, [r4, #12]
   81be8:	b29b      	uxth	r3, r3
   81bea:	2a00      	cmp	r2, #0
   81bec:	d1e9      	bne.n	81bc2 <__swsetup_r+0x1e>
   81bee:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81bf2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81bf6:	d0e4      	beq.n	81bc2 <__swsetup_r+0x1e>
   81bf8:	4630      	mov	r0, r6
   81bfa:	4621      	mov	r1, r4
   81bfc:	f000 fcce 	bl	8259c <__smakebuf_r>
   81c00:	89a3      	ldrh	r3, [r4, #12]
   81c02:	6922      	ldr	r2, [r4, #16]
   81c04:	e7dd      	b.n	81bc2 <__swsetup_r+0x1e>
   81c06:	0798      	lsls	r0, r3, #30
   81c08:	bf58      	it	pl
   81c0a:	6961      	ldrpl	r1, [r4, #20]
   81c0c:	60a1      	str	r1, [r4, #8]
   81c0e:	2a00      	cmp	r2, #0
   81c10:	d1e0      	bne.n	81bd4 <__swsetup_r+0x30>
   81c12:	89a3      	ldrh	r3, [r4, #12]
   81c14:	061a      	lsls	r2, r3, #24
   81c16:	d5dd      	bpl.n	81bd4 <__swsetup_r+0x30>
   81c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81c1c:	81a3      	strh	r3, [r4, #12]
   81c1e:	f04f 30ff 	mov.w	r0, #4294967295
   81c22:	bd70      	pop	{r4, r5, r6, pc}
   81c24:	f000 f8f0 	bl	81e08 <__sinit>
   81c28:	e7c5      	b.n	81bb6 <__swsetup_r+0x12>
   81c2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81c2c:	b149      	cbz	r1, 81c42 <__swsetup_r+0x9e>
   81c2e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81c32:	4299      	cmp	r1, r3
   81c34:	d003      	beq.n	81c3e <__swsetup_r+0x9a>
   81c36:	4630      	mov	r0, r6
   81c38:	f000 fa2a 	bl	82090 <_free_r>
   81c3c:	89a5      	ldrh	r5, [r4, #12]
   81c3e:	2300      	movs	r3, #0
   81c40:	6323      	str	r3, [r4, #48]	; 0x30
   81c42:	6922      	ldr	r2, [r4, #16]
   81c44:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81c48:	2100      	movs	r1, #0
   81c4a:	b2ad      	uxth	r5, r5
   81c4c:	6022      	str	r2, [r4, #0]
   81c4e:	6061      	str	r1, [r4, #4]
   81c50:	e7c7      	b.n	81be2 <__swsetup_r+0x3e>
   81c52:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81c56:	2309      	movs	r3, #9
   81c58:	6033      	str	r3, [r6, #0]
   81c5a:	f04f 30ff 	mov.w	r0, #4294967295
   81c5e:	81a5      	strh	r5, [r4, #12]
   81c60:	bd70      	pop	{r4, r5, r6, pc}
   81c62:	bf00      	nop
   81c64:	20070560 	.word	0x20070560

00081c68 <register_fini>:
   81c68:	4b02      	ldr	r3, [pc, #8]	; (81c74 <register_fini+0xc>)
   81c6a:	b113      	cbz	r3, 81c72 <register_fini+0xa>
   81c6c:	4802      	ldr	r0, [pc, #8]	; (81c78 <register_fini+0x10>)
   81c6e:	f000 b805 	b.w	81c7c <atexit>
   81c72:	4770      	bx	lr
   81c74:	00000000 	.word	0x00000000
   81c78:	00081f05 	.word	0x00081f05

00081c7c <atexit>:
   81c7c:	4601      	mov	r1, r0
   81c7e:	2000      	movs	r0, #0
   81c80:	4602      	mov	r2, r0
   81c82:	4603      	mov	r3, r0
   81c84:	f001 bbc2 	b.w	8340c <__register_exitproc>

00081c88 <__sflush_r>:
   81c88:	898b      	ldrh	r3, [r1, #12]
   81c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81c8e:	b29a      	uxth	r2, r3
   81c90:	460d      	mov	r5, r1
   81c92:	0711      	lsls	r1, r2, #28
   81c94:	4680      	mov	r8, r0
   81c96:	d43c      	bmi.n	81d12 <__sflush_r+0x8a>
   81c98:	686a      	ldr	r2, [r5, #4]
   81c9a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   81c9e:	2a00      	cmp	r2, #0
   81ca0:	81ab      	strh	r3, [r5, #12]
   81ca2:	dd59      	ble.n	81d58 <__sflush_r+0xd0>
   81ca4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   81ca6:	2c00      	cmp	r4, #0
   81ca8:	d04b      	beq.n	81d42 <__sflush_r+0xba>
   81caa:	b29b      	uxth	r3, r3
   81cac:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   81cb0:	2100      	movs	r1, #0
   81cb2:	b292      	uxth	r2, r2
   81cb4:	f8d8 6000 	ldr.w	r6, [r8]
   81cb8:	f8c8 1000 	str.w	r1, [r8]
   81cbc:	2a00      	cmp	r2, #0
   81cbe:	d04f      	beq.n	81d60 <__sflush_r+0xd8>
   81cc0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   81cc2:	075f      	lsls	r7, r3, #29
   81cc4:	d505      	bpl.n	81cd2 <__sflush_r+0x4a>
   81cc6:	6869      	ldr	r1, [r5, #4]
   81cc8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   81cca:	1a52      	subs	r2, r2, r1
   81ccc:	b10b      	cbz	r3, 81cd2 <__sflush_r+0x4a>
   81cce:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   81cd0:	1ad2      	subs	r2, r2, r3
   81cd2:	4640      	mov	r0, r8
   81cd4:	69e9      	ldr	r1, [r5, #28]
   81cd6:	2300      	movs	r3, #0
   81cd8:	47a0      	blx	r4
   81cda:	1c44      	adds	r4, r0, #1
   81cdc:	d04a      	beq.n	81d74 <__sflush_r+0xec>
   81cde:	89ab      	ldrh	r3, [r5, #12]
   81ce0:	692a      	ldr	r2, [r5, #16]
   81ce2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   81ce6:	b29b      	uxth	r3, r3
   81ce8:	2100      	movs	r1, #0
   81cea:	602a      	str	r2, [r5, #0]
   81cec:	04da      	lsls	r2, r3, #19
   81cee:	81ab      	strh	r3, [r5, #12]
   81cf0:	6069      	str	r1, [r5, #4]
   81cf2:	d44c      	bmi.n	81d8e <__sflush_r+0x106>
   81cf4:	6b29      	ldr	r1, [r5, #48]	; 0x30
   81cf6:	f8c8 6000 	str.w	r6, [r8]
   81cfa:	b311      	cbz	r1, 81d42 <__sflush_r+0xba>
   81cfc:	f105 0340 	add.w	r3, r5, #64	; 0x40
   81d00:	4299      	cmp	r1, r3
   81d02:	d002      	beq.n	81d0a <__sflush_r+0x82>
   81d04:	4640      	mov	r0, r8
   81d06:	f000 f9c3 	bl	82090 <_free_r>
   81d0a:	2000      	movs	r0, #0
   81d0c:	6328      	str	r0, [r5, #48]	; 0x30
   81d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d12:	692e      	ldr	r6, [r5, #16]
   81d14:	b1ae      	cbz	r6, 81d42 <__sflush_r+0xba>
   81d16:	0791      	lsls	r1, r2, #30
   81d18:	682c      	ldr	r4, [r5, #0]
   81d1a:	bf0c      	ite	eq
   81d1c:	696b      	ldreq	r3, [r5, #20]
   81d1e:	2300      	movne	r3, #0
   81d20:	602e      	str	r6, [r5, #0]
   81d22:	1ba4      	subs	r4, r4, r6
   81d24:	60ab      	str	r3, [r5, #8]
   81d26:	e00a      	b.n	81d3e <__sflush_r+0xb6>
   81d28:	4632      	mov	r2, r6
   81d2a:	4623      	mov	r3, r4
   81d2c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   81d2e:	4640      	mov	r0, r8
   81d30:	69e9      	ldr	r1, [r5, #28]
   81d32:	47b8      	blx	r7
   81d34:	2800      	cmp	r0, #0
   81d36:	ebc0 0404 	rsb	r4, r0, r4
   81d3a:	4406      	add	r6, r0
   81d3c:	dd04      	ble.n	81d48 <__sflush_r+0xc0>
   81d3e:	2c00      	cmp	r4, #0
   81d40:	dcf2      	bgt.n	81d28 <__sflush_r+0xa0>
   81d42:	2000      	movs	r0, #0
   81d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d48:	89ab      	ldrh	r3, [r5, #12]
   81d4a:	f04f 30ff 	mov.w	r0, #4294967295
   81d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81d52:	81ab      	strh	r3, [r5, #12]
   81d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d58:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   81d5a:	2a00      	cmp	r2, #0
   81d5c:	dca2      	bgt.n	81ca4 <__sflush_r+0x1c>
   81d5e:	e7f0      	b.n	81d42 <__sflush_r+0xba>
   81d60:	2301      	movs	r3, #1
   81d62:	4640      	mov	r0, r8
   81d64:	69e9      	ldr	r1, [r5, #28]
   81d66:	47a0      	blx	r4
   81d68:	1c43      	adds	r3, r0, #1
   81d6a:	4602      	mov	r2, r0
   81d6c:	d01e      	beq.n	81dac <__sflush_r+0x124>
   81d6e:	89ab      	ldrh	r3, [r5, #12]
   81d70:	6aac      	ldr	r4, [r5, #40]	; 0x28
   81d72:	e7a6      	b.n	81cc2 <__sflush_r+0x3a>
   81d74:	f8d8 3000 	ldr.w	r3, [r8]
   81d78:	b95b      	cbnz	r3, 81d92 <__sflush_r+0x10a>
   81d7a:	89aa      	ldrh	r2, [r5, #12]
   81d7c:	6929      	ldr	r1, [r5, #16]
   81d7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   81d82:	b292      	uxth	r2, r2
   81d84:	606b      	str	r3, [r5, #4]
   81d86:	04d3      	lsls	r3, r2, #19
   81d88:	81aa      	strh	r2, [r5, #12]
   81d8a:	6029      	str	r1, [r5, #0]
   81d8c:	d5b2      	bpl.n	81cf4 <__sflush_r+0x6c>
   81d8e:	6528      	str	r0, [r5, #80]	; 0x50
   81d90:	e7b0      	b.n	81cf4 <__sflush_r+0x6c>
   81d92:	2b1d      	cmp	r3, #29
   81d94:	d001      	beq.n	81d9a <__sflush_r+0x112>
   81d96:	2b16      	cmp	r3, #22
   81d98:	d113      	bne.n	81dc2 <__sflush_r+0x13a>
   81d9a:	89a9      	ldrh	r1, [r5, #12]
   81d9c:	692b      	ldr	r3, [r5, #16]
   81d9e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   81da2:	2200      	movs	r2, #0
   81da4:	81a9      	strh	r1, [r5, #12]
   81da6:	602b      	str	r3, [r5, #0]
   81da8:	606a      	str	r2, [r5, #4]
   81daa:	e7a3      	b.n	81cf4 <__sflush_r+0x6c>
   81dac:	f8d8 3000 	ldr.w	r3, [r8]
   81db0:	2b00      	cmp	r3, #0
   81db2:	d0dc      	beq.n	81d6e <__sflush_r+0xe6>
   81db4:	2b1d      	cmp	r3, #29
   81db6:	d001      	beq.n	81dbc <__sflush_r+0x134>
   81db8:	2b16      	cmp	r3, #22
   81dba:	d1c5      	bne.n	81d48 <__sflush_r+0xc0>
   81dbc:	f8c8 6000 	str.w	r6, [r8]
   81dc0:	e7bf      	b.n	81d42 <__sflush_r+0xba>
   81dc2:	89ab      	ldrh	r3, [r5, #12]
   81dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81dc8:	81ab      	strh	r3, [r5, #12]
   81dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81dce:	bf00      	nop

00081dd0 <_fflush_r>:
   81dd0:	b510      	push	{r4, lr}
   81dd2:	4604      	mov	r4, r0
   81dd4:	b082      	sub	sp, #8
   81dd6:	b108      	cbz	r0, 81ddc <_fflush_r+0xc>
   81dd8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81dda:	b153      	cbz	r3, 81df2 <_fflush_r+0x22>
   81ddc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   81de0:	b908      	cbnz	r0, 81de6 <_fflush_r+0x16>
   81de2:	b002      	add	sp, #8
   81de4:	bd10      	pop	{r4, pc}
   81de6:	4620      	mov	r0, r4
   81de8:	b002      	add	sp, #8
   81dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81dee:	f7ff bf4b 	b.w	81c88 <__sflush_r>
   81df2:	9101      	str	r1, [sp, #4]
   81df4:	f000 f808 	bl	81e08 <__sinit>
   81df8:	9901      	ldr	r1, [sp, #4]
   81dfa:	e7ef      	b.n	81ddc <_fflush_r+0xc>

00081dfc <_cleanup_r>:
   81dfc:	4901      	ldr	r1, [pc, #4]	; (81e04 <_cleanup_r+0x8>)
   81dfe:	f000 bb9f 	b.w	82540 <_fwalk>
   81e02:	bf00      	nop
   81e04:	00083559 	.word	0x00083559

00081e08 <__sinit>:
   81e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81e0c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   81e0e:	b083      	sub	sp, #12
   81e10:	4607      	mov	r7, r0
   81e12:	2c00      	cmp	r4, #0
   81e14:	d165      	bne.n	81ee2 <__sinit+0xda>
   81e16:	687d      	ldr	r5, [r7, #4]
   81e18:	4833      	ldr	r0, [pc, #204]	; (81ee8 <__sinit+0xe0>)
   81e1a:	2304      	movs	r3, #4
   81e1c:	2103      	movs	r1, #3
   81e1e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   81e22:	63f8      	str	r0, [r7, #60]	; 0x3c
   81e24:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   81e28:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   81e2c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   81e30:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   81e34:	81ab      	strh	r3, [r5, #12]
   81e36:	602c      	str	r4, [r5, #0]
   81e38:	606c      	str	r4, [r5, #4]
   81e3a:	60ac      	str	r4, [r5, #8]
   81e3c:	666c      	str	r4, [r5, #100]	; 0x64
   81e3e:	81ec      	strh	r4, [r5, #14]
   81e40:	612c      	str	r4, [r5, #16]
   81e42:	616c      	str	r4, [r5, #20]
   81e44:	61ac      	str	r4, [r5, #24]
   81e46:	4621      	mov	r1, r4
   81e48:	2208      	movs	r2, #8
   81e4a:	f7fe ffbd 	bl	80dc8 <memset>
   81e4e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 81eec <__sinit+0xe4>
   81e52:	68be      	ldr	r6, [r7, #8]
   81e54:	f8df a098 	ldr.w	sl, [pc, #152]	; 81ef0 <__sinit+0xe8>
   81e58:	f8df 9098 	ldr.w	r9, [pc, #152]	; 81ef4 <__sinit+0xec>
   81e5c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 81ef8 <__sinit+0xf0>
   81e60:	2301      	movs	r3, #1
   81e62:	2209      	movs	r2, #9
   81e64:	61ed      	str	r5, [r5, #28]
   81e66:	f8c5 b020 	str.w	fp, [r5, #32]
   81e6a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   81e6e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   81e72:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   81e76:	4621      	mov	r1, r4
   81e78:	81f3      	strh	r3, [r6, #14]
   81e7a:	81b2      	strh	r2, [r6, #12]
   81e7c:	6034      	str	r4, [r6, #0]
   81e7e:	6074      	str	r4, [r6, #4]
   81e80:	60b4      	str	r4, [r6, #8]
   81e82:	6674      	str	r4, [r6, #100]	; 0x64
   81e84:	6134      	str	r4, [r6, #16]
   81e86:	6174      	str	r4, [r6, #20]
   81e88:	61b4      	str	r4, [r6, #24]
   81e8a:	2208      	movs	r2, #8
   81e8c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   81e90:	9301      	str	r3, [sp, #4]
   81e92:	f7fe ff99 	bl	80dc8 <memset>
   81e96:	68fd      	ldr	r5, [r7, #12]
   81e98:	2012      	movs	r0, #18
   81e9a:	2202      	movs	r2, #2
   81e9c:	61f6      	str	r6, [r6, #28]
   81e9e:	f8c6 b020 	str.w	fp, [r6, #32]
   81ea2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   81ea6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   81eaa:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   81eae:	4621      	mov	r1, r4
   81eb0:	81a8      	strh	r0, [r5, #12]
   81eb2:	81ea      	strh	r2, [r5, #14]
   81eb4:	602c      	str	r4, [r5, #0]
   81eb6:	606c      	str	r4, [r5, #4]
   81eb8:	60ac      	str	r4, [r5, #8]
   81eba:	666c      	str	r4, [r5, #100]	; 0x64
   81ebc:	612c      	str	r4, [r5, #16]
   81ebe:	616c      	str	r4, [r5, #20]
   81ec0:	61ac      	str	r4, [r5, #24]
   81ec2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   81ec6:	2208      	movs	r2, #8
   81ec8:	f7fe ff7e 	bl	80dc8 <memset>
   81ecc:	9b01      	ldr	r3, [sp, #4]
   81ece:	61ed      	str	r5, [r5, #28]
   81ed0:	f8c5 b020 	str.w	fp, [r5, #32]
   81ed4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   81ed8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   81edc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   81ee0:	63bb      	str	r3, [r7, #56]	; 0x38
   81ee2:	b003      	add	sp, #12
   81ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ee8:	00081dfd 	.word	0x00081dfd
   81eec:	000831ed 	.word	0x000831ed
   81ef0:	00083211 	.word	0x00083211
   81ef4:	00083249 	.word	0x00083249
   81ef8:	00083269 	.word	0x00083269

00081efc <__sfp_lock_acquire>:
   81efc:	4770      	bx	lr
   81efe:	bf00      	nop

00081f00 <__sfp_lock_release>:
   81f00:	4770      	bx	lr
   81f02:	bf00      	nop

00081f04 <__libc_fini_array>:
   81f04:	b538      	push	{r3, r4, r5, lr}
   81f06:	4d09      	ldr	r5, [pc, #36]	; (81f2c <__libc_fini_array+0x28>)
   81f08:	4c09      	ldr	r4, [pc, #36]	; (81f30 <__libc_fini_array+0x2c>)
   81f0a:	1b64      	subs	r4, r4, r5
   81f0c:	10a4      	asrs	r4, r4, #2
   81f0e:	bf18      	it	ne
   81f10:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   81f14:	d005      	beq.n	81f22 <__libc_fini_array+0x1e>
   81f16:	3c01      	subs	r4, #1
   81f18:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81f1c:	4798      	blx	r3
   81f1e:	2c00      	cmp	r4, #0
   81f20:	d1f9      	bne.n	81f16 <__libc_fini_array+0x12>
   81f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81f26:	f001 be85 	b.w	83c34 <_fini>
   81f2a:	bf00      	nop
   81f2c:	00083c40 	.word	0x00083c40
   81f30:	00083c44 	.word	0x00083c44

00081f34 <_fputwc_r>:
   81f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81f38:	8993      	ldrh	r3, [r2, #12]
   81f3a:	460f      	mov	r7, r1
   81f3c:	0499      	lsls	r1, r3, #18
   81f3e:	b082      	sub	sp, #8
   81f40:	4614      	mov	r4, r2
   81f42:	4680      	mov	r8, r0
   81f44:	d406      	bmi.n	81f54 <_fputwc_r+0x20>
   81f46:	6e52      	ldr	r2, [r2, #100]	; 0x64
   81f48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   81f50:	81a3      	strh	r3, [r4, #12]
   81f52:	6662      	str	r2, [r4, #100]	; 0x64
   81f54:	f000 fb1c 	bl	82590 <__locale_mb_cur_max>
   81f58:	2801      	cmp	r0, #1
   81f5a:	d03e      	beq.n	81fda <_fputwc_r+0xa6>
   81f5c:	463a      	mov	r2, r7
   81f5e:	4640      	mov	r0, r8
   81f60:	a901      	add	r1, sp, #4
   81f62:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   81f66:	f001 fa07 	bl	83378 <_wcrtomb_r>
   81f6a:	1c42      	adds	r2, r0, #1
   81f6c:	4606      	mov	r6, r0
   81f6e:	d02d      	beq.n	81fcc <_fputwc_r+0x98>
   81f70:	2800      	cmp	r0, #0
   81f72:	d03a      	beq.n	81fea <_fputwc_r+0xb6>
   81f74:	f89d 1004 	ldrb.w	r1, [sp, #4]
   81f78:	2500      	movs	r5, #0
   81f7a:	e009      	b.n	81f90 <_fputwc_r+0x5c>
   81f7c:	6823      	ldr	r3, [r4, #0]
   81f7e:	7019      	strb	r1, [r3, #0]
   81f80:	6823      	ldr	r3, [r4, #0]
   81f82:	3301      	adds	r3, #1
   81f84:	6023      	str	r3, [r4, #0]
   81f86:	3501      	adds	r5, #1
   81f88:	42b5      	cmp	r5, r6
   81f8a:	d22e      	bcs.n	81fea <_fputwc_r+0xb6>
   81f8c:	ab01      	add	r3, sp, #4
   81f8e:	5ce9      	ldrb	r1, [r5, r3]
   81f90:	68a3      	ldr	r3, [r4, #8]
   81f92:	3b01      	subs	r3, #1
   81f94:	2b00      	cmp	r3, #0
   81f96:	60a3      	str	r3, [r4, #8]
   81f98:	daf0      	bge.n	81f7c <_fputwc_r+0x48>
   81f9a:	69a2      	ldr	r2, [r4, #24]
   81f9c:	4293      	cmp	r3, r2
   81f9e:	db06      	blt.n	81fae <_fputwc_r+0x7a>
   81fa0:	6823      	ldr	r3, [r4, #0]
   81fa2:	7019      	strb	r1, [r3, #0]
   81fa4:	6823      	ldr	r3, [r4, #0]
   81fa6:	7819      	ldrb	r1, [r3, #0]
   81fa8:	3301      	adds	r3, #1
   81faa:	290a      	cmp	r1, #10
   81fac:	d1ea      	bne.n	81f84 <_fputwc_r+0x50>
   81fae:	4640      	mov	r0, r8
   81fb0:	4622      	mov	r2, r4
   81fb2:	f001 f98d 	bl	832d0 <__swbuf_r>
   81fb6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   81fba:	4258      	negs	r0, r3
   81fbc:	4158      	adcs	r0, r3
   81fbe:	2800      	cmp	r0, #0
   81fc0:	d0e1      	beq.n	81f86 <_fputwc_r+0x52>
   81fc2:	f04f 30ff 	mov.w	r0, #4294967295
   81fc6:	b002      	add	sp, #8
   81fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81fcc:	89a3      	ldrh	r3, [r4, #12]
   81fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81fd2:	81a3      	strh	r3, [r4, #12]
   81fd4:	b002      	add	sp, #8
   81fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81fda:	1e7b      	subs	r3, r7, #1
   81fdc:	2bfe      	cmp	r3, #254	; 0xfe
   81fde:	d8bd      	bhi.n	81f5c <_fputwc_r+0x28>
   81fe0:	b2f9      	uxtb	r1, r7
   81fe2:	4606      	mov	r6, r0
   81fe4:	f88d 1004 	strb.w	r1, [sp, #4]
   81fe8:	e7c6      	b.n	81f78 <_fputwc_r+0x44>
   81fea:	4638      	mov	r0, r7
   81fec:	b002      	add	sp, #8
   81fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81ff2:	bf00      	nop

00081ff4 <_malloc_trim_r>:
   81ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81ff6:	4d23      	ldr	r5, [pc, #140]	; (82084 <_malloc_trim_r+0x90>)
   81ff8:	460f      	mov	r7, r1
   81ffa:	4604      	mov	r4, r0
   81ffc:	f000 ff00 	bl	82e00 <__malloc_lock>
   82000:	68ab      	ldr	r3, [r5, #8]
   82002:	685e      	ldr	r6, [r3, #4]
   82004:	f026 0603 	bic.w	r6, r6, #3
   82008:	1bf1      	subs	r1, r6, r7
   8200a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8200e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82012:	f021 010f 	bic.w	r1, r1, #15
   82016:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8201a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8201e:	db07      	blt.n	82030 <_malloc_trim_r+0x3c>
   82020:	4620      	mov	r0, r4
   82022:	2100      	movs	r1, #0
   82024:	f001 f8d0 	bl	831c8 <_sbrk_r>
   82028:	68ab      	ldr	r3, [r5, #8]
   8202a:	4433      	add	r3, r6
   8202c:	4298      	cmp	r0, r3
   8202e:	d004      	beq.n	8203a <_malloc_trim_r+0x46>
   82030:	4620      	mov	r0, r4
   82032:	f000 fee7 	bl	82e04 <__malloc_unlock>
   82036:	2000      	movs	r0, #0
   82038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8203a:	4620      	mov	r0, r4
   8203c:	4279      	negs	r1, r7
   8203e:	f001 f8c3 	bl	831c8 <_sbrk_r>
   82042:	3001      	adds	r0, #1
   82044:	d00d      	beq.n	82062 <_malloc_trim_r+0x6e>
   82046:	4b10      	ldr	r3, [pc, #64]	; (82088 <_malloc_trim_r+0x94>)
   82048:	68aa      	ldr	r2, [r5, #8]
   8204a:	6819      	ldr	r1, [r3, #0]
   8204c:	1bf6      	subs	r6, r6, r7
   8204e:	f046 0601 	orr.w	r6, r6, #1
   82052:	4620      	mov	r0, r4
   82054:	1bc9      	subs	r1, r1, r7
   82056:	6056      	str	r6, [r2, #4]
   82058:	6019      	str	r1, [r3, #0]
   8205a:	f000 fed3 	bl	82e04 <__malloc_unlock>
   8205e:	2001      	movs	r0, #1
   82060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82062:	4620      	mov	r0, r4
   82064:	2100      	movs	r1, #0
   82066:	f001 f8af 	bl	831c8 <_sbrk_r>
   8206a:	68ab      	ldr	r3, [r5, #8]
   8206c:	1ac2      	subs	r2, r0, r3
   8206e:	2a0f      	cmp	r2, #15
   82070:	ddde      	ble.n	82030 <_malloc_trim_r+0x3c>
   82072:	4d06      	ldr	r5, [pc, #24]	; (8208c <_malloc_trim_r+0x98>)
   82074:	4904      	ldr	r1, [pc, #16]	; (82088 <_malloc_trim_r+0x94>)
   82076:	682d      	ldr	r5, [r5, #0]
   82078:	f042 0201 	orr.w	r2, r2, #1
   8207c:	1b40      	subs	r0, r0, r5
   8207e:	605a      	str	r2, [r3, #4]
   82080:	6008      	str	r0, [r1, #0]
   82082:	e7d5      	b.n	82030 <_malloc_trim_r+0x3c>
   82084:	20070588 	.word	0x20070588
   82088:	20070a4c 	.word	0x20070a4c
   8208c:	20070994 	.word	0x20070994

00082090 <_free_r>:
   82090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82094:	460d      	mov	r5, r1
   82096:	4606      	mov	r6, r0
   82098:	2900      	cmp	r1, #0
   8209a:	d055      	beq.n	82148 <_free_r+0xb8>
   8209c:	f000 feb0 	bl	82e00 <__malloc_lock>
   820a0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   820a4:	f8df c170 	ldr.w	ip, [pc, #368]	; 82218 <_free_r+0x188>
   820a8:	f1a5 0408 	sub.w	r4, r5, #8
   820ac:	f021 0301 	bic.w	r3, r1, #1
   820b0:	18e2      	adds	r2, r4, r3
   820b2:	f8dc 0008 	ldr.w	r0, [ip, #8]
   820b6:	6857      	ldr	r7, [r2, #4]
   820b8:	4290      	cmp	r0, r2
   820ba:	f027 0703 	bic.w	r7, r7, #3
   820be:	d068      	beq.n	82192 <_free_r+0x102>
   820c0:	f011 0101 	ands.w	r1, r1, #1
   820c4:	6057      	str	r7, [r2, #4]
   820c6:	d032      	beq.n	8212e <_free_r+0x9e>
   820c8:	2100      	movs	r1, #0
   820ca:	19d0      	adds	r0, r2, r7
   820cc:	6840      	ldr	r0, [r0, #4]
   820ce:	07c0      	lsls	r0, r0, #31
   820d0:	d406      	bmi.n	820e0 <_free_r+0x50>
   820d2:	443b      	add	r3, r7
   820d4:	6890      	ldr	r0, [r2, #8]
   820d6:	2900      	cmp	r1, #0
   820d8:	d04d      	beq.n	82176 <_free_r+0xe6>
   820da:	68d2      	ldr	r2, [r2, #12]
   820dc:	60c2      	str	r2, [r0, #12]
   820de:	6090      	str	r0, [r2, #8]
   820e0:	f043 0201 	orr.w	r2, r3, #1
   820e4:	6062      	str	r2, [r4, #4]
   820e6:	50e3      	str	r3, [r4, r3]
   820e8:	b9e1      	cbnz	r1, 82124 <_free_r+0x94>
   820ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   820ee:	d32d      	bcc.n	8214c <_free_r+0xbc>
   820f0:	0a5a      	lsrs	r2, r3, #9
   820f2:	2a04      	cmp	r2, #4
   820f4:	d869      	bhi.n	821ca <_free_r+0x13a>
   820f6:	0998      	lsrs	r0, r3, #6
   820f8:	3038      	adds	r0, #56	; 0x38
   820fa:	0041      	lsls	r1, r0, #1
   820fc:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82100:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82104:	4944      	ldr	r1, [pc, #272]	; (82218 <_free_r+0x188>)
   82106:	4562      	cmp	r2, ip
   82108:	d065      	beq.n	821d6 <_free_r+0x146>
   8210a:	6851      	ldr	r1, [r2, #4]
   8210c:	f021 0103 	bic.w	r1, r1, #3
   82110:	428b      	cmp	r3, r1
   82112:	d202      	bcs.n	8211a <_free_r+0x8a>
   82114:	6892      	ldr	r2, [r2, #8]
   82116:	4594      	cmp	ip, r2
   82118:	d1f7      	bne.n	8210a <_free_r+0x7a>
   8211a:	68d3      	ldr	r3, [r2, #12]
   8211c:	60e3      	str	r3, [r4, #12]
   8211e:	60a2      	str	r2, [r4, #8]
   82120:	609c      	str	r4, [r3, #8]
   82122:	60d4      	str	r4, [r2, #12]
   82124:	4630      	mov	r0, r6
   82126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8212a:	f000 be6b 	b.w	82e04 <__malloc_unlock>
   8212e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82132:	f10c 0808 	add.w	r8, ip, #8
   82136:	1b64      	subs	r4, r4, r5
   82138:	68a0      	ldr	r0, [r4, #8]
   8213a:	442b      	add	r3, r5
   8213c:	4540      	cmp	r0, r8
   8213e:	d042      	beq.n	821c6 <_free_r+0x136>
   82140:	68e5      	ldr	r5, [r4, #12]
   82142:	60c5      	str	r5, [r0, #12]
   82144:	60a8      	str	r0, [r5, #8]
   82146:	e7c0      	b.n	820ca <_free_r+0x3a>
   82148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8214c:	08db      	lsrs	r3, r3, #3
   8214e:	109a      	asrs	r2, r3, #2
   82150:	2001      	movs	r0, #1
   82152:	4090      	lsls	r0, r2
   82154:	f8dc 1004 	ldr.w	r1, [ip, #4]
   82158:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   8215c:	689a      	ldr	r2, [r3, #8]
   8215e:	4301      	orrs	r1, r0
   82160:	60a2      	str	r2, [r4, #8]
   82162:	60e3      	str	r3, [r4, #12]
   82164:	f8cc 1004 	str.w	r1, [ip, #4]
   82168:	4630      	mov	r0, r6
   8216a:	609c      	str	r4, [r3, #8]
   8216c:	60d4      	str	r4, [r2, #12]
   8216e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82172:	f000 be47 	b.w	82e04 <__malloc_unlock>
   82176:	4d29      	ldr	r5, [pc, #164]	; (8221c <_free_r+0x18c>)
   82178:	42a8      	cmp	r0, r5
   8217a:	d1ae      	bne.n	820da <_free_r+0x4a>
   8217c:	f043 0201 	orr.w	r2, r3, #1
   82180:	f8cc 4014 	str.w	r4, [ip, #20]
   82184:	f8cc 4010 	str.w	r4, [ip, #16]
   82188:	60e0      	str	r0, [r4, #12]
   8218a:	60a0      	str	r0, [r4, #8]
   8218c:	6062      	str	r2, [r4, #4]
   8218e:	50e3      	str	r3, [r4, r3]
   82190:	e7c8      	b.n	82124 <_free_r+0x94>
   82192:	441f      	add	r7, r3
   82194:	07cb      	lsls	r3, r1, #31
   82196:	d407      	bmi.n	821a8 <_free_r+0x118>
   82198:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8219c:	1a64      	subs	r4, r4, r1
   8219e:	68e3      	ldr	r3, [r4, #12]
   821a0:	68a2      	ldr	r2, [r4, #8]
   821a2:	440f      	add	r7, r1
   821a4:	60d3      	str	r3, [r2, #12]
   821a6:	609a      	str	r2, [r3, #8]
   821a8:	4b1d      	ldr	r3, [pc, #116]	; (82220 <_free_r+0x190>)
   821aa:	f047 0201 	orr.w	r2, r7, #1
   821ae:	681b      	ldr	r3, [r3, #0]
   821b0:	6062      	str	r2, [r4, #4]
   821b2:	429f      	cmp	r7, r3
   821b4:	f8cc 4008 	str.w	r4, [ip, #8]
   821b8:	d3b4      	bcc.n	82124 <_free_r+0x94>
   821ba:	4b1a      	ldr	r3, [pc, #104]	; (82224 <_free_r+0x194>)
   821bc:	4630      	mov	r0, r6
   821be:	6819      	ldr	r1, [r3, #0]
   821c0:	f7ff ff18 	bl	81ff4 <_malloc_trim_r>
   821c4:	e7ae      	b.n	82124 <_free_r+0x94>
   821c6:	2101      	movs	r1, #1
   821c8:	e77f      	b.n	820ca <_free_r+0x3a>
   821ca:	2a14      	cmp	r2, #20
   821cc:	d80b      	bhi.n	821e6 <_free_r+0x156>
   821ce:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   821d2:	0041      	lsls	r1, r0, #1
   821d4:	e792      	b.n	820fc <_free_r+0x6c>
   821d6:	1080      	asrs	r0, r0, #2
   821d8:	2501      	movs	r5, #1
   821da:	4085      	lsls	r5, r0
   821dc:	6848      	ldr	r0, [r1, #4]
   821de:	4613      	mov	r3, r2
   821e0:	4328      	orrs	r0, r5
   821e2:	6048      	str	r0, [r1, #4]
   821e4:	e79a      	b.n	8211c <_free_r+0x8c>
   821e6:	2a54      	cmp	r2, #84	; 0x54
   821e8:	d803      	bhi.n	821f2 <_free_r+0x162>
   821ea:	0b18      	lsrs	r0, r3, #12
   821ec:	306e      	adds	r0, #110	; 0x6e
   821ee:	0041      	lsls	r1, r0, #1
   821f0:	e784      	b.n	820fc <_free_r+0x6c>
   821f2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   821f6:	d803      	bhi.n	82200 <_free_r+0x170>
   821f8:	0bd8      	lsrs	r0, r3, #15
   821fa:	3077      	adds	r0, #119	; 0x77
   821fc:	0041      	lsls	r1, r0, #1
   821fe:	e77d      	b.n	820fc <_free_r+0x6c>
   82200:	f240 5154 	movw	r1, #1364	; 0x554
   82204:	428a      	cmp	r2, r1
   82206:	d803      	bhi.n	82210 <_free_r+0x180>
   82208:	0c98      	lsrs	r0, r3, #18
   8220a:	307c      	adds	r0, #124	; 0x7c
   8220c:	0041      	lsls	r1, r0, #1
   8220e:	e775      	b.n	820fc <_free_r+0x6c>
   82210:	21fc      	movs	r1, #252	; 0xfc
   82212:	207e      	movs	r0, #126	; 0x7e
   82214:	e772      	b.n	820fc <_free_r+0x6c>
   82216:	bf00      	nop
   82218:	20070588 	.word	0x20070588
   8221c:	20070590 	.word	0x20070590
   82220:	20070990 	.word	0x20070990
   82224:	20070a48 	.word	0x20070a48

00082228 <__sfvwrite_r>:
   82228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8222c:	6893      	ldr	r3, [r2, #8]
   8222e:	b083      	sub	sp, #12
   82230:	4616      	mov	r6, r2
   82232:	4681      	mov	r9, r0
   82234:	460c      	mov	r4, r1
   82236:	b32b      	cbz	r3, 82284 <__sfvwrite_r+0x5c>
   82238:	898b      	ldrh	r3, [r1, #12]
   8223a:	0719      	lsls	r1, r3, #28
   8223c:	d526      	bpl.n	8228c <__sfvwrite_r+0x64>
   8223e:	6922      	ldr	r2, [r4, #16]
   82240:	b322      	cbz	r2, 8228c <__sfvwrite_r+0x64>
   82242:	f003 0202 	and.w	r2, r3, #2
   82246:	b292      	uxth	r2, r2
   82248:	6835      	ldr	r5, [r6, #0]
   8224a:	2a00      	cmp	r2, #0
   8224c:	d02c      	beq.n	822a8 <__sfvwrite_r+0x80>
   8224e:	f04f 0a00 	mov.w	sl, #0
   82252:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 8253c <__sfvwrite_r+0x314>
   82256:	46d0      	mov	r8, sl
   82258:	45d8      	cmp	r8, fp
   8225a:	bf34      	ite	cc
   8225c:	4643      	movcc	r3, r8
   8225e:	465b      	movcs	r3, fp
   82260:	4652      	mov	r2, sl
   82262:	4648      	mov	r0, r9
   82264:	f1b8 0f00 	cmp.w	r8, #0
   82268:	d04f      	beq.n	8230a <__sfvwrite_r+0xe2>
   8226a:	69e1      	ldr	r1, [r4, #28]
   8226c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8226e:	47b8      	blx	r7
   82270:	2800      	cmp	r0, #0
   82272:	dd56      	ble.n	82322 <__sfvwrite_r+0xfa>
   82274:	68b3      	ldr	r3, [r6, #8]
   82276:	4482      	add	sl, r0
   82278:	1a1b      	subs	r3, r3, r0
   8227a:	ebc0 0808 	rsb	r8, r0, r8
   8227e:	60b3      	str	r3, [r6, #8]
   82280:	2b00      	cmp	r3, #0
   82282:	d1e9      	bne.n	82258 <__sfvwrite_r+0x30>
   82284:	2000      	movs	r0, #0
   82286:	b003      	add	sp, #12
   82288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8228c:	4648      	mov	r0, r9
   8228e:	4621      	mov	r1, r4
   82290:	f7ff fc88 	bl	81ba4 <__swsetup_r>
   82294:	2800      	cmp	r0, #0
   82296:	f040 8148 	bne.w	8252a <__sfvwrite_r+0x302>
   8229a:	89a3      	ldrh	r3, [r4, #12]
   8229c:	6835      	ldr	r5, [r6, #0]
   8229e:	f003 0202 	and.w	r2, r3, #2
   822a2:	b292      	uxth	r2, r2
   822a4:	2a00      	cmp	r2, #0
   822a6:	d1d2      	bne.n	8224e <__sfvwrite_r+0x26>
   822a8:	f013 0a01 	ands.w	sl, r3, #1
   822ac:	d142      	bne.n	82334 <__sfvwrite_r+0x10c>
   822ae:	46d0      	mov	r8, sl
   822b0:	f1b8 0f00 	cmp.w	r8, #0
   822b4:	d023      	beq.n	822fe <__sfvwrite_r+0xd6>
   822b6:	059a      	lsls	r2, r3, #22
   822b8:	68a7      	ldr	r7, [r4, #8]
   822ba:	d576      	bpl.n	823aa <__sfvwrite_r+0x182>
   822bc:	45b8      	cmp	r8, r7
   822be:	f0c0 80a4 	bcc.w	8240a <__sfvwrite_r+0x1e2>
   822c2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   822c6:	f040 80b2 	bne.w	8242e <__sfvwrite_r+0x206>
   822ca:	6820      	ldr	r0, [r4, #0]
   822cc:	46bb      	mov	fp, r7
   822ce:	4651      	mov	r1, sl
   822d0:	465a      	mov	r2, fp
   822d2:	f000 fd2f 	bl	82d34 <memmove>
   822d6:	68a2      	ldr	r2, [r4, #8]
   822d8:	6821      	ldr	r1, [r4, #0]
   822da:	1bd2      	subs	r2, r2, r7
   822dc:	eb01 030b 	add.w	r3, r1, fp
   822e0:	60a2      	str	r2, [r4, #8]
   822e2:	6023      	str	r3, [r4, #0]
   822e4:	4642      	mov	r2, r8
   822e6:	68b3      	ldr	r3, [r6, #8]
   822e8:	4492      	add	sl, r2
   822ea:	1a9b      	subs	r3, r3, r2
   822ec:	ebc2 0808 	rsb	r8, r2, r8
   822f0:	60b3      	str	r3, [r6, #8]
   822f2:	2b00      	cmp	r3, #0
   822f4:	d0c6      	beq.n	82284 <__sfvwrite_r+0x5c>
   822f6:	89a3      	ldrh	r3, [r4, #12]
   822f8:	f1b8 0f00 	cmp.w	r8, #0
   822fc:	d1db      	bne.n	822b6 <__sfvwrite_r+0x8e>
   822fe:	f8d5 a000 	ldr.w	sl, [r5]
   82302:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82306:	3508      	adds	r5, #8
   82308:	e7d2      	b.n	822b0 <__sfvwrite_r+0x88>
   8230a:	f8d5 a000 	ldr.w	sl, [r5]
   8230e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82312:	3508      	adds	r5, #8
   82314:	e7a0      	b.n	82258 <__sfvwrite_r+0x30>
   82316:	4648      	mov	r0, r9
   82318:	4621      	mov	r1, r4
   8231a:	f7ff fd59 	bl	81dd0 <_fflush_r>
   8231e:	2800      	cmp	r0, #0
   82320:	d059      	beq.n	823d6 <__sfvwrite_r+0x1ae>
   82322:	89a3      	ldrh	r3, [r4, #12]
   82324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82328:	f04f 30ff 	mov.w	r0, #4294967295
   8232c:	81a3      	strh	r3, [r4, #12]
   8232e:	b003      	add	sp, #12
   82330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82334:	4692      	mov	sl, r2
   82336:	9201      	str	r2, [sp, #4]
   82338:	4693      	mov	fp, r2
   8233a:	4690      	mov	r8, r2
   8233c:	f1b8 0f00 	cmp.w	r8, #0
   82340:	d02b      	beq.n	8239a <__sfvwrite_r+0x172>
   82342:	9f01      	ldr	r7, [sp, #4]
   82344:	2f00      	cmp	r7, #0
   82346:	d064      	beq.n	82412 <__sfvwrite_r+0x1ea>
   82348:	6820      	ldr	r0, [r4, #0]
   8234a:	6921      	ldr	r1, [r4, #16]
   8234c:	45c2      	cmp	sl, r8
   8234e:	bf34      	ite	cc
   82350:	4653      	movcc	r3, sl
   82352:	4643      	movcs	r3, r8
   82354:	4288      	cmp	r0, r1
   82356:	461f      	mov	r7, r3
   82358:	f8d4 c008 	ldr.w	ip, [r4, #8]
   8235c:	6962      	ldr	r2, [r4, #20]
   8235e:	d903      	bls.n	82368 <__sfvwrite_r+0x140>
   82360:	4494      	add	ip, r2
   82362:	4563      	cmp	r3, ip
   82364:	f300 80ae 	bgt.w	824c4 <__sfvwrite_r+0x29c>
   82368:	4293      	cmp	r3, r2
   8236a:	db36      	blt.n	823da <__sfvwrite_r+0x1b2>
   8236c:	4613      	mov	r3, r2
   8236e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82370:	4648      	mov	r0, r9
   82372:	69e1      	ldr	r1, [r4, #28]
   82374:	465a      	mov	r2, fp
   82376:	47b8      	blx	r7
   82378:	1e07      	subs	r7, r0, #0
   8237a:	ddd2      	ble.n	82322 <__sfvwrite_r+0xfa>
   8237c:	ebba 0a07 	subs.w	sl, sl, r7
   82380:	d03a      	beq.n	823f8 <__sfvwrite_r+0x1d0>
   82382:	68b3      	ldr	r3, [r6, #8]
   82384:	44bb      	add	fp, r7
   82386:	1bdb      	subs	r3, r3, r7
   82388:	ebc7 0808 	rsb	r8, r7, r8
   8238c:	60b3      	str	r3, [r6, #8]
   8238e:	2b00      	cmp	r3, #0
   82390:	f43f af78 	beq.w	82284 <__sfvwrite_r+0x5c>
   82394:	f1b8 0f00 	cmp.w	r8, #0
   82398:	d1d3      	bne.n	82342 <__sfvwrite_r+0x11a>
   8239a:	2700      	movs	r7, #0
   8239c:	f8d5 b000 	ldr.w	fp, [r5]
   823a0:	f8d5 8004 	ldr.w	r8, [r5, #4]
   823a4:	9701      	str	r7, [sp, #4]
   823a6:	3508      	adds	r5, #8
   823a8:	e7c8      	b.n	8233c <__sfvwrite_r+0x114>
   823aa:	6820      	ldr	r0, [r4, #0]
   823ac:	6923      	ldr	r3, [r4, #16]
   823ae:	4298      	cmp	r0, r3
   823b0:	d802      	bhi.n	823b8 <__sfvwrite_r+0x190>
   823b2:	6963      	ldr	r3, [r4, #20]
   823b4:	4598      	cmp	r8, r3
   823b6:	d272      	bcs.n	8249e <__sfvwrite_r+0x276>
   823b8:	45b8      	cmp	r8, r7
   823ba:	bf38      	it	cc
   823bc:	4647      	movcc	r7, r8
   823be:	463a      	mov	r2, r7
   823c0:	4651      	mov	r1, sl
   823c2:	f000 fcb7 	bl	82d34 <memmove>
   823c6:	68a3      	ldr	r3, [r4, #8]
   823c8:	6822      	ldr	r2, [r4, #0]
   823ca:	1bdb      	subs	r3, r3, r7
   823cc:	443a      	add	r2, r7
   823ce:	60a3      	str	r3, [r4, #8]
   823d0:	6022      	str	r2, [r4, #0]
   823d2:	2b00      	cmp	r3, #0
   823d4:	d09f      	beq.n	82316 <__sfvwrite_r+0xee>
   823d6:	463a      	mov	r2, r7
   823d8:	e785      	b.n	822e6 <__sfvwrite_r+0xbe>
   823da:	461a      	mov	r2, r3
   823dc:	4659      	mov	r1, fp
   823de:	9300      	str	r3, [sp, #0]
   823e0:	f000 fca8 	bl	82d34 <memmove>
   823e4:	9b00      	ldr	r3, [sp, #0]
   823e6:	68a1      	ldr	r1, [r4, #8]
   823e8:	6822      	ldr	r2, [r4, #0]
   823ea:	1ac9      	subs	r1, r1, r3
   823ec:	ebba 0a07 	subs.w	sl, sl, r7
   823f0:	4413      	add	r3, r2
   823f2:	60a1      	str	r1, [r4, #8]
   823f4:	6023      	str	r3, [r4, #0]
   823f6:	d1c4      	bne.n	82382 <__sfvwrite_r+0x15a>
   823f8:	4648      	mov	r0, r9
   823fa:	4621      	mov	r1, r4
   823fc:	f7ff fce8 	bl	81dd0 <_fflush_r>
   82400:	2800      	cmp	r0, #0
   82402:	d18e      	bne.n	82322 <__sfvwrite_r+0xfa>
   82404:	f8cd a004 	str.w	sl, [sp, #4]
   82408:	e7bb      	b.n	82382 <__sfvwrite_r+0x15a>
   8240a:	6820      	ldr	r0, [r4, #0]
   8240c:	4647      	mov	r7, r8
   8240e:	46c3      	mov	fp, r8
   82410:	e75d      	b.n	822ce <__sfvwrite_r+0xa6>
   82412:	4658      	mov	r0, fp
   82414:	210a      	movs	r1, #10
   82416:	4642      	mov	r2, r8
   82418:	f000 fbcc 	bl	82bb4 <memchr>
   8241c:	2800      	cmp	r0, #0
   8241e:	d07f      	beq.n	82520 <__sfvwrite_r+0x2f8>
   82420:	f100 0a01 	add.w	sl, r0, #1
   82424:	2701      	movs	r7, #1
   82426:	ebcb 0a0a 	rsb	sl, fp, sl
   8242a:	9701      	str	r7, [sp, #4]
   8242c:	e78c      	b.n	82348 <__sfvwrite_r+0x120>
   8242e:	6822      	ldr	r2, [r4, #0]
   82430:	6921      	ldr	r1, [r4, #16]
   82432:	6967      	ldr	r7, [r4, #20]
   82434:	ebc1 0c02 	rsb	ip, r1, r2
   82438:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   8243c:	f10c 0201 	add.w	r2, ip, #1
   82440:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82444:	4442      	add	r2, r8
   82446:	107f      	asrs	r7, r7, #1
   82448:	4297      	cmp	r7, r2
   8244a:	bf34      	ite	cc
   8244c:	4617      	movcc	r7, r2
   8244e:	463a      	movcs	r2, r7
   82450:	055b      	lsls	r3, r3, #21
   82452:	d54f      	bpl.n	824f4 <__sfvwrite_r+0x2cc>
   82454:	4611      	mov	r1, r2
   82456:	4648      	mov	r0, r9
   82458:	f8cd c000 	str.w	ip, [sp]
   8245c:	f000 f90e 	bl	8267c <_malloc_r>
   82460:	f8dd c000 	ldr.w	ip, [sp]
   82464:	4683      	mov	fp, r0
   82466:	2800      	cmp	r0, #0
   82468:	d062      	beq.n	82530 <__sfvwrite_r+0x308>
   8246a:	4662      	mov	r2, ip
   8246c:	6921      	ldr	r1, [r4, #16]
   8246e:	f8cd c000 	str.w	ip, [sp]
   82472:	f000 fbe9 	bl	82c48 <memcpy>
   82476:	89a2      	ldrh	r2, [r4, #12]
   82478:	f8dd c000 	ldr.w	ip, [sp]
   8247c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82480:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82484:	81a2      	strh	r2, [r4, #12]
   82486:	eb0b 000c 	add.w	r0, fp, ip
   8248a:	ebcc 0207 	rsb	r2, ip, r7
   8248e:	f8c4 b010 	str.w	fp, [r4, #16]
   82492:	6167      	str	r7, [r4, #20]
   82494:	6020      	str	r0, [r4, #0]
   82496:	60a2      	str	r2, [r4, #8]
   82498:	4647      	mov	r7, r8
   8249a:	46c3      	mov	fp, r8
   8249c:	e717      	b.n	822ce <__sfvwrite_r+0xa6>
   8249e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   824a2:	4590      	cmp	r8, r2
   824a4:	bf38      	it	cc
   824a6:	4642      	movcc	r2, r8
   824a8:	fb92 f2f3 	sdiv	r2, r2, r3
   824ac:	fb02 f303 	mul.w	r3, r2, r3
   824b0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   824b2:	4648      	mov	r0, r9
   824b4:	69e1      	ldr	r1, [r4, #28]
   824b6:	4652      	mov	r2, sl
   824b8:	47b8      	blx	r7
   824ba:	2800      	cmp	r0, #0
   824bc:	f77f af31 	ble.w	82322 <__sfvwrite_r+0xfa>
   824c0:	4602      	mov	r2, r0
   824c2:	e710      	b.n	822e6 <__sfvwrite_r+0xbe>
   824c4:	4662      	mov	r2, ip
   824c6:	4659      	mov	r1, fp
   824c8:	f8cd c000 	str.w	ip, [sp]
   824cc:	f000 fc32 	bl	82d34 <memmove>
   824d0:	f8dd c000 	ldr.w	ip, [sp]
   824d4:	6823      	ldr	r3, [r4, #0]
   824d6:	4648      	mov	r0, r9
   824d8:	4463      	add	r3, ip
   824da:	6023      	str	r3, [r4, #0]
   824dc:	4621      	mov	r1, r4
   824de:	f8cd c000 	str.w	ip, [sp]
   824e2:	f7ff fc75 	bl	81dd0 <_fflush_r>
   824e6:	f8dd c000 	ldr.w	ip, [sp]
   824ea:	2800      	cmp	r0, #0
   824ec:	f47f af19 	bne.w	82322 <__sfvwrite_r+0xfa>
   824f0:	4667      	mov	r7, ip
   824f2:	e743      	b.n	8237c <__sfvwrite_r+0x154>
   824f4:	4648      	mov	r0, r9
   824f6:	f8cd c000 	str.w	ip, [sp]
   824fa:	f000 fc85 	bl	82e08 <_realloc_r>
   824fe:	f8dd c000 	ldr.w	ip, [sp]
   82502:	4683      	mov	fp, r0
   82504:	2800      	cmp	r0, #0
   82506:	d1be      	bne.n	82486 <__sfvwrite_r+0x25e>
   82508:	4648      	mov	r0, r9
   8250a:	6921      	ldr	r1, [r4, #16]
   8250c:	f7ff fdc0 	bl	82090 <_free_r>
   82510:	89a3      	ldrh	r3, [r4, #12]
   82512:	220c      	movs	r2, #12
   82514:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82518:	b29b      	uxth	r3, r3
   8251a:	f8c9 2000 	str.w	r2, [r9]
   8251e:	e701      	b.n	82324 <__sfvwrite_r+0xfc>
   82520:	2701      	movs	r7, #1
   82522:	f108 0a01 	add.w	sl, r8, #1
   82526:	9701      	str	r7, [sp, #4]
   82528:	e70e      	b.n	82348 <__sfvwrite_r+0x120>
   8252a:	f04f 30ff 	mov.w	r0, #4294967295
   8252e:	e6aa      	b.n	82286 <__sfvwrite_r+0x5e>
   82530:	230c      	movs	r3, #12
   82532:	f8c9 3000 	str.w	r3, [r9]
   82536:	89a3      	ldrh	r3, [r4, #12]
   82538:	e6f4      	b.n	82324 <__sfvwrite_r+0xfc>
   8253a:	bf00      	nop
   8253c:	7ffffc00 	.word	0x7ffffc00

00082540 <_fwalk>:
   82540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82544:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   82548:	4688      	mov	r8, r1
   8254a:	d019      	beq.n	82580 <_fwalk+0x40>
   8254c:	2600      	movs	r6, #0
   8254e:	687d      	ldr	r5, [r7, #4]
   82550:	68bc      	ldr	r4, [r7, #8]
   82552:	3d01      	subs	r5, #1
   82554:	d40e      	bmi.n	82574 <_fwalk+0x34>
   82556:	89a3      	ldrh	r3, [r4, #12]
   82558:	3d01      	subs	r5, #1
   8255a:	2b01      	cmp	r3, #1
   8255c:	d906      	bls.n	8256c <_fwalk+0x2c>
   8255e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82562:	4620      	mov	r0, r4
   82564:	3301      	adds	r3, #1
   82566:	d001      	beq.n	8256c <_fwalk+0x2c>
   82568:	47c0      	blx	r8
   8256a:	4306      	orrs	r6, r0
   8256c:	1c6b      	adds	r3, r5, #1
   8256e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82572:	d1f0      	bne.n	82556 <_fwalk+0x16>
   82574:	683f      	ldr	r7, [r7, #0]
   82576:	2f00      	cmp	r7, #0
   82578:	d1e9      	bne.n	8254e <_fwalk+0xe>
   8257a:	4630      	mov	r0, r6
   8257c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82580:	463e      	mov	r6, r7
   82582:	4630      	mov	r0, r6
   82584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082588 <__locale_charset>:
   82588:	4800      	ldr	r0, [pc, #0]	; (8258c <__locale_charset+0x4>)
   8258a:	4770      	bx	lr
   8258c:	20070564 	.word	0x20070564

00082590 <__locale_mb_cur_max>:
   82590:	4b01      	ldr	r3, [pc, #4]	; (82598 <__locale_mb_cur_max+0x8>)
   82592:	6818      	ldr	r0, [r3, #0]
   82594:	4770      	bx	lr
   82596:	bf00      	nop
   82598:	20070584 	.word	0x20070584

0008259c <__smakebuf_r>:
   8259c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8259e:	898b      	ldrh	r3, [r1, #12]
   825a0:	b091      	sub	sp, #68	; 0x44
   825a2:	b29a      	uxth	r2, r3
   825a4:	0796      	lsls	r6, r2, #30
   825a6:	460c      	mov	r4, r1
   825a8:	4605      	mov	r5, r0
   825aa:	d437      	bmi.n	8261c <__smakebuf_r+0x80>
   825ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   825b0:	2900      	cmp	r1, #0
   825b2:	db17      	blt.n	825e4 <__smakebuf_r+0x48>
   825b4:	aa01      	add	r2, sp, #4
   825b6:	f000 ffd7 	bl	83568 <_fstat_r>
   825ba:	2800      	cmp	r0, #0
   825bc:	db10      	blt.n	825e0 <__smakebuf_r+0x44>
   825be:	9b02      	ldr	r3, [sp, #8]
   825c0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   825c4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   825c8:	424f      	negs	r7, r1
   825ca:	414f      	adcs	r7, r1
   825cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   825d0:	d02c      	beq.n	8262c <__smakebuf_r+0x90>
   825d2:	89a3      	ldrh	r3, [r4, #12]
   825d4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   825d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   825dc:	81a3      	strh	r3, [r4, #12]
   825de:	e00b      	b.n	825f8 <__smakebuf_r+0x5c>
   825e0:	89a3      	ldrh	r3, [r4, #12]
   825e2:	b29a      	uxth	r2, r3
   825e4:	f012 0f80 	tst.w	r2, #128	; 0x80
   825e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   825ec:	81a3      	strh	r3, [r4, #12]
   825ee:	bf14      	ite	ne
   825f0:	2640      	movne	r6, #64	; 0x40
   825f2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   825f6:	2700      	movs	r7, #0
   825f8:	4628      	mov	r0, r5
   825fa:	4631      	mov	r1, r6
   825fc:	f000 f83e 	bl	8267c <_malloc_r>
   82600:	89a3      	ldrh	r3, [r4, #12]
   82602:	2800      	cmp	r0, #0
   82604:	d029      	beq.n	8265a <__smakebuf_r+0xbe>
   82606:	4a1b      	ldr	r2, [pc, #108]	; (82674 <__smakebuf_r+0xd8>)
   82608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8260c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8260e:	81a3      	strh	r3, [r4, #12]
   82610:	6020      	str	r0, [r4, #0]
   82612:	6120      	str	r0, [r4, #16]
   82614:	6166      	str	r6, [r4, #20]
   82616:	b9a7      	cbnz	r7, 82642 <__smakebuf_r+0xa6>
   82618:	b011      	add	sp, #68	; 0x44
   8261a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8261c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82620:	2201      	movs	r2, #1
   82622:	600b      	str	r3, [r1, #0]
   82624:	610b      	str	r3, [r1, #16]
   82626:	614a      	str	r2, [r1, #20]
   82628:	b011      	add	sp, #68	; 0x44
   8262a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8262c:	4a12      	ldr	r2, [pc, #72]	; (82678 <__smakebuf_r+0xdc>)
   8262e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82630:	4293      	cmp	r3, r2
   82632:	d1ce      	bne.n	825d2 <__smakebuf_r+0x36>
   82634:	89a3      	ldrh	r3, [r4, #12]
   82636:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8263a:	4333      	orrs	r3, r6
   8263c:	81a3      	strh	r3, [r4, #12]
   8263e:	64e6      	str	r6, [r4, #76]	; 0x4c
   82640:	e7da      	b.n	825f8 <__smakebuf_r+0x5c>
   82642:	4628      	mov	r0, r5
   82644:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82648:	f000 ffa2 	bl	83590 <_isatty_r>
   8264c:	2800      	cmp	r0, #0
   8264e:	d0e3      	beq.n	82618 <__smakebuf_r+0x7c>
   82650:	89a3      	ldrh	r3, [r4, #12]
   82652:	f043 0301 	orr.w	r3, r3, #1
   82656:	81a3      	strh	r3, [r4, #12]
   82658:	e7de      	b.n	82618 <__smakebuf_r+0x7c>
   8265a:	059a      	lsls	r2, r3, #22
   8265c:	d4dc      	bmi.n	82618 <__smakebuf_r+0x7c>
   8265e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82662:	f043 0302 	orr.w	r3, r3, #2
   82666:	2101      	movs	r1, #1
   82668:	81a3      	strh	r3, [r4, #12]
   8266a:	6022      	str	r2, [r4, #0]
   8266c:	6122      	str	r2, [r4, #16]
   8266e:	6161      	str	r1, [r4, #20]
   82670:	e7d2      	b.n	82618 <__smakebuf_r+0x7c>
   82672:	bf00      	nop
   82674:	00081dfd 	.word	0x00081dfd
   82678:	00083249 	.word	0x00083249

0008267c <_malloc_r>:
   8267c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82680:	f101 050b 	add.w	r5, r1, #11
   82684:	2d16      	cmp	r5, #22
   82686:	b083      	sub	sp, #12
   82688:	4606      	mov	r6, r0
   8268a:	d927      	bls.n	826dc <_malloc_r+0x60>
   8268c:	f035 0507 	bics.w	r5, r5, #7
   82690:	d427      	bmi.n	826e2 <_malloc_r+0x66>
   82692:	42a9      	cmp	r1, r5
   82694:	d825      	bhi.n	826e2 <_malloc_r+0x66>
   82696:	4630      	mov	r0, r6
   82698:	f000 fbb2 	bl	82e00 <__malloc_lock>
   8269c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   826a0:	d226      	bcs.n	826f0 <_malloc_r+0x74>
   826a2:	4fc1      	ldr	r7, [pc, #772]	; (829a8 <_malloc_r+0x32c>)
   826a4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   826a8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   826ac:	68dc      	ldr	r4, [r3, #12]
   826ae:	429c      	cmp	r4, r3
   826b0:	f000 81d2 	beq.w	82a58 <_malloc_r+0x3dc>
   826b4:	6863      	ldr	r3, [r4, #4]
   826b6:	68e2      	ldr	r2, [r4, #12]
   826b8:	f023 0303 	bic.w	r3, r3, #3
   826bc:	4423      	add	r3, r4
   826be:	6858      	ldr	r0, [r3, #4]
   826c0:	68a1      	ldr	r1, [r4, #8]
   826c2:	f040 0501 	orr.w	r5, r0, #1
   826c6:	60ca      	str	r2, [r1, #12]
   826c8:	4630      	mov	r0, r6
   826ca:	6091      	str	r1, [r2, #8]
   826cc:	605d      	str	r5, [r3, #4]
   826ce:	f000 fb99 	bl	82e04 <__malloc_unlock>
   826d2:	3408      	adds	r4, #8
   826d4:	4620      	mov	r0, r4
   826d6:	b003      	add	sp, #12
   826d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826dc:	2510      	movs	r5, #16
   826de:	42a9      	cmp	r1, r5
   826e0:	d9d9      	bls.n	82696 <_malloc_r+0x1a>
   826e2:	2400      	movs	r4, #0
   826e4:	230c      	movs	r3, #12
   826e6:	4620      	mov	r0, r4
   826e8:	6033      	str	r3, [r6, #0]
   826ea:	b003      	add	sp, #12
   826ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826f0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   826f4:	f000 8089 	beq.w	8280a <_malloc_r+0x18e>
   826f8:	f1bc 0f04 	cmp.w	ip, #4
   826fc:	f200 8160 	bhi.w	829c0 <_malloc_r+0x344>
   82700:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82704:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82708:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8270c:	4fa6      	ldr	r7, [pc, #664]	; (829a8 <_malloc_r+0x32c>)
   8270e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82712:	68cc      	ldr	r4, [r1, #12]
   82714:	42a1      	cmp	r1, r4
   82716:	d105      	bne.n	82724 <_malloc_r+0xa8>
   82718:	e00c      	b.n	82734 <_malloc_r+0xb8>
   8271a:	2b00      	cmp	r3, #0
   8271c:	da79      	bge.n	82812 <_malloc_r+0x196>
   8271e:	68e4      	ldr	r4, [r4, #12]
   82720:	42a1      	cmp	r1, r4
   82722:	d007      	beq.n	82734 <_malloc_r+0xb8>
   82724:	6862      	ldr	r2, [r4, #4]
   82726:	f022 0203 	bic.w	r2, r2, #3
   8272a:	1b53      	subs	r3, r2, r5
   8272c:	2b0f      	cmp	r3, #15
   8272e:	ddf4      	ble.n	8271a <_malloc_r+0x9e>
   82730:	f10c 3cff 	add.w	ip, ip, #4294967295
   82734:	f10c 0c01 	add.w	ip, ip, #1
   82738:	4b9b      	ldr	r3, [pc, #620]	; (829a8 <_malloc_r+0x32c>)
   8273a:	693c      	ldr	r4, [r7, #16]
   8273c:	f103 0e08 	add.w	lr, r3, #8
   82740:	4574      	cmp	r4, lr
   82742:	f000 817e 	beq.w	82a42 <_malloc_r+0x3c6>
   82746:	6861      	ldr	r1, [r4, #4]
   82748:	f021 0103 	bic.w	r1, r1, #3
   8274c:	1b4a      	subs	r2, r1, r5
   8274e:	2a0f      	cmp	r2, #15
   82750:	f300 8164 	bgt.w	82a1c <_malloc_r+0x3a0>
   82754:	2a00      	cmp	r2, #0
   82756:	f8c3 e014 	str.w	lr, [r3, #20]
   8275a:	f8c3 e010 	str.w	lr, [r3, #16]
   8275e:	da69      	bge.n	82834 <_malloc_r+0x1b8>
   82760:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82764:	f080 813a 	bcs.w	829dc <_malloc_r+0x360>
   82768:	08c9      	lsrs	r1, r1, #3
   8276a:	108a      	asrs	r2, r1, #2
   8276c:	f04f 0801 	mov.w	r8, #1
   82770:	fa08 f802 	lsl.w	r8, r8, r2
   82774:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82778:	685a      	ldr	r2, [r3, #4]
   8277a:	6888      	ldr	r0, [r1, #8]
   8277c:	ea48 0202 	orr.w	r2, r8, r2
   82780:	60a0      	str	r0, [r4, #8]
   82782:	60e1      	str	r1, [r4, #12]
   82784:	605a      	str	r2, [r3, #4]
   82786:	608c      	str	r4, [r1, #8]
   82788:	60c4      	str	r4, [r0, #12]
   8278a:	ea4f 03ac 	mov.w	r3, ip, asr #2
   8278e:	2001      	movs	r0, #1
   82790:	4098      	lsls	r0, r3
   82792:	4290      	cmp	r0, r2
   82794:	d85b      	bhi.n	8284e <_malloc_r+0x1d2>
   82796:	4202      	tst	r2, r0
   82798:	d106      	bne.n	827a8 <_malloc_r+0x12c>
   8279a:	f02c 0c03 	bic.w	ip, ip, #3
   8279e:	0040      	lsls	r0, r0, #1
   827a0:	4202      	tst	r2, r0
   827a2:	f10c 0c04 	add.w	ip, ip, #4
   827a6:	d0fa      	beq.n	8279e <_malloc_r+0x122>
   827a8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   827ac:	4644      	mov	r4, r8
   827ae:	46e1      	mov	r9, ip
   827b0:	68e3      	ldr	r3, [r4, #12]
   827b2:	429c      	cmp	r4, r3
   827b4:	d107      	bne.n	827c6 <_malloc_r+0x14a>
   827b6:	e146      	b.n	82a46 <_malloc_r+0x3ca>
   827b8:	2a00      	cmp	r2, #0
   827ba:	f280 8157 	bge.w	82a6c <_malloc_r+0x3f0>
   827be:	68db      	ldr	r3, [r3, #12]
   827c0:	429c      	cmp	r4, r3
   827c2:	f000 8140 	beq.w	82a46 <_malloc_r+0x3ca>
   827c6:	6859      	ldr	r1, [r3, #4]
   827c8:	f021 0103 	bic.w	r1, r1, #3
   827cc:	1b4a      	subs	r2, r1, r5
   827ce:	2a0f      	cmp	r2, #15
   827d0:	ddf2      	ble.n	827b8 <_malloc_r+0x13c>
   827d2:	461c      	mov	r4, r3
   827d4:	f854 cf08 	ldr.w	ip, [r4, #8]!
   827d8:	68d9      	ldr	r1, [r3, #12]
   827da:	f045 0901 	orr.w	r9, r5, #1
   827de:	f042 0801 	orr.w	r8, r2, #1
   827e2:	441d      	add	r5, r3
   827e4:	f8c3 9004 	str.w	r9, [r3, #4]
   827e8:	4630      	mov	r0, r6
   827ea:	f8cc 100c 	str.w	r1, [ip, #12]
   827ee:	f8c1 c008 	str.w	ip, [r1, #8]
   827f2:	617d      	str	r5, [r7, #20]
   827f4:	613d      	str	r5, [r7, #16]
   827f6:	f8c5 e00c 	str.w	lr, [r5, #12]
   827fa:	f8c5 e008 	str.w	lr, [r5, #8]
   827fe:	f8c5 8004 	str.w	r8, [r5, #4]
   82802:	50aa      	str	r2, [r5, r2]
   82804:	f000 fafe 	bl	82e04 <__malloc_unlock>
   82808:	e764      	b.n	826d4 <_malloc_r+0x58>
   8280a:	217e      	movs	r1, #126	; 0x7e
   8280c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82810:	e77c      	b.n	8270c <_malloc_r+0x90>
   82812:	4422      	add	r2, r4
   82814:	6850      	ldr	r0, [r2, #4]
   82816:	68e3      	ldr	r3, [r4, #12]
   82818:	68a1      	ldr	r1, [r4, #8]
   8281a:	f040 0501 	orr.w	r5, r0, #1
   8281e:	60cb      	str	r3, [r1, #12]
   82820:	4630      	mov	r0, r6
   82822:	6099      	str	r1, [r3, #8]
   82824:	6055      	str	r5, [r2, #4]
   82826:	f000 faed 	bl	82e04 <__malloc_unlock>
   8282a:	3408      	adds	r4, #8
   8282c:	4620      	mov	r0, r4
   8282e:	b003      	add	sp, #12
   82830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82834:	4421      	add	r1, r4
   82836:	684b      	ldr	r3, [r1, #4]
   82838:	4630      	mov	r0, r6
   8283a:	f043 0301 	orr.w	r3, r3, #1
   8283e:	604b      	str	r3, [r1, #4]
   82840:	f000 fae0 	bl	82e04 <__malloc_unlock>
   82844:	3408      	adds	r4, #8
   82846:	4620      	mov	r0, r4
   82848:	b003      	add	sp, #12
   8284a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8284e:	68bc      	ldr	r4, [r7, #8]
   82850:	6863      	ldr	r3, [r4, #4]
   82852:	f023 0903 	bic.w	r9, r3, #3
   82856:	45a9      	cmp	r9, r5
   82858:	d304      	bcc.n	82864 <_malloc_r+0x1e8>
   8285a:	ebc5 0309 	rsb	r3, r5, r9
   8285e:	2b0f      	cmp	r3, #15
   82860:	f300 8091 	bgt.w	82986 <_malloc_r+0x30a>
   82864:	4b51      	ldr	r3, [pc, #324]	; (829ac <_malloc_r+0x330>)
   82866:	4a52      	ldr	r2, [pc, #328]	; (829b0 <_malloc_r+0x334>)
   82868:	6819      	ldr	r1, [r3, #0]
   8286a:	6813      	ldr	r3, [r2, #0]
   8286c:	eb05 0a01 	add.w	sl, r5, r1
   82870:	3301      	adds	r3, #1
   82872:	eb04 0b09 	add.w	fp, r4, r9
   82876:	f000 8161 	beq.w	82b3c <_malloc_r+0x4c0>
   8287a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   8287e:	f10a 0a0f 	add.w	sl, sl, #15
   82882:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82886:	f02a 0a0f 	bic.w	sl, sl, #15
   8288a:	4630      	mov	r0, r6
   8288c:	4651      	mov	r1, sl
   8288e:	9201      	str	r2, [sp, #4]
   82890:	f000 fc9a 	bl	831c8 <_sbrk_r>
   82894:	f1b0 3fff 	cmp.w	r0, #4294967295
   82898:	4680      	mov	r8, r0
   8289a:	9a01      	ldr	r2, [sp, #4]
   8289c:	f000 8101 	beq.w	82aa2 <_malloc_r+0x426>
   828a0:	4583      	cmp	fp, r0
   828a2:	f200 80fb 	bhi.w	82a9c <_malloc_r+0x420>
   828a6:	f8df c114 	ldr.w	ip, [pc, #276]	; 829bc <_malloc_r+0x340>
   828aa:	45c3      	cmp	fp, r8
   828ac:	f8dc 3000 	ldr.w	r3, [ip]
   828b0:	4453      	add	r3, sl
   828b2:	f8cc 3000 	str.w	r3, [ip]
   828b6:	f000 814a 	beq.w	82b4e <_malloc_r+0x4d2>
   828ba:	6812      	ldr	r2, [r2, #0]
   828bc:	493c      	ldr	r1, [pc, #240]	; (829b0 <_malloc_r+0x334>)
   828be:	3201      	adds	r2, #1
   828c0:	bf1b      	ittet	ne
   828c2:	ebcb 0b08 	rsbne	fp, fp, r8
   828c6:	445b      	addne	r3, fp
   828c8:	f8c1 8000 	streq.w	r8, [r1]
   828cc:	f8cc 3000 	strne.w	r3, [ip]
   828d0:	f018 0307 	ands.w	r3, r8, #7
   828d4:	f000 8114 	beq.w	82b00 <_malloc_r+0x484>
   828d8:	f1c3 0208 	rsb	r2, r3, #8
   828dc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   828e0:	4490      	add	r8, r2
   828e2:	3308      	adds	r3, #8
   828e4:	44c2      	add	sl, r8
   828e6:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   828ea:	ebca 0a03 	rsb	sl, sl, r3
   828ee:	4651      	mov	r1, sl
   828f0:	4630      	mov	r0, r6
   828f2:	f8cd c004 	str.w	ip, [sp, #4]
   828f6:	f000 fc67 	bl	831c8 <_sbrk_r>
   828fa:	1c43      	adds	r3, r0, #1
   828fc:	f8dd c004 	ldr.w	ip, [sp, #4]
   82900:	f000 8135 	beq.w	82b6e <_malloc_r+0x4f2>
   82904:	ebc8 0200 	rsb	r2, r8, r0
   82908:	4452      	add	r2, sl
   8290a:	f042 0201 	orr.w	r2, r2, #1
   8290e:	f8dc 3000 	ldr.w	r3, [ip]
   82912:	42bc      	cmp	r4, r7
   82914:	4453      	add	r3, sl
   82916:	f8c7 8008 	str.w	r8, [r7, #8]
   8291a:	f8cc 3000 	str.w	r3, [ip]
   8291e:	f8c8 2004 	str.w	r2, [r8, #4]
   82922:	f8df a098 	ldr.w	sl, [pc, #152]	; 829bc <_malloc_r+0x340>
   82926:	d015      	beq.n	82954 <_malloc_r+0x2d8>
   82928:	f1b9 0f0f 	cmp.w	r9, #15
   8292c:	f240 80eb 	bls.w	82b06 <_malloc_r+0x48a>
   82930:	6861      	ldr	r1, [r4, #4]
   82932:	f1a9 020c 	sub.w	r2, r9, #12
   82936:	f022 0207 	bic.w	r2, r2, #7
   8293a:	f001 0101 	and.w	r1, r1, #1
   8293e:	ea42 0e01 	orr.w	lr, r2, r1
   82942:	2005      	movs	r0, #5
   82944:	18a1      	adds	r1, r4, r2
   82946:	2a0f      	cmp	r2, #15
   82948:	f8c4 e004 	str.w	lr, [r4, #4]
   8294c:	6048      	str	r0, [r1, #4]
   8294e:	6088      	str	r0, [r1, #8]
   82950:	f200 8111 	bhi.w	82b76 <_malloc_r+0x4fa>
   82954:	4a17      	ldr	r2, [pc, #92]	; (829b4 <_malloc_r+0x338>)
   82956:	68bc      	ldr	r4, [r7, #8]
   82958:	6811      	ldr	r1, [r2, #0]
   8295a:	428b      	cmp	r3, r1
   8295c:	bf88      	it	hi
   8295e:	6013      	strhi	r3, [r2, #0]
   82960:	4a15      	ldr	r2, [pc, #84]	; (829b8 <_malloc_r+0x33c>)
   82962:	6811      	ldr	r1, [r2, #0]
   82964:	428b      	cmp	r3, r1
   82966:	bf88      	it	hi
   82968:	6013      	strhi	r3, [r2, #0]
   8296a:	6862      	ldr	r2, [r4, #4]
   8296c:	f022 0203 	bic.w	r2, r2, #3
   82970:	4295      	cmp	r5, r2
   82972:	ebc5 0302 	rsb	r3, r5, r2
   82976:	d801      	bhi.n	8297c <_malloc_r+0x300>
   82978:	2b0f      	cmp	r3, #15
   8297a:	dc04      	bgt.n	82986 <_malloc_r+0x30a>
   8297c:	4630      	mov	r0, r6
   8297e:	f000 fa41 	bl	82e04 <__malloc_unlock>
   82982:	2400      	movs	r4, #0
   82984:	e6a6      	b.n	826d4 <_malloc_r+0x58>
   82986:	f045 0201 	orr.w	r2, r5, #1
   8298a:	f043 0301 	orr.w	r3, r3, #1
   8298e:	4425      	add	r5, r4
   82990:	6062      	str	r2, [r4, #4]
   82992:	4630      	mov	r0, r6
   82994:	60bd      	str	r5, [r7, #8]
   82996:	606b      	str	r3, [r5, #4]
   82998:	f000 fa34 	bl	82e04 <__malloc_unlock>
   8299c:	3408      	adds	r4, #8
   8299e:	4620      	mov	r0, r4
   829a0:	b003      	add	sp, #12
   829a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829a6:	bf00      	nop
   829a8:	20070588 	.word	0x20070588
   829ac:	20070a48 	.word	0x20070a48
   829b0:	20070994 	.word	0x20070994
   829b4:	20070a44 	.word	0x20070a44
   829b8:	20070a40 	.word	0x20070a40
   829bc:	20070a4c 	.word	0x20070a4c
   829c0:	f1bc 0f14 	cmp.w	ip, #20
   829c4:	d961      	bls.n	82a8a <_malloc_r+0x40e>
   829c6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   829ca:	f200 808f 	bhi.w	82aec <_malloc_r+0x470>
   829ce:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   829d2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   829d6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   829da:	e697      	b.n	8270c <_malloc_r+0x90>
   829dc:	0a4b      	lsrs	r3, r1, #9
   829de:	2b04      	cmp	r3, #4
   829e0:	d958      	bls.n	82a94 <_malloc_r+0x418>
   829e2:	2b14      	cmp	r3, #20
   829e4:	f200 80ad 	bhi.w	82b42 <_malloc_r+0x4c6>
   829e8:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   829ec:	0050      	lsls	r0, r2, #1
   829ee:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   829f2:	6883      	ldr	r3, [r0, #8]
   829f4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82bb0 <_malloc_r+0x534>
   829f8:	4283      	cmp	r3, r0
   829fa:	f000 808a 	beq.w	82b12 <_malloc_r+0x496>
   829fe:	685a      	ldr	r2, [r3, #4]
   82a00:	f022 0203 	bic.w	r2, r2, #3
   82a04:	4291      	cmp	r1, r2
   82a06:	d202      	bcs.n	82a0e <_malloc_r+0x392>
   82a08:	689b      	ldr	r3, [r3, #8]
   82a0a:	4298      	cmp	r0, r3
   82a0c:	d1f7      	bne.n	829fe <_malloc_r+0x382>
   82a0e:	68d9      	ldr	r1, [r3, #12]
   82a10:	687a      	ldr	r2, [r7, #4]
   82a12:	60e1      	str	r1, [r4, #12]
   82a14:	60a3      	str	r3, [r4, #8]
   82a16:	608c      	str	r4, [r1, #8]
   82a18:	60dc      	str	r4, [r3, #12]
   82a1a:	e6b6      	b.n	8278a <_malloc_r+0x10e>
   82a1c:	f045 0701 	orr.w	r7, r5, #1
   82a20:	f042 0101 	orr.w	r1, r2, #1
   82a24:	4425      	add	r5, r4
   82a26:	6067      	str	r7, [r4, #4]
   82a28:	4630      	mov	r0, r6
   82a2a:	615d      	str	r5, [r3, #20]
   82a2c:	611d      	str	r5, [r3, #16]
   82a2e:	f8c5 e00c 	str.w	lr, [r5, #12]
   82a32:	f8c5 e008 	str.w	lr, [r5, #8]
   82a36:	6069      	str	r1, [r5, #4]
   82a38:	50aa      	str	r2, [r5, r2]
   82a3a:	3408      	adds	r4, #8
   82a3c:	f000 f9e2 	bl	82e04 <__malloc_unlock>
   82a40:	e648      	b.n	826d4 <_malloc_r+0x58>
   82a42:	685a      	ldr	r2, [r3, #4]
   82a44:	e6a1      	b.n	8278a <_malloc_r+0x10e>
   82a46:	f109 0901 	add.w	r9, r9, #1
   82a4a:	f019 0f03 	tst.w	r9, #3
   82a4e:	f104 0408 	add.w	r4, r4, #8
   82a52:	f47f aead 	bne.w	827b0 <_malloc_r+0x134>
   82a56:	e02d      	b.n	82ab4 <_malloc_r+0x438>
   82a58:	f104 0308 	add.w	r3, r4, #8
   82a5c:	6964      	ldr	r4, [r4, #20]
   82a5e:	42a3      	cmp	r3, r4
   82a60:	bf08      	it	eq
   82a62:	f10c 0c02 	addeq.w	ip, ip, #2
   82a66:	f43f ae67 	beq.w	82738 <_malloc_r+0xbc>
   82a6a:	e623      	b.n	826b4 <_malloc_r+0x38>
   82a6c:	4419      	add	r1, r3
   82a6e:	6848      	ldr	r0, [r1, #4]
   82a70:	461c      	mov	r4, r3
   82a72:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82a76:	68db      	ldr	r3, [r3, #12]
   82a78:	f040 0501 	orr.w	r5, r0, #1
   82a7c:	604d      	str	r5, [r1, #4]
   82a7e:	4630      	mov	r0, r6
   82a80:	60d3      	str	r3, [r2, #12]
   82a82:	609a      	str	r2, [r3, #8]
   82a84:	f000 f9be 	bl	82e04 <__malloc_unlock>
   82a88:	e624      	b.n	826d4 <_malloc_r+0x58>
   82a8a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82a8e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82a92:	e63b      	b.n	8270c <_malloc_r+0x90>
   82a94:	098a      	lsrs	r2, r1, #6
   82a96:	3238      	adds	r2, #56	; 0x38
   82a98:	0050      	lsls	r0, r2, #1
   82a9a:	e7a8      	b.n	829ee <_malloc_r+0x372>
   82a9c:	42bc      	cmp	r4, r7
   82a9e:	f43f af02 	beq.w	828a6 <_malloc_r+0x22a>
   82aa2:	68bc      	ldr	r4, [r7, #8]
   82aa4:	6862      	ldr	r2, [r4, #4]
   82aa6:	f022 0203 	bic.w	r2, r2, #3
   82aaa:	e761      	b.n	82970 <_malloc_r+0x2f4>
   82aac:	f8d8 8000 	ldr.w	r8, [r8]
   82ab0:	4598      	cmp	r8, r3
   82ab2:	d17a      	bne.n	82baa <_malloc_r+0x52e>
   82ab4:	f01c 0f03 	tst.w	ip, #3
   82ab8:	f1a8 0308 	sub.w	r3, r8, #8
   82abc:	f10c 3cff 	add.w	ip, ip, #4294967295
   82ac0:	d1f4      	bne.n	82aac <_malloc_r+0x430>
   82ac2:	687b      	ldr	r3, [r7, #4]
   82ac4:	ea23 0300 	bic.w	r3, r3, r0
   82ac8:	607b      	str	r3, [r7, #4]
   82aca:	0040      	lsls	r0, r0, #1
   82acc:	4298      	cmp	r0, r3
   82ace:	f63f aebe 	bhi.w	8284e <_malloc_r+0x1d2>
   82ad2:	2800      	cmp	r0, #0
   82ad4:	f43f aebb 	beq.w	8284e <_malloc_r+0x1d2>
   82ad8:	4203      	tst	r3, r0
   82ada:	46cc      	mov	ip, r9
   82adc:	f47f ae64 	bne.w	827a8 <_malloc_r+0x12c>
   82ae0:	0040      	lsls	r0, r0, #1
   82ae2:	4203      	tst	r3, r0
   82ae4:	f10c 0c04 	add.w	ip, ip, #4
   82ae8:	d0fa      	beq.n	82ae0 <_malloc_r+0x464>
   82aea:	e65d      	b.n	827a8 <_malloc_r+0x12c>
   82aec:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82af0:	d819      	bhi.n	82b26 <_malloc_r+0x4aa>
   82af2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82af6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82afa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82afe:	e605      	b.n	8270c <_malloc_r+0x90>
   82b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82b04:	e6ee      	b.n	828e4 <_malloc_r+0x268>
   82b06:	2301      	movs	r3, #1
   82b08:	f8c8 3004 	str.w	r3, [r8, #4]
   82b0c:	4644      	mov	r4, r8
   82b0e:	2200      	movs	r2, #0
   82b10:	e72e      	b.n	82970 <_malloc_r+0x2f4>
   82b12:	1092      	asrs	r2, r2, #2
   82b14:	2001      	movs	r0, #1
   82b16:	4090      	lsls	r0, r2
   82b18:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82b1c:	4619      	mov	r1, r3
   82b1e:	4302      	orrs	r2, r0
   82b20:	f8c8 2004 	str.w	r2, [r8, #4]
   82b24:	e775      	b.n	82a12 <_malloc_r+0x396>
   82b26:	f240 5354 	movw	r3, #1364	; 0x554
   82b2a:	459c      	cmp	ip, r3
   82b2c:	d81b      	bhi.n	82b66 <_malloc_r+0x4ea>
   82b2e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82b32:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82b36:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82b3a:	e5e7      	b.n	8270c <_malloc_r+0x90>
   82b3c:	f10a 0a10 	add.w	sl, sl, #16
   82b40:	e6a3      	b.n	8288a <_malloc_r+0x20e>
   82b42:	2b54      	cmp	r3, #84	; 0x54
   82b44:	d81f      	bhi.n	82b86 <_malloc_r+0x50a>
   82b46:	0b0a      	lsrs	r2, r1, #12
   82b48:	326e      	adds	r2, #110	; 0x6e
   82b4a:	0050      	lsls	r0, r2, #1
   82b4c:	e74f      	b.n	829ee <_malloc_r+0x372>
   82b4e:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82b52:	2900      	cmp	r1, #0
   82b54:	f47f aeb1 	bne.w	828ba <_malloc_r+0x23e>
   82b58:	eb0a 0109 	add.w	r1, sl, r9
   82b5c:	68ba      	ldr	r2, [r7, #8]
   82b5e:	f041 0101 	orr.w	r1, r1, #1
   82b62:	6051      	str	r1, [r2, #4]
   82b64:	e6f6      	b.n	82954 <_malloc_r+0x2d8>
   82b66:	21fc      	movs	r1, #252	; 0xfc
   82b68:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82b6c:	e5ce      	b.n	8270c <_malloc_r+0x90>
   82b6e:	2201      	movs	r2, #1
   82b70:	f04f 0a00 	mov.w	sl, #0
   82b74:	e6cb      	b.n	8290e <_malloc_r+0x292>
   82b76:	f104 0108 	add.w	r1, r4, #8
   82b7a:	4630      	mov	r0, r6
   82b7c:	f7ff fa88 	bl	82090 <_free_r>
   82b80:	f8da 3000 	ldr.w	r3, [sl]
   82b84:	e6e6      	b.n	82954 <_malloc_r+0x2d8>
   82b86:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82b8a:	d803      	bhi.n	82b94 <_malloc_r+0x518>
   82b8c:	0bca      	lsrs	r2, r1, #15
   82b8e:	3277      	adds	r2, #119	; 0x77
   82b90:	0050      	lsls	r0, r2, #1
   82b92:	e72c      	b.n	829ee <_malloc_r+0x372>
   82b94:	f240 5254 	movw	r2, #1364	; 0x554
   82b98:	4293      	cmp	r3, r2
   82b9a:	d803      	bhi.n	82ba4 <_malloc_r+0x528>
   82b9c:	0c8a      	lsrs	r2, r1, #18
   82b9e:	327c      	adds	r2, #124	; 0x7c
   82ba0:	0050      	lsls	r0, r2, #1
   82ba2:	e724      	b.n	829ee <_malloc_r+0x372>
   82ba4:	20fc      	movs	r0, #252	; 0xfc
   82ba6:	227e      	movs	r2, #126	; 0x7e
   82ba8:	e721      	b.n	829ee <_malloc_r+0x372>
   82baa:	687b      	ldr	r3, [r7, #4]
   82bac:	e78d      	b.n	82aca <_malloc_r+0x44e>
   82bae:	bf00      	nop
   82bb0:	20070588 	.word	0x20070588

00082bb4 <memchr>:
   82bb4:	0783      	lsls	r3, r0, #30
   82bb6:	b470      	push	{r4, r5, r6}
   82bb8:	b2c9      	uxtb	r1, r1
   82bba:	d040      	beq.n	82c3e <memchr+0x8a>
   82bbc:	1e54      	subs	r4, r2, #1
   82bbe:	b32a      	cbz	r2, 82c0c <memchr+0x58>
   82bc0:	7803      	ldrb	r3, [r0, #0]
   82bc2:	428b      	cmp	r3, r1
   82bc4:	d023      	beq.n	82c0e <memchr+0x5a>
   82bc6:	1c43      	adds	r3, r0, #1
   82bc8:	e004      	b.n	82bd4 <memchr+0x20>
   82bca:	b1fc      	cbz	r4, 82c0c <memchr+0x58>
   82bcc:	7805      	ldrb	r5, [r0, #0]
   82bce:	4614      	mov	r4, r2
   82bd0:	428d      	cmp	r5, r1
   82bd2:	d01c      	beq.n	82c0e <memchr+0x5a>
   82bd4:	f013 0f03 	tst.w	r3, #3
   82bd8:	4618      	mov	r0, r3
   82bda:	f104 32ff 	add.w	r2, r4, #4294967295
   82bde:	f103 0301 	add.w	r3, r3, #1
   82be2:	d1f2      	bne.n	82bca <memchr+0x16>
   82be4:	2c03      	cmp	r4, #3
   82be6:	d814      	bhi.n	82c12 <memchr+0x5e>
   82be8:	1e65      	subs	r5, r4, #1
   82bea:	b354      	cbz	r4, 82c42 <memchr+0x8e>
   82bec:	7803      	ldrb	r3, [r0, #0]
   82bee:	428b      	cmp	r3, r1
   82bf0:	d00d      	beq.n	82c0e <memchr+0x5a>
   82bf2:	1c42      	adds	r2, r0, #1
   82bf4:	2300      	movs	r3, #0
   82bf6:	e002      	b.n	82bfe <memchr+0x4a>
   82bf8:	7804      	ldrb	r4, [r0, #0]
   82bfa:	428c      	cmp	r4, r1
   82bfc:	d007      	beq.n	82c0e <memchr+0x5a>
   82bfe:	42ab      	cmp	r3, r5
   82c00:	4610      	mov	r0, r2
   82c02:	f103 0301 	add.w	r3, r3, #1
   82c06:	f102 0201 	add.w	r2, r2, #1
   82c0a:	d1f5      	bne.n	82bf8 <memchr+0x44>
   82c0c:	2000      	movs	r0, #0
   82c0e:	bc70      	pop	{r4, r5, r6}
   82c10:	4770      	bx	lr
   82c12:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82c16:	4603      	mov	r3, r0
   82c18:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82c1c:	681a      	ldr	r2, [r3, #0]
   82c1e:	4618      	mov	r0, r3
   82c20:	4072      	eors	r2, r6
   82c22:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82c26:	ea25 0202 	bic.w	r2, r5, r2
   82c2a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82c2e:	f103 0304 	add.w	r3, r3, #4
   82c32:	d1d9      	bne.n	82be8 <memchr+0x34>
   82c34:	3c04      	subs	r4, #4
   82c36:	2c03      	cmp	r4, #3
   82c38:	4618      	mov	r0, r3
   82c3a:	d8ef      	bhi.n	82c1c <memchr+0x68>
   82c3c:	e7d4      	b.n	82be8 <memchr+0x34>
   82c3e:	4614      	mov	r4, r2
   82c40:	e7d0      	b.n	82be4 <memchr+0x30>
   82c42:	4620      	mov	r0, r4
   82c44:	e7e3      	b.n	82c0e <memchr+0x5a>
   82c46:	bf00      	nop

00082c48 <memcpy>:
   82c48:	4684      	mov	ip, r0
   82c4a:	ea41 0300 	orr.w	r3, r1, r0
   82c4e:	f013 0303 	ands.w	r3, r3, #3
   82c52:	d149      	bne.n	82ce8 <memcpy+0xa0>
   82c54:	3a40      	subs	r2, #64	; 0x40
   82c56:	d323      	bcc.n	82ca0 <memcpy+0x58>
   82c58:	680b      	ldr	r3, [r1, #0]
   82c5a:	6003      	str	r3, [r0, #0]
   82c5c:	684b      	ldr	r3, [r1, #4]
   82c5e:	6043      	str	r3, [r0, #4]
   82c60:	688b      	ldr	r3, [r1, #8]
   82c62:	6083      	str	r3, [r0, #8]
   82c64:	68cb      	ldr	r3, [r1, #12]
   82c66:	60c3      	str	r3, [r0, #12]
   82c68:	690b      	ldr	r3, [r1, #16]
   82c6a:	6103      	str	r3, [r0, #16]
   82c6c:	694b      	ldr	r3, [r1, #20]
   82c6e:	6143      	str	r3, [r0, #20]
   82c70:	698b      	ldr	r3, [r1, #24]
   82c72:	6183      	str	r3, [r0, #24]
   82c74:	69cb      	ldr	r3, [r1, #28]
   82c76:	61c3      	str	r3, [r0, #28]
   82c78:	6a0b      	ldr	r3, [r1, #32]
   82c7a:	6203      	str	r3, [r0, #32]
   82c7c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82c7e:	6243      	str	r3, [r0, #36]	; 0x24
   82c80:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82c82:	6283      	str	r3, [r0, #40]	; 0x28
   82c84:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82c86:	62c3      	str	r3, [r0, #44]	; 0x2c
   82c88:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82c8a:	6303      	str	r3, [r0, #48]	; 0x30
   82c8c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82c8e:	6343      	str	r3, [r0, #52]	; 0x34
   82c90:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82c92:	6383      	str	r3, [r0, #56]	; 0x38
   82c94:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82c96:	63c3      	str	r3, [r0, #60]	; 0x3c
   82c98:	3040      	adds	r0, #64	; 0x40
   82c9a:	3140      	adds	r1, #64	; 0x40
   82c9c:	3a40      	subs	r2, #64	; 0x40
   82c9e:	d2db      	bcs.n	82c58 <memcpy+0x10>
   82ca0:	3230      	adds	r2, #48	; 0x30
   82ca2:	d30b      	bcc.n	82cbc <memcpy+0x74>
   82ca4:	680b      	ldr	r3, [r1, #0]
   82ca6:	6003      	str	r3, [r0, #0]
   82ca8:	684b      	ldr	r3, [r1, #4]
   82caa:	6043      	str	r3, [r0, #4]
   82cac:	688b      	ldr	r3, [r1, #8]
   82cae:	6083      	str	r3, [r0, #8]
   82cb0:	68cb      	ldr	r3, [r1, #12]
   82cb2:	60c3      	str	r3, [r0, #12]
   82cb4:	3010      	adds	r0, #16
   82cb6:	3110      	adds	r1, #16
   82cb8:	3a10      	subs	r2, #16
   82cba:	d2f3      	bcs.n	82ca4 <memcpy+0x5c>
   82cbc:	320c      	adds	r2, #12
   82cbe:	d305      	bcc.n	82ccc <memcpy+0x84>
   82cc0:	f851 3b04 	ldr.w	r3, [r1], #4
   82cc4:	f840 3b04 	str.w	r3, [r0], #4
   82cc8:	3a04      	subs	r2, #4
   82cca:	d2f9      	bcs.n	82cc0 <memcpy+0x78>
   82ccc:	3204      	adds	r2, #4
   82cce:	d008      	beq.n	82ce2 <memcpy+0x9a>
   82cd0:	07d2      	lsls	r2, r2, #31
   82cd2:	bf1c      	itt	ne
   82cd4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82cd8:	f800 3b01 	strbne.w	r3, [r0], #1
   82cdc:	d301      	bcc.n	82ce2 <memcpy+0x9a>
   82cde:	880b      	ldrh	r3, [r1, #0]
   82ce0:	8003      	strh	r3, [r0, #0]
   82ce2:	4660      	mov	r0, ip
   82ce4:	4770      	bx	lr
   82ce6:	bf00      	nop
   82ce8:	2a08      	cmp	r2, #8
   82cea:	d313      	bcc.n	82d14 <memcpy+0xcc>
   82cec:	078b      	lsls	r3, r1, #30
   82cee:	d0b1      	beq.n	82c54 <memcpy+0xc>
   82cf0:	f010 0303 	ands.w	r3, r0, #3
   82cf4:	d0ae      	beq.n	82c54 <memcpy+0xc>
   82cf6:	f1c3 0304 	rsb	r3, r3, #4
   82cfa:	1ad2      	subs	r2, r2, r3
   82cfc:	07db      	lsls	r3, r3, #31
   82cfe:	bf1c      	itt	ne
   82d00:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82d04:	f800 3b01 	strbne.w	r3, [r0], #1
   82d08:	d3a4      	bcc.n	82c54 <memcpy+0xc>
   82d0a:	f831 3b02 	ldrh.w	r3, [r1], #2
   82d0e:	f820 3b02 	strh.w	r3, [r0], #2
   82d12:	e79f      	b.n	82c54 <memcpy+0xc>
   82d14:	3a04      	subs	r2, #4
   82d16:	d3d9      	bcc.n	82ccc <memcpy+0x84>
   82d18:	3a01      	subs	r2, #1
   82d1a:	f811 3b01 	ldrb.w	r3, [r1], #1
   82d1e:	f800 3b01 	strb.w	r3, [r0], #1
   82d22:	d2f9      	bcs.n	82d18 <memcpy+0xd0>
   82d24:	780b      	ldrb	r3, [r1, #0]
   82d26:	7003      	strb	r3, [r0, #0]
   82d28:	784b      	ldrb	r3, [r1, #1]
   82d2a:	7043      	strb	r3, [r0, #1]
   82d2c:	788b      	ldrb	r3, [r1, #2]
   82d2e:	7083      	strb	r3, [r0, #2]
   82d30:	4660      	mov	r0, ip
   82d32:	4770      	bx	lr

00082d34 <memmove>:
   82d34:	4288      	cmp	r0, r1
   82d36:	b4f0      	push	{r4, r5, r6, r7}
   82d38:	d910      	bls.n	82d5c <memmove+0x28>
   82d3a:	188c      	adds	r4, r1, r2
   82d3c:	42a0      	cmp	r0, r4
   82d3e:	d20d      	bcs.n	82d5c <memmove+0x28>
   82d40:	1885      	adds	r5, r0, r2
   82d42:	1e53      	subs	r3, r2, #1
   82d44:	b142      	cbz	r2, 82d58 <memmove+0x24>
   82d46:	4621      	mov	r1, r4
   82d48:	462a      	mov	r2, r5
   82d4a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   82d4e:	3b01      	subs	r3, #1
   82d50:	f802 4d01 	strb.w	r4, [r2, #-1]!
   82d54:	1c5c      	adds	r4, r3, #1
   82d56:	d1f8      	bne.n	82d4a <memmove+0x16>
   82d58:	bcf0      	pop	{r4, r5, r6, r7}
   82d5a:	4770      	bx	lr
   82d5c:	2a0f      	cmp	r2, #15
   82d5e:	d944      	bls.n	82dea <memmove+0xb6>
   82d60:	ea40 0301 	orr.w	r3, r0, r1
   82d64:	079b      	lsls	r3, r3, #30
   82d66:	d144      	bne.n	82df2 <memmove+0xbe>
   82d68:	f1a2 0710 	sub.w	r7, r2, #16
   82d6c:	093f      	lsrs	r7, r7, #4
   82d6e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   82d72:	3610      	adds	r6, #16
   82d74:	460c      	mov	r4, r1
   82d76:	4603      	mov	r3, r0
   82d78:	6825      	ldr	r5, [r4, #0]
   82d7a:	3310      	adds	r3, #16
   82d7c:	f843 5c10 	str.w	r5, [r3, #-16]
   82d80:	6865      	ldr	r5, [r4, #4]
   82d82:	3410      	adds	r4, #16
   82d84:	f843 5c0c 	str.w	r5, [r3, #-12]
   82d88:	f854 5c08 	ldr.w	r5, [r4, #-8]
   82d8c:	f843 5c08 	str.w	r5, [r3, #-8]
   82d90:	f854 5c04 	ldr.w	r5, [r4, #-4]
   82d94:	f843 5c04 	str.w	r5, [r3, #-4]
   82d98:	42b3      	cmp	r3, r6
   82d9a:	d1ed      	bne.n	82d78 <memmove+0x44>
   82d9c:	1c7b      	adds	r3, r7, #1
   82d9e:	f002 0c0f 	and.w	ip, r2, #15
   82da2:	011b      	lsls	r3, r3, #4
   82da4:	f1bc 0f03 	cmp.w	ip, #3
   82da8:	4419      	add	r1, r3
   82daa:	4403      	add	r3, r0
   82dac:	d923      	bls.n	82df6 <memmove+0xc2>
   82dae:	460e      	mov	r6, r1
   82db0:	461d      	mov	r5, r3
   82db2:	4664      	mov	r4, ip
   82db4:	f856 7b04 	ldr.w	r7, [r6], #4
   82db8:	3c04      	subs	r4, #4
   82dba:	2c03      	cmp	r4, #3
   82dbc:	f845 7b04 	str.w	r7, [r5], #4
   82dc0:	d8f8      	bhi.n	82db4 <memmove+0x80>
   82dc2:	f1ac 0404 	sub.w	r4, ip, #4
   82dc6:	f024 0403 	bic.w	r4, r4, #3
   82dca:	3404      	adds	r4, #4
   82dcc:	f002 0203 	and.w	r2, r2, #3
   82dd0:	4423      	add	r3, r4
   82dd2:	4421      	add	r1, r4
   82dd4:	2a00      	cmp	r2, #0
   82dd6:	d0bf      	beq.n	82d58 <memmove+0x24>
   82dd8:	441a      	add	r2, r3
   82dda:	f811 4b01 	ldrb.w	r4, [r1], #1
   82dde:	f803 4b01 	strb.w	r4, [r3], #1
   82de2:	4293      	cmp	r3, r2
   82de4:	d1f9      	bne.n	82dda <memmove+0xa6>
   82de6:	bcf0      	pop	{r4, r5, r6, r7}
   82de8:	4770      	bx	lr
   82dea:	4603      	mov	r3, r0
   82dec:	2a00      	cmp	r2, #0
   82dee:	d1f3      	bne.n	82dd8 <memmove+0xa4>
   82df0:	e7b2      	b.n	82d58 <memmove+0x24>
   82df2:	4603      	mov	r3, r0
   82df4:	e7f0      	b.n	82dd8 <memmove+0xa4>
   82df6:	4662      	mov	r2, ip
   82df8:	2a00      	cmp	r2, #0
   82dfa:	d1ed      	bne.n	82dd8 <memmove+0xa4>
   82dfc:	e7ac      	b.n	82d58 <memmove+0x24>
   82dfe:	bf00      	nop

00082e00 <__malloc_lock>:
   82e00:	4770      	bx	lr
   82e02:	bf00      	nop

00082e04 <__malloc_unlock>:
   82e04:	4770      	bx	lr
   82e06:	bf00      	nop

00082e08 <_realloc_r>:
   82e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e0c:	460c      	mov	r4, r1
   82e0e:	b083      	sub	sp, #12
   82e10:	4690      	mov	r8, r2
   82e12:	4681      	mov	r9, r0
   82e14:	2900      	cmp	r1, #0
   82e16:	f000 80ba 	beq.w	82f8e <_realloc_r+0x186>
   82e1a:	f7ff fff1 	bl	82e00 <__malloc_lock>
   82e1e:	f108 060b 	add.w	r6, r8, #11
   82e22:	f854 3c04 	ldr.w	r3, [r4, #-4]
   82e26:	2e16      	cmp	r6, #22
   82e28:	f023 0503 	bic.w	r5, r3, #3
   82e2c:	f1a4 0708 	sub.w	r7, r4, #8
   82e30:	d84b      	bhi.n	82eca <_realloc_r+0xc2>
   82e32:	2110      	movs	r1, #16
   82e34:	460e      	mov	r6, r1
   82e36:	45b0      	cmp	r8, r6
   82e38:	d84c      	bhi.n	82ed4 <_realloc_r+0xcc>
   82e3a:	428d      	cmp	r5, r1
   82e3c:	da51      	bge.n	82ee2 <_realloc_r+0xda>
   82e3e:	f8df b384 	ldr.w	fp, [pc, #900]	; 831c4 <_realloc_r+0x3bc>
   82e42:	1978      	adds	r0, r7, r5
   82e44:	f8db e008 	ldr.w	lr, [fp, #8]
   82e48:	4586      	cmp	lr, r0
   82e4a:	f000 80a6 	beq.w	82f9a <_realloc_r+0x192>
   82e4e:	6842      	ldr	r2, [r0, #4]
   82e50:	f022 0c01 	bic.w	ip, r2, #1
   82e54:	4484      	add	ip, r0
   82e56:	f8dc c004 	ldr.w	ip, [ip, #4]
   82e5a:	f01c 0f01 	tst.w	ip, #1
   82e5e:	d054      	beq.n	82f0a <_realloc_r+0x102>
   82e60:	2200      	movs	r2, #0
   82e62:	4610      	mov	r0, r2
   82e64:	07db      	lsls	r3, r3, #31
   82e66:	d46f      	bmi.n	82f48 <_realloc_r+0x140>
   82e68:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82e6c:	ebc3 0a07 	rsb	sl, r3, r7
   82e70:	f8da 3004 	ldr.w	r3, [sl, #4]
   82e74:	f023 0303 	bic.w	r3, r3, #3
   82e78:	442b      	add	r3, r5
   82e7a:	2800      	cmp	r0, #0
   82e7c:	d062      	beq.n	82f44 <_realloc_r+0x13c>
   82e7e:	4570      	cmp	r0, lr
   82e80:	f000 80e9 	beq.w	83056 <_realloc_r+0x24e>
   82e84:	eb02 0e03 	add.w	lr, r2, r3
   82e88:	458e      	cmp	lr, r1
   82e8a:	db5b      	blt.n	82f44 <_realloc_r+0x13c>
   82e8c:	68c3      	ldr	r3, [r0, #12]
   82e8e:	6882      	ldr	r2, [r0, #8]
   82e90:	46d0      	mov	r8, sl
   82e92:	60d3      	str	r3, [r2, #12]
   82e94:	609a      	str	r2, [r3, #8]
   82e96:	f858 1f08 	ldr.w	r1, [r8, #8]!
   82e9a:	f8da 300c 	ldr.w	r3, [sl, #12]
   82e9e:	1f2a      	subs	r2, r5, #4
   82ea0:	2a24      	cmp	r2, #36	; 0x24
   82ea2:	60cb      	str	r3, [r1, #12]
   82ea4:	6099      	str	r1, [r3, #8]
   82ea6:	f200 8123 	bhi.w	830f0 <_realloc_r+0x2e8>
   82eaa:	2a13      	cmp	r2, #19
   82eac:	f240 80b0 	bls.w	83010 <_realloc_r+0x208>
   82eb0:	6823      	ldr	r3, [r4, #0]
   82eb2:	2a1b      	cmp	r2, #27
   82eb4:	f8ca 3008 	str.w	r3, [sl, #8]
   82eb8:	6863      	ldr	r3, [r4, #4]
   82eba:	f8ca 300c 	str.w	r3, [sl, #12]
   82ebe:	f200 812b 	bhi.w	83118 <_realloc_r+0x310>
   82ec2:	3408      	adds	r4, #8
   82ec4:	f10a 0310 	add.w	r3, sl, #16
   82ec8:	e0a3      	b.n	83012 <_realloc_r+0x20a>
   82eca:	f026 0607 	bic.w	r6, r6, #7
   82ece:	2e00      	cmp	r6, #0
   82ed0:	4631      	mov	r1, r6
   82ed2:	dab0      	bge.n	82e36 <_realloc_r+0x2e>
   82ed4:	230c      	movs	r3, #12
   82ed6:	2000      	movs	r0, #0
   82ed8:	f8c9 3000 	str.w	r3, [r9]
   82edc:	b003      	add	sp, #12
   82ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ee2:	46a0      	mov	r8, r4
   82ee4:	1baa      	subs	r2, r5, r6
   82ee6:	2a0f      	cmp	r2, #15
   82ee8:	f003 0301 	and.w	r3, r3, #1
   82eec:	d81a      	bhi.n	82f24 <_realloc_r+0x11c>
   82eee:	432b      	orrs	r3, r5
   82ef0:	607b      	str	r3, [r7, #4]
   82ef2:	443d      	add	r5, r7
   82ef4:	686b      	ldr	r3, [r5, #4]
   82ef6:	f043 0301 	orr.w	r3, r3, #1
   82efa:	606b      	str	r3, [r5, #4]
   82efc:	4648      	mov	r0, r9
   82efe:	f7ff ff81 	bl	82e04 <__malloc_unlock>
   82f02:	4640      	mov	r0, r8
   82f04:	b003      	add	sp, #12
   82f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f0a:	f022 0203 	bic.w	r2, r2, #3
   82f0e:	eb02 0c05 	add.w	ip, r2, r5
   82f12:	458c      	cmp	ip, r1
   82f14:	dba6      	blt.n	82e64 <_realloc_r+0x5c>
   82f16:	68c2      	ldr	r2, [r0, #12]
   82f18:	6881      	ldr	r1, [r0, #8]
   82f1a:	46a0      	mov	r8, r4
   82f1c:	60ca      	str	r2, [r1, #12]
   82f1e:	4665      	mov	r5, ip
   82f20:	6091      	str	r1, [r2, #8]
   82f22:	e7df      	b.n	82ee4 <_realloc_r+0xdc>
   82f24:	19b9      	adds	r1, r7, r6
   82f26:	4333      	orrs	r3, r6
   82f28:	f042 0001 	orr.w	r0, r2, #1
   82f2c:	607b      	str	r3, [r7, #4]
   82f2e:	440a      	add	r2, r1
   82f30:	6048      	str	r0, [r1, #4]
   82f32:	6853      	ldr	r3, [r2, #4]
   82f34:	3108      	adds	r1, #8
   82f36:	f043 0301 	orr.w	r3, r3, #1
   82f3a:	6053      	str	r3, [r2, #4]
   82f3c:	4648      	mov	r0, r9
   82f3e:	f7ff f8a7 	bl	82090 <_free_r>
   82f42:	e7db      	b.n	82efc <_realloc_r+0xf4>
   82f44:	428b      	cmp	r3, r1
   82f46:	da33      	bge.n	82fb0 <_realloc_r+0x1a8>
   82f48:	4641      	mov	r1, r8
   82f4a:	4648      	mov	r0, r9
   82f4c:	f7ff fb96 	bl	8267c <_malloc_r>
   82f50:	4680      	mov	r8, r0
   82f52:	2800      	cmp	r0, #0
   82f54:	d0d2      	beq.n	82efc <_realloc_r+0xf4>
   82f56:	f854 3c04 	ldr.w	r3, [r4, #-4]
   82f5a:	f1a0 0108 	sub.w	r1, r0, #8
   82f5e:	f023 0201 	bic.w	r2, r3, #1
   82f62:	443a      	add	r2, r7
   82f64:	4291      	cmp	r1, r2
   82f66:	f000 80bc 	beq.w	830e2 <_realloc_r+0x2da>
   82f6a:	1f2a      	subs	r2, r5, #4
   82f6c:	2a24      	cmp	r2, #36	; 0x24
   82f6e:	d86e      	bhi.n	8304e <_realloc_r+0x246>
   82f70:	2a13      	cmp	r2, #19
   82f72:	d842      	bhi.n	82ffa <_realloc_r+0x1f2>
   82f74:	4603      	mov	r3, r0
   82f76:	4622      	mov	r2, r4
   82f78:	6811      	ldr	r1, [r2, #0]
   82f7a:	6019      	str	r1, [r3, #0]
   82f7c:	6851      	ldr	r1, [r2, #4]
   82f7e:	6059      	str	r1, [r3, #4]
   82f80:	6892      	ldr	r2, [r2, #8]
   82f82:	609a      	str	r2, [r3, #8]
   82f84:	4621      	mov	r1, r4
   82f86:	4648      	mov	r0, r9
   82f88:	f7ff f882 	bl	82090 <_free_r>
   82f8c:	e7b6      	b.n	82efc <_realloc_r+0xf4>
   82f8e:	4611      	mov	r1, r2
   82f90:	b003      	add	sp, #12
   82f92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82f96:	f7ff bb71 	b.w	8267c <_malloc_r>
   82f9a:	f8de 2004 	ldr.w	r2, [lr, #4]
   82f9e:	f106 0c10 	add.w	ip, r6, #16
   82fa2:	f022 0203 	bic.w	r2, r2, #3
   82fa6:	1950      	adds	r0, r2, r5
   82fa8:	4560      	cmp	r0, ip
   82faa:	da3d      	bge.n	83028 <_realloc_r+0x220>
   82fac:	4670      	mov	r0, lr
   82fae:	e759      	b.n	82e64 <_realloc_r+0x5c>
   82fb0:	46d0      	mov	r8, sl
   82fb2:	f858 0f08 	ldr.w	r0, [r8, #8]!
   82fb6:	f8da 100c 	ldr.w	r1, [sl, #12]
   82fba:	1f2a      	subs	r2, r5, #4
   82fbc:	2a24      	cmp	r2, #36	; 0x24
   82fbe:	60c1      	str	r1, [r0, #12]
   82fc0:	6088      	str	r0, [r1, #8]
   82fc2:	f200 80a0 	bhi.w	83106 <_realloc_r+0x2fe>
   82fc6:	2a13      	cmp	r2, #19
   82fc8:	f240 809b 	bls.w	83102 <_realloc_r+0x2fa>
   82fcc:	6821      	ldr	r1, [r4, #0]
   82fce:	2a1b      	cmp	r2, #27
   82fd0:	f8ca 1008 	str.w	r1, [sl, #8]
   82fd4:	6861      	ldr	r1, [r4, #4]
   82fd6:	f8ca 100c 	str.w	r1, [sl, #12]
   82fda:	f200 80b2 	bhi.w	83142 <_realloc_r+0x33a>
   82fde:	3408      	adds	r4, #8
   82fe0:	f10a 0210 	add.w	r2, sl, #16
   82fe4:	6821      	ldr	r1, [r4, #0]
   82fe6:	461d      	mov	r5, r3
   82fe8:	6011      	str	r1, [r2, #0]
   82fea:	6861      	ldr	r1, [r4, #4]
   82fec:	4657      	mov	r7, sl
   82fee:	6051      	str	r1, [r2, #4]
   82ff0:	68a3      	ldr	r3, [r4, #8]
   82ff2:	6093      	str	r3, [r2, #8]
   82ff4:	f8da 3004 	ldr.w	r3, [sl, #4]
   82ff8:	e774      	b.n	82ee4 <_realloc_r+0xdc>
   82ffa:	6823      	ldr	r3, [r4, #0]
   82ffc:	2a1b      	cmp	r2, #27
   82ffe:	6003      	str	r3, [r0, #0]
   83000:	6863      	ldr	r3, [r4, #4]
   83002:	6043      	str	r3, [r0, #4]
   83004:	d862      	bhi.n	830cc <_realloc_r+0x2c4>
   83006:	f100 0308 	add.w	r3, r0, #8
   8300a:	f104 0208 	add.w	r2, r4, #8
   8300e:	e7b3      	b.n	82f78 <_realloc_r+0x170>
   83010:	4643      	mov	r3, r8
   83012:	6822      	ldr	r2, [r4, #0]
   83014:	4675      	mov	r5, lr
   83016:	601a      	str	r2, [r3, #0]
   83018:	6862      	ldr	r2, [r4, #4]
   8301a:	4657      	mov	r7, sl
   8301c:	605a      	str	r2, [r3, #4]
   8301e:	68a2      	ldr	r2, [r4, #8]
   83020:	609a      	str	r2, [r3, #8]
   83022:	f8da 3004 	ldr.w	r3, [sl, #4]
   83026:	e75d      	b.n	82ee4 <_realloc_r+0xdc>
   83028:	1b83      	subs	r3, r0, r6
   8302a:	4437      	add	r7, r6
   8302c:	f043 0301 	orr.w	r3, r3, #1
   83030:	f8cb 7008 	str.w	r7, [fp, #8]
   83034:	607b      	str	r3, [r7, #4]
   83036:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8303a:	4648      	mov	r0, r9
   8303c:	f003 0301 	and.w	r3, r3, #1
   83040:	431e      	orrs	r6, r3
   83042:	f844 6c04 	str.w	r6, [r4, #-4]
   83046:	f7ff fedd 	bl	82e04 <__malloc_unlock>
   8304a:	4620      	mov	r0, r4
   8304c:	e75a      	b.n	82f04 <_realloc_r+0xfc>
   8304e:	4621      	mov	r1, r4
   83050:	f7ff fe70 	bl	82d34 <memmove>
   83054:	e796      	b.n	82f84 <_realloc_r+0x17c>
   83056:	eb02 0c03 	add.w	ip, r2, r3
   8305a:	f106 0210 	add.w	r2, r6, #16
   8305e:	4594      	cmp	ip, r2
   83060:	f6ff af70 	blt.w	82f44 <_realloc_r+0x13c>
   83064:	4657      	mov	r7, sl
   83066:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8306a:	f8da 300c 	ldr.w	r3, [sl, #12]
   8306e:	1f2a      	subs	r2, r5, #4
   83070:	2a24      	cmp	r2, #36	; 0x24
   83072:	60cb      	str	r3, [r1, #12]
   83074:	6099      	str	r1, [r3, #8]
   83076:	f200 8086 	bhi.w	83186 <_realloc_r+0x37e>
   8307a:	2a13      	cmp	r2, #19
   8307c:	d977      	bls.n	8316e <_realloc_r+0x366>
   8307e:	6823      	ldr	r3, [r4, #0]
   83080:	2a1b      	cmp	r2, #27
   83082:	f8ca 3008 	str.w	r3, [sl, #8]
   83086:	6863      	ldr	r3, [r4, #4]
   83088:	f8ca 300c 	str.w	r3, [sl, #12]
   8308c:	f200 8084 	bhi.w	83198 <_realloc_r+0x390>
   83090:	3408      	adds	r4, #8
   83092:	f10a 0310 	add.w	r3, sl, #16
   83096:	6822      	ldr	r2, [r4, #0]
   83098:	601a      	str	r2, [r3, #0]
   8309a:	6862      	ldr	r2, [r4, #4]
   8309c:	605a      	str	r2, [r3, #4]
   8309e:	68a2      	ldr	r2, [r4, #8]
   830a0:	609a      	str	r2, [r3, #8]
   830a2:	ebc6 020c 	rsb	r2, r6, ip
   830a6:	eb0a 0306 	add.w	r3, sl, r6
   830aa:	f042 0201 	orr.w	r2, r2, #1
   830ae:	f8cb 3008 	str.w	r3, [fp, #8]
   830b2:	605a      	str	r2, [r3, #4]
   830b4:	f8da 3004 	ldr.w	r3, [sl, #4]
   830b8:	4648      	mov	r0, r9
   830ba:	f003 0301 	and.w	r3, r3, #1
   830be:	431e      	orrs	r6, r3
   830c0:	f8ca 6004 	str.w	r6, [sl, #4]
   830c4:	f7ff fe9e 	bl	82e04 <__malloc_unlock>
   830c8:	4638      	mov	r0, r7
   830ca:	e71b      	b.n	82f04 <_realloc_r+0xfc>
   830cc:	68a3      	ldr	r3, [r4, #8]
   830ce:	2a24      	cmp	r2, #36	; 0x24
   830d0:	6083      	str	r3, [r0, #8]
   830d2:	68e3      	ldr	r3, [r4, #12]
   830d4:	60c3      	str	r3, [r0, #12]
   830d6:	d02b      	beq.n	83130 <_realloc_r+0x328>
   830d8:	f100 0310 	add.w	r3, r0, #16
   830dc:	f104 0210 	add.w	r2, r4, #16
   830e0:	e74a      	b.n	82f78 <_realloc_r+0x170>
   830e2:	f850 2c04 	ldr.w	r2, [r0, #-4]
   830e6:	46a0      	mov	r8, r4
   830e8:	f022 0203 	bic.w	r2, r2, #3
   830ec:	4415      	add	r5, r2
   830ee:	e6f9      	b.n	82ee4 <_realloc_r+0xdc>
   830f0:	4621      	mov	r1, r4
   830f2:	4640      	mov	r0, r8
   830f4:	4675      	mov	r5, lr
   830f6:	4657      	mov	r7, sl
   830f8:	f7ff fe1c 	bl	82d34 <memmove>
   830fc:	f8da 3004 	ldr.w	r3, [sl, #4]
   83100:	e6f0      	b.n	82ee4 <_realloc_r+0xdc>
   83102:	4642      	mov	r2, r8
   83104:	e76e      	b.n	82fe4 <_realloc_r+0x1dc>
   83106:	4621      	mov	r1, r4
   83108:	4640      	mov	r0, r8
   8310a:	461d      	mov	r5, r3
   8310c:	4657      	mov	r7, sl
   8310e:	f7ff fe11 	bl	82d34 <memmove>
   83112:	f8da 3004 	ldr.w	r3, [sl, #4]
   83116:	e6e5      	b.n	82ee4 <_realloc_r+0xdc>
   83118:	68a3      	ldr	r3, [r4, #8]
   8311a:	2a24      	cmp	r2, #36	; 0x24
   8311c:	f8ca 3010 	str.w	r3, [sl, #16]
   83120:	68e3      	ldr	r3, [r4, #12]
   83122:	f8ca 3014 	str.w	r3, [sl, #20]
   83126:	d018      	beq.n	8315a <_realloc_r+0x352>
   83128:	3410      	adds	r4, #16
   8312a:	f10a 0318 	add.w	r3, sl, #24
   8312e:	e770      	b.n	83012 <_realloc_r+0x20a>
   83130:	6922      	ldr	r2, [r4, #16]
   83132:	f100 0318 	add.w	r3, r0, #24
   83136:	6102      	str	r2, [r0, #16]
   83138:	6961      	ldr	r1, [r4, #20]
   8313a:	f104 0218 	add.w	r2, r4, #24
   8313e:	6141      	str	r1, [r0, #20]
   83140:	e71a      	b.n	82f78 <_realloc_r+0x170>
   83142:	68a1      	ldr	r1, [r4, #8]
   83144:	2a24      	cmp	r2, #36	; 0x24
   83146:	f8ca 1010 	str.w	r1, [sl, #16]
   8314a:	68e1      	ldr	r1, [r4, #12]
   8314c:	f8ca 1014 	str.w	r1, [sl, #20]
   83150:	d00f      	beq.n	83172 <_realloc_r+0x36a>
   83152:	3410      	adds	r4, #16
   83154:	f10a 0218 	add.w	r2, sl, #24
   83158:	e744      	b.n	82fe4 <_realloc_r+0x1dc>
   8315a:	6922      	ldr	r2, [r4, #16]
   8315c:	f10a 0320 	add.w	r3, sl, #32
   83160:	f8ca 2018 	str.w	r2, [sl, #24]
   83164:	6962      	ldr	r2, [r4, #20]
   83166:	3418      	adds	r4, #24
   83168:	f8ca 201c 	str.w	r2, [sl, #28]
   8316c:	e751      	b.n	83012 <_realloc_r+0x20a>
   8316e:	463b      	mov	r3, r7
   83170:	e791      	b.n	83096 <_realloc_r+0x28e>
   83172:	6921      	ldr	r1, [r4, #16]
   83174:	f10a 0220 	add.w	r2, sl, #32
   83178:	f8ca 1018 	str.w	r1, [sl, #24]
   8317c:	6961      	ldr	r1, [r4, #20]
   8317e:	3418      	adds	r4, #24
   83180:	f8ca 101c 	str.w	r1, [sl, #28]
   83184:	e72e      	b.n	82fe4 <_realloc_r+0x1dc>
   83186:	4621      	mov	r1, r4
   83188:	4638      	mov	r0, r7
   8318a:	f8cd c004 	str.w	ip, [sp, #4]
   8318e:	f7ff fdd1 	bl	82d34 <memmove>
   83192:	f8dd c004 	ldr.w	ip, [sp, #4]
   83196:	e784      	b.n	830a2 <_realloc_r+0x29a>
   83198:	68a3      	ldr	r3, [r4, #8]
   8319a:	2a24      	cmp	r2, #36	; 0x24
   8319c:	f8ca 3010 	str.w	r3, [sl, #16]
   831a0:	68e3      	ldr	r3, [r4, #12]
   831a2:	f8ca 3014 	str.w	r3, [sl, #20]
   831a6:	d003      	beq.n	831b0 <_realloc_r+0x3a8>
   831a8:	3410      	adds	r4, #16
   831aa:	f10a 0318 	add.w	r3, sl, #24
   831ae:	e772      	b.n	83096 <_realloc_r+0x28e>
   831b0:	6922      	ldr	r2, [r4, #16]
   831b2:	f10a 0320 	add.w	r3, sl, #32
   831b6:	f8ca 2018 	str.w	r2, [sl, #24]
   831ba:	6962      	ldr	r2, [r4, #20]
   831bc:	3418      	adds	r4, #24
   831be:	f8ca 201c 	str.w	r2, [sl, #28]
   831c2:	e768      	b.n	83096 <_realloc_r+0x28e>
   831c4:	20070588 	.word	0x20070588

000831c8 <_sbrk_r>:
   831c8:	b538      	push	{r3, r4, r5, lr}
   831ca:	4c07      	ldr	r4, [pc, #28]	; (831e8 <_sbrk_r+0x20>)
   831cc:	2300      	movs	r3, #0
   831ce:	4605      	mov	r5, r0
   831d0:	4608      	mov	r0, r1
   831d2:	6023      	str	r3, [r4, #0]
   831d4:	f7fd fc9e 	bl	80b14 <_sbrk>
   831d8:	1c43      	adds	r3, r0, #1
   831da:	d000      	beq.n	831de <_sbrk_r+0x16>
   831dc:	bd38      	pop	{r3, r4, r5, pc}
   831de:	6823      	ldr	r3, [r4, #0]
   831e0:	2b00      	cmp	r3, #0
   831e2:	d0fb      	beq.n	831dc <_sbrk_r+0x14>
   831e4:	602b      	str	r3, [r5, #0]
   831e6:	bd38      	pop	{r3, r4, r5, pc}
   831e8:	20070a90 	.word	0x20070a90

000831ec <__sread>:
   831ec:	b510      	push	{r4, lr}
   831ee:	460c      	mov	r4, r1
   831f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   831f4:	f000 f9f2 	bl	835dc <_read_r>
   831f8:	2800      	cmp	r0, #0
   831fa:	db03      	blt.n	83204 <__sread+0x18>
   831fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   831fe:	4403      	add	r3, r0
   83200:	6523      	str	r3, [r4, #80]	; 0x50
   83202:	bd10      	pop	{r4, pc}
   83204:	89a3      	ldrh	r3, [r4, #12]
   83206:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8320a:	81a3      	strh	r3, [r4, #12]
   8320c:	bd10      	pop	{r4, pc}
   8320e:	bf00      	nop

00083210 <__swrite>:
   83210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83214:	460c      	mov	r4, r1
   83216:	8989      	ldrh	r1, [r1, #12]
   83218:	461d      	mov	r5, r3
   8321a:	05cb      	lsls	r3, r1, #23
   8321c:	4616      	mov	r6, r2
   8321e:	4607      	mov	r7, r0
   83220:	d506      	bpl.n	83230 <__swrite+0x20>
   83222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83226:	2200      	movs	r2, #0
   83228:	2302      	movs	r3, #2
   8322a:	f000 f9c3 	bl	835b4 <_lseek_r>
   8322e:	89a1      	ldrh	r1, [r4, #12]
   83230:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83234:	81a1      	strh	r1, [r4, #12]
   83236:	4638      	mov	r0, r7
   83238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8323c:	4632      	mov	r2, r6
   8323e:	462b      	mov	r3, r5
   83240:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83244:	f000 b8ce 	b.w	833e4 <_write_r>

00083248 <__sseek>:
   83248:	b510      	push	{r4, lr}
   8324a:	460c      	mov	r4, r1
   8324c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83250:	f000 f9b0 	bl	835b4 <_lseek_r>
   83254:	89a3      	ldrh	r3, [r4, #12]
   83256:	1c42      	adds	r2, r0, #1
   83258:	bf0e      	itee	eq
   8325a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8325e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83262:	6520      	strne	r0, [r4, #80]	; 0x50
   83264:	81a3      	strh	r3, [r4, #12]
   83266:	bd10      	pop	{r4, pc}

00083268 <__sclose>:
   83268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8326c:	f000 b922 	b.w	834b4 <_close_r>

00083270 <strlen>:
   83270:	f020 0103 	bic.w	r1, r0, #3
   83274:	f010 0003 	ands.w	r0, r0, #3
   83278:	f1c0 0000 	rsb	r0, r0, #0
   8327c:	f851 3b04 	ldr.w	r3, [r1], #4
   83280:	f100 0c04 	add.w	ip, r0, #4
   83284:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83288:	f06f 0200 	mvn.w	r2, #0
   8328c:	bf1c      	itt	ne
   8328e:	fa22 f20c 	lsrne.w	r2, r2, ip
   83292:	4313      	orrne	r3, r2
   83294:	f04f 0c01 	mov.w	ip, #1
   83298:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8329c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   832a0:	eba3 020c 	sub.w	r2, r3, ip
   832a4:	ea22 0203 	bic.w	r2, r2, r3
   832a8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   832ac:	bf04      	itt	eq
   832ae:	f851 3b04 	ldreq.w	r3, [r1], #4
   832b2:	3004      	addeq	r0, #4
   832b4:	d0f4      	beq.n	832a0 <strlen+0x30>
   832b6:	f013 0fff 	tst.w	r3, #255	; 0xff
   832ba:	bf1f      	itttt	ne
   832bc:	3001      	addne	r0, #1
   832be:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   832c2:	3001      	addne	r0, #1
   832c4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   832c8:	bf18      	it	ne
   832ca:	3001      	addne	r0, #1
   832cc:	4770      	bx	lr
   832ce:	bf00      	nop

000832d0 <__swbuf_r>:
   832d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   832d2:	460d      	mov	r5, r1
   832d4:	4614      	mov	r4, r2
   832d6:	4607      	mov	r7, r0
   832d8:	b110      	cbz	r0, 832e0 <__swbuf_r+0x10>
   832da:	6b83      	ldr	r3, [r0, #56]	; 0x38
   832dc:	2b00      	cmp	r3, #0
   832de:	d048      	beq.n	83372 <__swbuf_r+0xa2>
   832e0:	89a2      	ldrh	r2, [r4, #12]
   832e2:	69a0      	ldr	r0, [r4, #24]
   832e4:	b293      	uxth	r3, r2
   832e6:	60a0      	str	r0, [r4, #8]
   832e8:	0718      	lsls	r0, r3, #28
   832ea:	d538      	bpl.n	8335e <__swbuf_r+0x8e>
   832ec:	6926      	ldr	r6, [r4, #16]
   832ee:	2e00      	cmp	r6, #0
   832f0:	d035      	beq.n	8335e <__swbuf_r+0x8e>
   832f2:	0499      	lsls	r1, r3, #18
   832f4:	b2ed      	uxtb	r5, r5
   832f6:	d515      	bpl.n	83324 <__swbuf_r+0x54>
   832f8:	6823      	ldr	r3, [r4, #0]
   832fa:	6962      	ldr	r2, [r4, #20]
   832fc:	1b9e      	subs	r6, r3, r6
   832fe:	4296      	cmp	r6, r2
   83300:	da1c      	bge.n	8333c <__swbuf_r+0x6c>
   83302:	3601      	adds	r6, #1
   83304:	68a2      	ldr	r2, [r4, #8]
   83306:	1c59      	adds	r1, r3, #1
   83308:	3a01      	subs	r2, #1
   8330a:	60a2      	str	r2, [r4, #8]
   8330c:	6021      	str	r1, [r4, #0]
   8330e:	701d      	strb	r5, [r3, #0]
   83310:	6963      	ldr	r3, [r4, #20]
   83312:	42b3      	cmp	r3, r6
   83314:	d01a      	beq.n	8334c <__swbuf_r+0x7c>
   83316:	89a3      	ldrh	r3, [r4, #12]
   83318:	07db      	lsls	r3, r3, #31
   8331a:	d501      	bpl.n	83320 <__swbuf_r+0x50>
   8331c:	2d0a      	cmp	r5, #10
   8331e:	d015      	beq.n	8334c <__swbuf_r+0x7c>
   83320:	4628      	mov	r0, r5
   83322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83324:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83326:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8332a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8332e:	6663      	str	r3, [r4, #100]	; 0x64
   83330:	6823      	ldr	r3, [r4, #0]
   83332:	81a2      	strh	r2, [r4, #12]
   83334:	6962      	ldr	r2, [r4, #20]
   83336:	1b9e      	subs	r6, r3, r6
   83338:	4296      	cmp	r6, r2
   8333a:	dbe2      	blt.n	83302 <__swbuf_r+0x32>
   8333c:	4638      	mov	r0, r7
   8333e:	4621      	mov	r1, r4
   83340:	f7fe fd46 	bl	81dd0 <_fflush_r>
   83344:	b940      	cbnz	r0, 83358 <__swbuf_r+0x88>
   83346:	6823      	ldr	r3, [r4, #0]
   83348:	2601      	movs	r6, #1
   8334a:	e7db      	b.n	83304 <__swbuf_r+0x34>
   8334c:	4638      	mov	r0, r7
   8334e:	4621      	mov	r1, r4
   83350:	f7fe fd3e 	bl	81dd0 <_fflush_r>
   83354:	2800      	cmp	r0, #0
   83356:	d0e3      	beq.n	83320 <__swbuf_r+0x50>
   83358:	f04f 30ff 	mov.w	r0, #4294967295
   8335c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8335e:	4638      	mov	r0, r7
   83360:	4621      	mov	r1, r4
   83362:	f7fe fc1f 	bl	81ba4 <__swsetup_r>
   83366:	2800      	cmp	r0, #0
   83368:	d1f6      	bne.n	83358 <__swbuf_r+0x88>
   8336a:	89a2      	ldrh	r2, [r4, #12]
   8336c:	6926      	ldr	r6, [r4, #16]
   8336e:	b293      	uxth	r3, r2
   83370:	e7bf      	b.n	832f2 <__swbuf_r+0x22>
   83372:	f7fe fd49 	bl	81e08 <__sinit>
   83376:	e7b3      	b.n	832e0 <__swbuf_r+0x10>

00083378 <_wcrtomb_r>:
   83378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8337c:	461e      	mov	r6, r3
   8337e:	b086      	sub	sp, #24
   83380:	460c      	mov	r4, r1
   83382:	4605      	mov	r5, r0
   83384:	4617      	mov	r7, r2
   83386:	4b0f      	ldr	r3, [pc, #60]	; (833c4 <_wcrtomb_r+0x4c>)
   83388:	b191      	cbz	r1, 833b0 <_wcrtomb_r+0x38>
   8338a:	f8d3 8000 	ldr.w	r8, [r3]
   8338e:	f7ff f8fb 	bl	82588 <__locale_charset>
   83392:	9600      	str	r6, [sp, #0]
   83394:	4603      	mov	r3, r0
   83396:	4621      	mov	r1, r4
   83398:	463a      	mov	r2, r7
   8339a:	4628      	mov	r0, r5
   8339c:	47c0      	blx	r8
   8339e:	1c43      	adds	r3, r0, #1
   833a0:	d103      	bne.n	833aa <_wcrtomb_r+0x32>
   833a2:	2200      	movs	r2, #0
   833a4:	238a      	movs	r3, #138	; 0x8a
   833a6:	6032      	str	r2, [r6, #0]
   833a8:	602b      	str	r3, [r5, #0]
   833aa:	b006      	add	sp, #24
   833ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   833b0:	681f      	ldr	r7, [r3, #0]
   833b2:	f7ff f8e9 	bl	82588 <__locale_charset>
   833b6:	9600      	str	r6, [sp, #0]
   833b8:	4603      	mov	r3, r0
   833ba:	4622      	mov	r2, r4
   833bc:	4628      	mov	r0, r5
   833be:	a903      	add	r1, sp, #12
   833c0:	47b8      	blx	r7
   833c2:	e7ec      	b.n	8339e <_wcrtomb_r+0x26>
   833c4:	20070998 	.word	0x20070998

000833c8 <__ascii_wctomb>:
   833c8:	b121      	cbz	r1, 833d4 <__ascii_wctomb+0xc>
   833ca:	2aff      	cmp	r2, #255	; 0xff
   833cc:	d804      	bhi.n	833d8 <__ascii_wctomb+0x10>
   833ce:	700a      	strb	r2, [r1, #0]
   833d0:	2001      	movs	r0, #1
   833d2:	4770      	bx	lr
   833d4:	4608      	mov	r0, r1
   833d6:	4770      	bx	lr
   833d8:	238a      	movs	r3, #138	; 0x8a
   833da:	6003      	str	r3, [r0, #0]
   833dc:	f04f 30ff 	mov.w	r0, #4294967295
   833e0:	4770      	bx	lr
   833e2:	bf00      	nop

000833e4 <_write_r>:
   833e4:	b570      	push	{r4, r5, r6, lr}
   833e6:	4c08      	ldr	r4, [pc, #32]	; (83408 <_write_r+0x24>)
   833e8:	4606      	mov	r6, r0
   833ea:	2500      	movs	r5, #0
   833ec:	4608      	mov	r0, r1
   833ee:	4611      	mov	r1, r2
   833f0:	461a      	mov	r2, r3
   833f2:	6025      	str	r5, [r4, #0]
   833f4:	f7fd f822 	bl	8043c <_write>
   833f8:	1c43      	adds	r3, r0, #1
   833fa:	d000      	beq.n	833fe <_write_r+0x1a>
   833fc:	bd70      	pop	{r4, r5, r6, pc}
   833fe:	6823      	ldr	r3, [r4, #0]
   83400:	2b00      	cmp	r3, #0
   83402:	d0fb      	beq.n	833fc <_write_r+0x18>
   83404:	6033      	str	r3, [r6, #0]
   83406:	bd70      	pop	{r4, r5, r6, pc}
   83408:	20070a90 	.word	0x20070a90

0008340c <__register_exitproc>:
   8340c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8340e:	4c27      	ldr	r4, [pc, #156]	; (834ac <__register_exitproc+0xa0>)
   83410:	b085      	sub	sp, #20
   83412:	6826      	ldr	r6, [r4, #0]
   83414:	4607      	mov	r7, r0
   83416:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8341a:	2c00      	cmp	r4, #0
   8341c:	d040      	beq.n	834a0 <__register_exitproc+0x94>
   8341e:	6865      	ldr	r5, [r4, #4]
   83420:	2d1f      	cmp	r5, #31
   83422:	dd1e      	ble.n	83462 <__register_exitproc+0x56>
   83424:	4822      	ldr	r0, [pc, #136]	; (834b0 <__register_exitproc+0xa4>)
   83426:	b918      	cbnz	r0, 83430 <__register_exitproc+0x24>
   83428:	f04f 30ff 	mov.w	r0, #4294967295
   8342c:	b005      	add	sp, #20
   8342e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83430:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83434:	9103      	str	r1, [sp, #12]
   83436:	9202      	str	r2, [sp, #8]
   83438:	9301      	str	r3, [sp, #4]
   8343a:	f3af 8000 	nop.w
   8343e:	9903      	ldr	r1, [sp, #12]
   83440:	4604      	mov	r4, r0
   83442:	9a02      	ldr	r2, [sp, #8]
   83444:	9b01      	ldr	r3, [sp, #4]
   83446:	2800      	cmp	r0, #0
   83448:	d0ee      	beq.n	83428 <__register_exitproc+0x1c>
   8344a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8344e:	2000      	movs	r0, #0
   83450:	6025      	str	r5, [r4, #0]
   83452:	6060      	str	r0, [r4, #4]
   83454:	4605      	mov	r5, r0
   83456:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8345a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8345e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83462:	b93f      	cbnz	r7, 83474 <__register_exitproc+0x68>
   83464:	1c6b      	adds	r3, r5, #1
   83466:	2000      	movs	r0, #0
   83468:	3502      	adds	r5, #2
   8346a:	6063      	str	r3, [r4, #4]
   8346c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83470:	b005      	add	sp, #20
   83472:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83474:	2601      	movs	r6, #1
   83476:	40ae      	lsls	r6, r5
   83478:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8347c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83480:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83484:	2f02      	cmp	r7, #2
   83486:	ea42 0206 	orr.w	r2, r2, r6
   8348a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8348e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83492:	d1e7      	bne.n	83464 <__register_exitproc+0x58>
   83494:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83498:	431e      	orrs	r6, r3
   8349a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8349e:	e7e1      	b.n	83464 <__register_exitproc+0x58>
   834a0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   834a4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   834a8:	e7b9      	b.n	8341e <__register_exitproc+0x12>
   834aa:	bf00      	nop
   834ac:	00083bcc 	.word	0x00083bcc
   834b0:	00000000 	.word	0x00000000

000834b4 <_close_r>:
   834b4:	b538      	push	{r3, r4, r5, lr}
   834b6:	4c07      	ldr	r4, [pc, #28]	; (834d4 <_close_r+0x20>)
   834b8:	2300      	movs	r3, #0
   834ba:	4605      	mov	r5, r0
   834bc:	4608      	mov	r0, r1
   834be:	6023      	str	r3, [r4, #0]
   834c0:	f7fd fb42 	bl	80b48 <_close>
   834c4:	1c43      	adds	r3, r0, #1
   834c6:	d000      	beq.n	834ca <_close_r+0x16>
   834c8:	bd38      	pop	{r3, r4, r5, pc}
   834ca:	6823      	ldr	r3, [r4, #0]
   834cc:	2b00      	cmp	r3, #0
   834ce:	d0fb      	beq.n	834c8 <_close_r+0x14>
   834d0:	602b      	str	r3, [r5, #0]
   834d2:	bd38      	pop	{r3, r4, r5, pc}
   834d4:	20070a90 	.word	0x20070a90

000834d8 <_fclose_r>:
   834d8:	b570      	push	{r4, r5, r6, lr}
   834da:	460c      	mov	r4, r1
   834dc:	4605      	mov	r5, r0
   834de:	b131      	cbz	r1, 834ee <_fclose_r+0x16>
   834e0:	b110      	cbz	r0, 834e8 <_fclose_r+0x10>
   834e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   834e4:	2b00      	cmp	r3, #0
   834e6:	d02f      	beq.n	83548 <_fclose_r+0x70>
   834e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   834ec:	b90b      	cbnz	r3, 834f2 <_fclose_r+0x1a>
   834ee:	2000      	movs	r0, #0
   834f0:	bd70      	pop	{r4, r5, r6, pc}
   834f2:	4628      	mov	r0, r5
   834f4:	4621      	mov	r1, r4
   834f6:	f7fe fc6b 	bl	81dd0 <_fflush_r>
   834fa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   834fc:	4606      	mov	r6, r0
   834fe:	b133      	cbz	r3, 8350e <_fclose_r+0x36>
   83500:	4628      	mov	r0, r5
   83502:	69e1      	ldr	r1, [r4, #28]
   83504:	4798      	blx	r3
   83506:	2800      	cmp	r0, #0
   83508:	bfb8      	it	lt
   8350a:	f04f 36ff 	movlt.w	r6, #4294967295
   8350e:	89a3      	ldrh	r3, [r4, #12]
   83510:	061b      	lsls	r3, r3, #24
   83512:	d41c      	bmi.n	8354e <_fclose_r+0x76>
   83514:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83516:	b141      	cbz	r1, 8352a <_fclose_r+0x52>
   83518:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8351c:	4299      	cmp	r1, r3
   8351e:	d002      	beq.n	83526 <_fclose_r+0x4e>
   83520:	4628      	mov	r0, r5
   83522:	f7fe fdb5 	bl	82090 <_free_r>
   83526:	2300      	movs	r3, #0
   83528:	6323      	str	r3, [r4, #48]	; 0x30
   8352a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8352c:	b121      	cbz	r1, 83538 <_fclose_r+0x60>
   8352e:	4628      	mov	r0, r5
   83530:	f7fe fdae 	bl	82090 <_free_r>
   83534:	2300      	movs	r3, #0
   83536:	6463      	str	r3, [r4, #68]	; 0x44
   83538:	f7fe fce0 	bl	81efc <__sfp_lock_acquire>
   8353c:	2300      	movs	r3, #0
   8353e:	81a3      	strh	r3, [r4, #12]
   83540:	f7fe fcde 	bl	81f00 <__sfp_lock_release>
   83544:	4630      	mov	r0, r6
   83546:	bd70      	pop	{r4, r5, r6, pc}
   83548:	f7fe fc5e 	bl	81e08 <__sinit>
   8354c:	e7cc      	b.n	834e8 <_fclose_r+0x10>
   8354e:	4628      	mov	r0, r5
   83550:	6921      	ldr	r1, [r4, #16]
   83552:	f7fe fd9d 	bl	82090 <_free_r>
   83556:	e7dd      	b.n	83514 <_fclose_r+0x3c>

00083558 <fclose>:
   83558:	4b02      	ldr	r3, [pc, #8]	; (83564 <fclose+0xc>)
   8355a:	4601      	mov	r1, r0
   8355c:	6818      	ldr	r0, [r3, #0]
   8355e:	f7ff bfbb 	b.w	834d8 <_fclose_r>
   83562:	bf00      	nop
   83564:	20070560 	.word	0x20070560

00083568 <_fstat_r>:
   83568:	b538      	push	{r3, r4, r5, lr}
   8356a:	4c08      	ldr	r4, [pc, #32]	; (8358c <_fstat_r+0x24>)
   8356c:	2300      	movs	r3, #0
   8356e:	4605      	mov	r5, r0
   83570:	4608      	mov	r0, r1
   83572:	4611      	mov	r1, r2
   83574:	6023      	str	r3, [r4, #0]
   83576:	f7fd faeb 	bl	80b50 <_fstat>
   8357a:	1c43      	adds	r3, r0, #1
   8357c:	d000      	beq.n	83580 <_fstat_r+0x18>
   8357e:	bd38      	pop	{r3, r4, r5, pc}
   83580:	6823      	ldr	r3, [r4, #0]
   83582:	2b00      	cmp	r3, #0
   83584:	d0fb      	beq.n	8357e <_fstat_r+0x16>
   83586:	602b      	str	r3, [r5, #0]
   83588:	bd38      	pop	{r3, r4, r5, pc}
   8358a:	bf00      	nop
   8358c:	20070a90 	.word	0x20070a90

00083590 <_isatty_r>:
   83590:	b538      	push	{r3, r4, r5, lr}
   83592:	4c07      	ldr	r4, [pc, #28]	; (835b0 <_isatty_r+0x20>)
   83594:	2300      	movs	r3, #0
   83596:	4605      	mov	r5, r0
   83598:	4608      	mov	r0, r1
   8359a:	6023      	str	r3, [r4, #0]
   8359c:	f7fd fade 	bl	80b5c <_isatty>
   835a0:	1c43      	adds	r3, r0, #1
   835a2:	d000      	beq.n	835a6 <_isatty_r+0x16>
   835a4:	bd38      	pop	{r3, r4, r5, pc}
   835a6:	6823      	ldr	r3, [r4, #0]
   835a8:	2b00      	cmp	r3, #0
   835aa:	d0fb      	beq.n	835a4 <_isatty_r+0x14>
   835ac:	602b      	str	r3, [r5, #0]
   835ae:	bd38      	pop	{r3, r4, r5, pc}
   835b0:	20070a90 	.word	0x20070a90

000835b4 <_lseek_r>:
   835b4:	b570      	push	{r4, r5, r6, lr}
   835b6:	4c08      	ldr	r4, [pc, #32]	; (835d8 <_lseek_r+0x24>)
   835b8:	4606      	mov	r6, r0
   835ba:	2500      	movs	r5, #0
   835bc:	4608      	mov	r0, r1
   835be:	4611      	mov	r1, r2
   835c0:	461a      	mov	r2, r3
   835c2:	6025      	str	r5, [r4, #0]
   835c4:	f7fd facc 	bl	80b60 <_lseek>
   835c8:	1c43      	adds	r3, r0, #1
   835ca:	d000      	beq.n	835ce <_lseek_r+0x1a>
   835cc:	bd70      	pop	{r4, r5, r6, pc}
   835ce:	6823      	ldr	r3, [r4, #0]
   835d0:	2b00      	cmp	r3, #0
   835d2:	d0fb      	beq.n	835cc <_lseek_r+0x18>
   835d4:	6033      	str	r3, [r6, #0]
   835d6:	bd70      	pop	{r4, r5, r6, pc}
   835d8:	20070a90 	.word	0x20070a90

000835dc <_read_r>:
   835dc:	b570      	push	{r4, r5, r6, lr}
   835de:	4c08      	ldr	r4, [pc, #32]	; (83600 <_read_r+0x24>)
   835e0:	4606      	mov	r6, r0
   835e2:	2500      	movs	r5, #0
   835e4:	4608      	mov	r0, r1
   835e6:	4611      	mov	r1, r2
   835e8:	461a      	mov	r2, r3
   835ea:	6025      	str	r5, [r4, #0]
   835ec:	f7fc fdac 	bl	80148 <_read>
   835f0:	1c43      	adds	r3, r0, #1
   835f2:	d000      	beq.n	835f6 <_read_r+0x1a>
   835f4:	bd70      	pop	{r4, r5, r6, pc}
   835f6:	6823      	ldr	r3, [r4, #0]
   835f8:	2b00      	cmp	r3, #0
   835fa:	d0fb      	beq.n	835f4 <_read_r+0x18>
   835fc:	6033      	str	r3, [r6, #0]
   835fe:	bd70      	pop	{r4, r5, r6, pc}
   83600:	20070a90 	.word	0x20070a90

00083604 <__aeabi_uldivmod>:
   83604:	b94b      	cbnz	r3, 8361a <__aeabi_uldivmod+0x16>
   83606:	b942      	cbnz	r2, 8361a <__aeabi_uldivmod+0x16>
   83608:	2900      	cmp	r1, #0
   8360a:	bf08      	it	eq
   8360c:	2800      	cmpeq	r0, #0
   8360e:	d002      	beq.n	83616 <__aeabi_uldivmod+0x12>
   83610:	f04f 31ff 	mov.w	r1, #4294967295
   83614:	4608      	mov	r0, r1
   83616:	f000 b83b 	b.w	83690 <__aeabi_idiv0>
   8361a:	b082      	sub	sp, #8
   8361c:	46ec      	mov	ip, sp
   8361e:	e92d 5000 	stmdb	sp!, {ip, lr}
   83622:	f000 f81d 	bl	83660 <__gnu_uldivmod_helper>
   83626:	f8dd e004 	ldr.w	lr, [sp, #4]
   8362a:	b002      	add	sp, #8
   8362c:	bc0c      	pop	{r2, r3}
   8362e:	4770      	bx	lr

00083630 <__gnu_ldivmod_helper>:
   83630:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83634:	9e08      	ldr	r6, [sp, #32]
   83636:	4614      	mov	r4, r2
   83638:	461d      	mov	r5, r3
   8363a:	4680      	mov	r8, r0
   8363c:	4689      	mov	r9, r1
   8363e:	f000 f829 	bl	83694 <__divdi3>
   83642:	fb04 f301 	mul.w	r3, r4, r1
   83646:	fba4 ab00 	umull	sl, fp, r4, r0
   8364a:	fb00 3205 	mla	r2, r0, r5, r3
   8364e:	4493      	add	fp, r2
   83650:	ebb8 080a 	subs.w	r8, r8, sl
   83654:	eb69 090b 	sbc.w	r9, r9, fp
   83658:	e9c6 8900 	strd	r8, r9, [r6]
   8365c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083660 <__gnu_uldivmod_helper>:
   83660:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83664:	9e08      	ldr	r6, [sp, #32]
   83666:	4614      	mov	r4, r2
   83668:	461d      	mov	r5, r3
   8366a:	4680      	mov	r8, r0
   8366c:	4689      	mov	r9, r1
   8366e:	f000 f961 	bl	83934 <__udivdi3>
   83672:	fb00 f505 	mul.w	r5, r0, r5
   83676:	fba0 ab04 	umull	sl, fp, r0, r4
   8367a:	fb04 5401 	mla	r4, r4, r1, r5
   8367e:	44a3      	add	fp, r4
   83680:	ebb8 080a 	subs.w	r8, r8, sl
   83684:	eb69 090b 	sbc.w	r9, r9, fp
   83688:	e9c6 8900 	strd	r8, r9, [r6]
   8368c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083690 <__aeabi_idiv0>:
   83690:	4770      	bx	lr
   83692:	bf00      	nop

00083694 <__divdi3>:
   83694:	2900      	cmp	r1, #0
   83696:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8369a:	f2c0 80a1 	blt.w	837e0 <__divdi3+0x14c>
   8369e:	2400      	movs	r4, #0
   836a0:	2b00      	cmp	r3, #0
   836a2:	f2c0 8098 	blt.w	837d6 <__divdi3+0x142>
   836a6:	4615      	mov	r5, r2
   836a8:	4606      	mov	r6, r0
   836aa:	460f      	mov	r7, r1
   836ac:	2b00      	cmp	r3, #0
   836ae:	d13f      	bne.n	83730 <__divdi3+0x9c>
   836b0:	428a      	cmp	r2, r1
   836b2:	d958      	bls.n	83766 <__divdi3+0xd2>
   836b4:	fab2 f382 	clz	r3, r2
   836b8:	b14b      	cbz	r3, 836ce <__divdi3+0x3a>
   836ba:	f1c3 0220 	rsb	r2, r3, #32
   836be:	fa01 f703 	lsl.w	r7, r1, r3
   836c2:	fa20 f202 	lsr.w	r2, r0, r2
   836c6:	409d      	lsls	r5, r3
   836c8:	fa00 f603 	lsl.w	r6, r0, r3
   836cc:	4317      	orrs	r7, r2
   836ce:	0c29      	lsrs	r1, r5, #16
   836d0:	fbb7 f2f1 	udiv	r2, r7, r1
   836d4:	fb01 7712 	mls	r7, r1, r2, r7
   836d8:	b2a8      	uxth	r0, r5
   836da:	fb00 f302 	mul.w	r3, r0, r2
   836de:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   836e2:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   836e6:	42bb      	cmp	r3, r7
   836e8:	d909      	bls.n	836fe <__divdi3+0x6a>
   836ea:	197f      	adds	r7, r7, r5
   836ec:	f102 3cff 	add.w	ip, r2, #4294967295
   836f0:	f080 8105 	bcs.w	838fe <__divdi3+0x26a>
   836f4:	42bb      	cmp	r3, r7
   836f6:	f240 8102 	bls.w	838fe <__divdi3+0x26a>
   836fa:	3a02      	subs	r2, #2
   836fc:	442f      	add	r7, r5
   836fe:	1aff      	subs	r7, r7, r3
   83700:	fbb7 f3f1 	udiv	r3, r7, r1
   83704:	fb01 7113 	mls	r1, r1, r3, r7
   83708:	fb00 f003 	mul.w	r0, r0, r3
   8370c:	b2b6      	uxth	r6, r6
   8370e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83712:	4288      	cmp	r0, r1
   83714:	d908      	bls.n	83728 <__divdi3+0x94>
   83716:	1949      	adds	r1, r1, r5
   83718:	f103 37ff 	add.w	r7, r3, #4294967295
   8371c:	f080 80f1 	bcs.w	83902 <__divdi3+0x26e>
   83720:	4288      	cmp	r0, r1
   83722:	f240 80ee 	bls.w	83902 <__divdi3+0x26e>
   83726:	3b02      	subs	r3, #2
   83728:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8372c:	2300      	movs	r3, #0
   8372e:	e003      	b.n	83738 <__divdi3+0xa4>
   83730:	428b      	cmp	r3, r1
   83732:	d90a      	bls.n	8374a <__divdi3+0xb6>
   83734:	2300      	movs	r3, #0
   83736:	461a      	mov	r2, r3
   83738:	4610      	mov	r0, r2
   8373a:	4619      	mov	r1, r3
   8373c:	b114      	cbz	r4, 83744 <__divdi3+0xb0>
   8373e:	4240      	negs	r0, r0
   83740:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83744:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83748:	4770      	bx	lr
   8374a:	fab3 f883 	clz	r8, r3
   8374e:	f1b8 0f00 	cmp.w	r8, #0
   83752:	f040 8088 	bne.w	83866 <__divdi3+0x1d2>
   83756:	428b      	cmp	r3, r1
   83758:	d302      	bcc.n	83760 <__divdi3+0xcc>
   8375a:	4282      	cmp	r2, r0
   8375c:	f200 80e2 	bhi.w	83924 <__divdi3+0x290>
   83760:	2300      	movs	r3, #0
   83762:	2201      	movs	r2, #1
   83764:	e7e8      	b.n	83738 <__divdi3+0xa4>
   83766:	b912      	cbnz	r2, 8376e <__divdi3+0xda>
   83768:	2301      	movs	r3, #1
   8376a:	fbb3 f5f2 	udiv	r5, r3, r2
   8376e:	fab5 f285 	clz	r2, r5
   83772:	2a00      	cmp	r2, #0
   83774:	d13a      	bne.n	837ec <__divdi3+0x158>
   83776:	1b7f      	subs	r7, r7, r5
   83778:	0c28      	lsrs	r0, r5, #16
   8377a:	fa1f fc85 	uxth.w	ip, r5
   8377e:	2301      	movs	r3, #1
   83780:	fbb7 f1f0 	udiv	r1, r7, r0
   83784:	fb00 7711 	mls	r7, r0, r1, r7
   83788:	fb0c f201 	mul.w	r2, ip, r1
   8378c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83790:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83794:	42ba      	cmp	r2, r7
   83796:	d907      	bls.n	837a8 <__divdi3+0x114>
   83798:	197f      	adds	r7, r7, r5
   8379a:	f101 38ff 	add.w	r8, r1, #4294967295
   8379e:	d202      	bcs.n	837a6 <__divdi3+0x112>
   837a0:	42ba      	cmp	r2, r7
   837a2:	f200 80c4 	bhi.w	8392e <__divdi3+0x29a>
   837a6:	4641      	mov	r1, r8
   837a8:	1abf      	subs	r7, r7, r2
   837aa:	fbb7 f2f0 	udiv	r2, r7, r0
   837ae:	fb00 7012 	mls	r0, r0, r2, r7
   837b2:	fb0c fc02 	mul.w	ip, ip, r2
   837b6:	b2b6      	uxth	r6, r6
   837b8:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   837bc:	4584      	cmp	ip, r0
   837be:	d907      	bls.n	837d0 <__divdi3+0x13c>
   837c0:	1940      	adds	r0, r0, r5
   837c2:	f102 37ff 	add.w	r7, r2, #4294967295
   837c6:	d202      	bcs.n	837ce <__divdi3+0x13a>
   837c8:	4584      	cmp	ip, r0
   837ca:	f200 80ae 	bhi.w	8392a <__divdi3+0x296>
   837ce:	463a      	mov	r2, r7
   837d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   837d4:	e7b0      	b.n	83738 <__divdi3+0xa4>
   837d6:	43e4      	mvns	r4, r4
   837d8:	4252      	negs	r2, r2
   837da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   837de:	e762      	b.n	836a6 <__divdi3+0x12>
   837e0:	4240      	negs	r0, r0
   837e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   837e6:	f04f 34ff 	mov.w	r4, #4294967295
   837ea:	e759      	b.n	836a0 <__divdi3+0xc>
   837ec:	4095      	lsls	r5, r2
   837ee:	f1c2 0920 	rsb	r9, r2, #32
   837f2:	fa27 f109 	lsr.w	r1, r7, r9
   837f6:	fa26 f909 	lsr.w	r9, r6, r9
   837fa:	4097      	lsls	r7, r2
   837fc:	0c28      	lsrs	r0, r5, #16
   837fe:	fbb1 f8f0 	udiv	r8, r1, r0
   83802:	fb00 1118 	mls	r1, r0, r8, r1
   83806:	fa1f fc85 	uxth.w	ip, r5
   8380a:	fb0c f308 	mul.w	r3, ip, r8
   8380e:	ea49 0907 	orr.w	r9, r9, r7
   83812:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83816:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8381a:	428b      	cmp	r3, r1
   8381c:	fa06 f602 	lsl.w	r6, r6, r2
   83820:	d908      	bls.n	83834 <__divdi3+0x1a0>
   83822:	1949      	adds	r1, r1, r5
   83824:	f108 32ff 	add.w	r2, r8, #4294967295
   83828:	d27a      	bcs.n	83920 <__divdi3+0x28c>
   8382a:	428b      	cmp	r3, r1
   8382c:	d978      	bls.n	83920 <__divdi3+0x28c>
   8382e:	f1a8 0802 	sub.w	r8, r8, #2
   83832:	4429      	add	r1, r5
   83834:	1ac9      	subs	r1, r1, r3
   83836:	fbb1 f3f0 	udiv	r3, r1, r0
   8383a:	fb00 1713 	mls	r7, r0, r3, r1
   8383e:	fb0c f203 	mul.w	r2, ip, r3
   83842:	fa1f f989 	uxth.w	r9, r9
   83846:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8384a:	42ba      	cmp	r2, r7
   8384c:	d907      	bls.n	8385e <__divdi3+0x1ca>
   8384e:	197f      	adds	r7, r7, r5
   83850:	f103 31ff 	add.w	r1, r3, #4294967295
   83854:	d260      	bcs.n	83918 <__divdi3+0x284>
   83856:	42ba      	cmp	r2, r7
   83858:	d95e      	bls.n	83918 <__divdi3+0x284>
   8385a:	3b02      	subs	r3, #2
   8385c:	442f      	add	r7, r5
   8385e:	1abf      	subs	r7, r7, r2
   83860:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83864:	e78c      	b.n	83780 <__divdi3+0xec>
   83866:	f1c8 0220 	rsb	r2, r8, #32
   8386a:	fa25 f102 	lsr.w	r1, r5, r2
   8386e:	fa03 fc08 	lsl.w	ip, r3, r8
   83872:	fa27 f302 	lsr.w	r3, r7, r2
   83876:	fa20 f202 	lsr.w	r2, r0, r2
   8387a:	fa07 f708 	lsl.w	r7, r7, r8
   8387e:	ea41 0c0c 	orr.w	ip, r1, ip
   83882:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83886:	fbb3 f1f9 	udiv	r1, r3, r9
   8388a:	fb09 3311 	mls	r3, r9, r1, r3
   8388e:	fa1f fa8c 	uxth.w	sl, ip
   83892:	fb0a fb01 	mul.w	fp, sl, r1
   83896:	4317      	orrs	r7, r2
   83898:	0c3a      	lsrs	r2, r7, #16
   8389a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8389e:	459b      	cmp	fp, r3
   838a0:	fa05 f008 	lsl.w	r0, r5, r8
   838a4:	d908      	bls.n	838b8 <__divdi3+0x224>
   838a6:	eb13 030c 	adds.w	r3, r3, ip
   838aa:	f101 32ff 	add.w	r2, r1, #4294967295
   838ae:	d235      	bcs.n	8391c <__divdi3+0x288>
   838b0:	459b      	cmp	fp, r3
   838b2:	d933      	bls.n	8391c <__divdi3+0x288>
   838b4:	3902      	subs	r1, #2
   838b6:	4463      	add	r3, ip
   838b8:	ebcb 0303 	rsb	r3, fp, r3
   838bc:	fbb3 f2f9 	udiv	r2, r3, r9
   838c0:	fb09 3312 	mls	r3, r9, r2, r3
   838c4:	fb0a fa02 	mul.w	sl, sl, r2
   838c8:	b2bf      	uxth	r7, r7
   838ca:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   838ce:	45ba      	cmp	sl, r7
   838d0:	d908      	bls.n	838e4 <__divdi3+0x250>
   838d2:	eb17 070c 	adds.w	r7, r7, ip
   838d6:	f102 33ff 	add.w	r3, r2, #4294967295
   838da:	d21b      	bcs.n	83914 <__divdi3+0x280>
   838dc:	45ba      	cmp	sl, r7
   838de:	d919      	bls.n	83914 <__divdi3+0x280>
   838e0:	3a02      	subs	r2, #2
   838e2:	4467      	add	r7, ip
   838e4:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   838e8:	fba5 0100 	umull	r0, r1, r5, r0
   838ec:	ebca 0707 	rsb	r7, sl, r7
   838f0:	428f      	cmp	r7, r1
   838f2:	f04f 0300 	mov.w	r3, #0
   838f6:	d30a      	bcc.n	8390e <__divdi3+0x27a>
   838f8:	d005      	beq.n	83906 <__divdi3+0x272>
   838fa:	462a      	mov	r2, r5
   838fc:	e71c      	b.n	83738 <__divdi3+0xa4>
   838fe:	4662      	mov	r2, ip
   83900:	e6fd      	b.n	836fe <__divdi3+0x6a>
   83902:	463b      	mov	r3, r7
   83904:	e710      	b.n	83728 <__divdi3+0x94>
   83906:	fa06 f608 	lsl.w	r6, r6, r8
   8390a:	4286      	cmp	r6, r0
   8390c:	d2f5      	bcs.n	838fa <__divdi3+0x266>
   8390e:	1e6a      	subs	r2, r5, #1
   83910:	2300      	movs	r3, #0
   83912:	e711      	b.n	83738 <__divdi3+0xa4>
   83914:	461a      	mov	r2, r3
   83916:	e7e5      	b.n	838e4 <__divdi3+0x250>
   83918:	460b      	mov	r3, r1
   8391a:	e7a0      	b.n	8385e <__divdi3+0x1ca>
   8391c:	4611      	mov	r1, r2
   8391e:	e7cb      	b.n	838b8 <__divdi3+0x224>
   83920:	4690      	mov	r8, r2
   83922:	e787      	b.n	83834 <__divdi3+0x1a0>
   83924:	4643      	mov	r3, r8
   83926:	4642      	mov	r2, r8
   83928:	e706      	b.n	83738 <__divdi3+0xa4>
   8392a:	3a02      	subs	r2, #2
   8392c:	e750      	b.n	837d0 <__divdi3+0x13c>
   8392e:	3902      	subs	r1, #2
   83930:	442f      	add	r7, r5
   83932:	e739      	b.n	837a8 <__divdi3+0x114>

00083934 <__udivdi3>:
   83934:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83938:	4614      	mov	r4, r2
   8393a:	4605      	mov	r5, r0
   8393c:	460e      	mov	r6, r1
   8393e:	2b00      	cmp	r3, #0
   83940:	d143      	bne.n	839ca <__udivdi3+0x96>
   83942:	428a      	cmp	r2, r1
   83944:	d953      	bls.n	839ee <__udivdi3+0xba>
   83946:	fab2 f782 	clz	r7, r2
   8394a:	b157      	cbz	r7, 83962 <__udivdi3+0x2e>
   8394c:	f1c7 0620 	rsb	r6, r7, #32
   83950:	fa20 f606 	lsr.w	r6, r0, r6
   83954:	fa01 f307 	lsl.w	r3, r1, r7
   83958:	fa02 f407 	lsl.w	r4, r2, r7
   8395c:	fa00 f507 	lsl.w	r5, r0, r7
   83960:	431e      	orrs	r6, r3
   83962:	0c21      	lsrs	r1, r4, #16
   83964:	fbb6 f2f1 	udiv	r2, r6, r1
   83968:	fb01 6612 	mls	r6, r1, r2, r6
   8396c:	b2a0      	uxth	r0, r4
   8396e:	fb00 f302 	mul.w	r3, r0, r2
   83972:	0c2f      	lsrs	r7, r5, #16
   83974:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83978:	42b3      	cmp	r3, r6
   8397a:	d909      	bls.n	83990 <__udivdi3+0x5c>
   8397c:	1936      	adds	r6, r6, r4
   8397e:	f102 37ff 	add.w	r7, r2, #4294967295
   83982:	f080 80fd 	bcs.w	83b80 <__udivdi3+0x24c>
   83986:	42b3      	cmp	r3, r6
   83988:	f240 80fa 	bls.w	83b80 <__udivdi3+0x24c>
   8398c:	3a02      	subs	r2, #2
   8398e:	4426      	add	r6, r4
   83990:	1af6      	subs	r6, r6, r3
   83992:	fbb6 f3f1 	udiv	r3, r6, r1
   83996:	fb01 6113 	mls	r1, r1, r3, r6
   8399a:	fb00 f003 	mul.w	r0, r0, r3
   8399e:	b2ad      	uxth	r5, r5
   839a0:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   839a4:	4288      	cmp	r0, r1
   839a6:	d908      	bls.n	839ba <__udivdi3+0x86>
   839a8:	1909      	adds	r1, r1, r4
   839aa:	f103 36ff 	add.w	r6, r3, #4294967295
   839ae:	f080 80e9 	bcs.w	83b84 <__udivdi3+0x250>
   839b2:	4288      	cmp	r0, r1
   839b4:	f240 80e6 	bls.w	83b84 <__udivdi3+0x250>
   839b8:	3b02      	subs	r3, #2
   839ba:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   839be:	2300      	movs	r3, #0
   839c0:	4610      	mov	r0, r2
   839c2:	4619      	mov	r1, r3
   839c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   839c8:	4770      	bx	lr
   839ca:	428b      	cmp	r3, r1
   839cc:	d84c      	bhi.n	83a68 <__udivdi3+0x134>
   839ce:	fab3 f683 	clz	r6, r3
   839d2:	2e00      	cmp	r6, #0
   839d4:	d14f      	bne.n	83a76 <__udivdi3+0x142>
   839d6:	428b      	cmp	r3, r1
   839d8:	d302      	bcc.n	839e0 <__udivdi3+0xac>
   839da:	4282      	cmp	r2, r0
   839dc:	f200 80dd 	bhi.w	83b9a <__udivdi3+0x266>
   839e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   839e4:	2300      	movs	r3, #0
   839e6:	2201      	movs	r2, #1
   839e8:	4610      	mov	r0, r2
   839ea:	4619      	mov	r1, r3
   839ec:	4770      	bx	lr
   839ee:	b912      	cbnz	r2, 839f6 <__udivdi3+0xc2>
   839f0:	2401      	movs	r4, #1
   839f2:	fbb4 f4f2 	udiv	r4, r4, r2
   839f6:	fab4 f284 	clz	r2, r4
   839fa:	2a00      	cmp	r2, #0
   839fc:	f040 8082 	bne.w	83b04 <__udivdi3+0x1d0>
   83a00:	1b09      	subs	r1, r1, r4
   83a02:	0c26      	lsrs	r6, r4, #16
   83a04:	b2a7      	uxth	r7, r4
   83a06:	2301      	movs	r3, #1
   83a08:	fbb1 f0f6 	udiv	r0, r1, r6
   83a0c:	fb06 1110 	mls	r1, r6, r0, r1
   83a10:	fb07 f200 	mul.w	r2, r7, r0
   83a14:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83a18:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83a1c:	428a      	cmp	r2, r1
   83a1e:	d907      	bls.n	83a30 <__udivdi3+0xfc>
   83a20:	1909      	adds	r1, r1, r4
   83a22:	f100 3cff 	add.w	ip, r0, #4294967295
   83a26:	d202      	bcs.n	83a2e <__udivdi3+0xfa>
   83a28:	428a      	cmp	r2, r1
   83a2a:	f200 80c8 	bhi.w	83bbe <__udivdi3+0x28a>
   83a2e:	4660      	mov	r0, ip
   83a30:	1a89      	subs	r1, r1, r2
   83a32:	fbb1 f2f6 	udiv	r2, r1, r6
   83a36:	fb06 1112 	mls	r1, r6, r2, r1
   83a3a:	fb07 f702 	mul.w	r7, r7, r2
   83a3e:	b2ad      	uxth	r5, r5
   83a40:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83a44:	42af      	cmp	r7, r5
   83a46:	d908      	bls.n	83a5a <__udivdi3+0x126>
   83a48:	192c      	adds	r4, r5, r4
   83a4a:	f102 31ff 	add.w	r1, r2, #4294967295
   83a4e:	f080 809b 	bcs.w	83b88 <__udivdi3+0x254>
   83a52:	42a7      	cmp	r7, r4
   83a54:	f240 8098 	bls.w	83b88 <__udivdi3+0x254>
   83a58:	3a02      	subs	r2, #2
   83a5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83a5e:	4610      	mov	r0, r2
   83a60:	4619      	mov	r1, r3
   83a62:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a66:	4770      	bx	lr
   83a68:	2300      	movs	r3, #0
   83a6a:	461a      	mov	r2, r3
   83a6c:	4610      	mov	r0, r2
   83a6e:	4619      	mov	r1, r3
   83a70:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a74:	4770      	bx	lr
   83a76:	f1c6 0520 	rsb	r5, r6, #32
   83a7a:	fa22 f705 	lsr.w	r7, r2, r5
   83a7e:	fa03 f406 	lsl.w	r4, r3, r6
   83a82:	fa21 f305 	lsr.w	r3, r1, r5
   83a86:	fa01 fb06 	lsl.w	fp, r1, r6
   83a8a:	fa20 f505 	lsr.w	r5, r0, r5
   83a8e:	433c      	orrs	r4, r7
   83a90:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83a94:	fbb3 fcf8 	udiv	ip, r3, r8
   83a98:	fb08 331c 	mls	r3, r8, ip, r3
   83a9c:	fa1f f984 	uxth.w	r9, r4
   83aa0:	fb09 fa0c 	mul.w	sl, r9, ip
   83aa4:	ea45 0b0b 	orr.w	fp, r5, fp
   83aa8:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83aac:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83ab0:	459a      	cmp	sl, r3
   83ab2:	fa02 f206 	lsl.w	r2, r2, r6
   83ab6:	d904      	bls.n	83ac2 <__udivdi3+0x18e>
   83ab8:	191b      	adds	r3, r3, r4
   83aba:	f10c 35ff 	add.w	r5, ip, #4294967295
   83abe:	d36f      	bcc.n	83ba0 <__udivdi3+0x26c>
   83ac0:	46ac      	mov	ip, r5
   83ac2:	ebca 0303 	rsb	r3, sl, r3
   83ac6:	fbb3 f5f8 	udiv	r5, r3, r8
   83aca:	fb08 3315 	mls	r3, r8, r5, r3
   83ace:	fb09 f905 	mul.w	r9, r9, r5
   83ad2:	fa1f fb8b 	uxth.w	fp, fp
   83ad6:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83ada:	45b9      	cmp	r9, r7
   83adc:	d904      	bls.n	83ae8 <__udivdi3+0x1b4>
   83ade:	193f      	adds	r7, r7, r4
   83ae0:	f105 33ff 	add.w	r3, r5, #4294967295
   83ae4:	d362      	bcc.n	83bac <__udivdi3+0x278>
   83ae6:	461d      	mov	r5, r3
   83ae8:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83aec:	fbac 2302 	umull	r2, r3, ip, r2
   83af0:	ebc9 0707 	rsb	r7, r9, r7
   83af4:	429f      	cmp	r7, r3
   83af6:	f04f 0500 	mov.w	r5, #0
   83afa:	d34a      	bcc.n	83b92 <__udivdi3+0x25e>
   83afc:	d046      	beq.n	83b8c <__udivdi3+0x258>
   83afe:	4662      	mov	r2, ip
   83b00:	462b      	mov	r3, r5
   83b02:	e75d      	b.n	839c0 <__udivdi3+0x8c>
   83b04:	4094      	lsls	r4, r2
   83b06:	f1c2 0920 	rsb	r9, r2, #32
   83b0a:	fa21 fc09 	lsr.w	ip, r1, r9
   83b0e:	4091      	lsls	r1, r2
   83b10:	fa20 f909 	lsr.w	r9, r0, r9
   83b14:	0c26      	lsrs	r6, r4, #16
   83b16:	fbbc f8f6 	udiv	r8, ip, r6
   83b1a:	fb06 cc18 	mls	ip, r6, r8, ip
   83b1e:	b2a7      	uxth	r7, r4
   83b20:	fb07 f308 	mul.w	r3, r7, r8
   83b24:	ea49 0901 	orr.w	r9, r9, r1
   83b28:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83b2c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83b30:	4563      	cmp	r3, ip
   83b32:	fa00 f502 	lsl.w	r5, r0, r2
   83b36:	d909      	bls.n	83b4c <__udivdi3+0x218>
   83b38:	eb1c 0c04 	adds.w	ip, ip, r4
   83b3c:	f108 32ff 	add.w	r2, r8, #4294967295
   83b40:	d23b      	bcs.n	83bba <__udivdi3+0x286>
   83b42:	4563      	cmp	r3, ip
   83b44:	d939      	bls.n	83bba <__udivdi3+0x286>
   83b46:	f1a8 0802 	sub.w	r8, r8, #2
   83b4a:	44a4      	add	ip, r4
   83b4c:	ebc3 0c0c 	rsb	ip, r3, ip
   83b50:	fbbc f3f6 	udiv	r3, ip, r6
   83b54:	fb06 c113 	mls	r1, r6, r3, ip
   83b58:	fb07 f203 	mul.w	r2, r7, r3
   83b5c:	fa1f f989 	uxth.w	r9, r9
   83b60:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83b64:	428a      	cmp	r2, r1
   83b66:	d907      	bls.n	83b78 <__udivdi3+0x244>
   83b68:	1909      	adds	r1, r1, r4
   83b6a:	f103 30ff 	add.w	r0, r3, #4294967295
   83b6e:	d222      	bcs.n	83bb6 <__udivdi3+0x282>
   83b70:	428a      	cmp	r2, r1
   83b72:	d920      	bls.n	83bb6 <__udivdi3+0x282>
   83b74:	3b02      	subs	r3, #2
   83b76:	4421      	add	r1, r4
   83b78:	1a89      	subs	r1, r1, r2
   83b7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83b7e:	e743      	b.n	83a08 <__udivdi3+0xd4>
   83b80:	463a      	mov	r2, r7
   83b82:	e705      	b.n	83990 <__udivdi3+0x5c>
   83b84:	4633      	mov	r3, r6
   83b86:	e718      	b.n	839ba <__udivdi3+0x86>
   83b88:	460a      	mov	r2, r1
   83b8a:	e766      	b.n	83a5a <__udivdi3+0x126>
   83b8c:	40b0      	lsls	r0, r6
   83b8e:	4290      	cmp	r0, r2
   83b90:	d2b5      	bcs.n	83afe <__udivdi3+0x1ca>
   83b92:	f10c 32ff 	add.w	r2, ip, #4294967295
   83b96:	2300      	movs	r3, #0
   83b98:	e712      	b.n	839c0 <__udivdi3+0x8c>
   83b9a:	4633      	mov	r3, r6
   83b9c:	4632      	mov	r2, r6
   83b9e:	e70f      	b.n	839c0 <__udivdi3+0x8c>
   83ba0:	459a      	cmp	sl, r3
   83ba2:	d98d      	bls.n	83ac0 <__udivdi3+0x18c>
   83ba4:	f1ac 0c02 	sub.w	ip, ip, #2
   83ba8:	4423      	add	r3, r4
   83baa:	e78a      	b.n	83ac2 <__udivdi3+0x18e>
   83bac:	45b9      	cmp	r9, r7
   83bae:	d99a      	bls.n	83ae6 <__udivdi3+0x1b2>
   83bb0:	3d02      	subs	r5, #2
   83bb2:	4427      	add	r7, r4
   83bb4:	e798      	b.n	83ae8 <__udivdi3+0x1b4>
   83bb6:	4603      	mov	r3, r0
   83bb8:	e7de      	b.n	83b78 <__udivdi3+0x244>
   83bba:	4690      	mov	r8, r2
   83bbc:	e7c6      	b.n	83b4c <__udivdi3+0x218>
   83bbe:	3802      	subs	r0, #2
   83bc0:	4421      	add	r1, r4
   83bc2:	e735      	b.n	83a30 <__udivdi3+0xfc>
   83bc4:	004a4548 	.word	0x004a4548
   83bc8:	00000043 	.word	0x00000043

00083bcc <_global_impure_ptr>:
   83bcc:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   83bdc:	46454443 00000000 33323130 37363534     CDEF....01234567
   83bec:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83bfc:	0000296c                                l)..

00083c00 <zeroes.6721>:
   83c00:	30303030 30303030 30303030 30303030     0000000000000000

00083c10 <blanks.6720>:
   83c10:	20202020 20202020 20202020 20202020                     

00083c20 <_init>:
   83c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c22:	bf00      	nop
   83c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83c26:	bc08      	pop	{r3}
   83c28:	469e      	mov	lr, r3
   83c2a:	4770      	bx	lr

00083c2c <__init_array_start>:
   83c2c:	00081c69 	.word	0x00081c69

00083c30 <__frame_dummy_init_array_entry>:
   83c30:	00080119                                ....

00083c34 <_fini>:
   83c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c36:	bf00      	nop
   83c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83c3a:	bc08      	pop	{r3}
   83c3c:	469e      	mov	lr, r3
   83c3e:	4770      	bx	lr

00083c40 <__fini_array_start>:
   83c40:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070134 	.word	0x20070134

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <Kp>:
2007012c:	00000004                                ....

20070130 <speed>:
20070130:	00000672                                r...

20070134 <SystemCoreClock>:
20070134:	003d0900                                ..=.

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
2007016c:	00083bc8 00000000 00000000 00000000     .;..............
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <_impure_ptr>:
20070560:	20070138                                8.. 

20070564 <lc_ctype_charset>:
20070564:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070584 <__mb_cur_max>:
20070584:	00000001                                ....

20070588 <__malloc_av_>:
	...
20070590:	20070588 20070588 20070590 20070590     ... ... ... ... 
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 

20070990 <__malloc_trim_threshold>:
20070990:	00020000                                ....

20070994 <__malloc_sbrk_base>:
20070994:	ffffffff                                ....

20070998 <__wctomb>:
20070998:	000833c9                                .3..
