<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : DRAM Timings 2 Register - dramtiming2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : DRAM Timings 2 Register - dramtiming2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register implements JEDEC standardized timing parameters. It should be programmed in clock cycles, for the value specified by the memory vendor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[12:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">Refresh Interval</a> </td></tr>
<tr>
<td align="left">[16:13] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">Activate to Read or Write Delay</a> </td></tr>
<tr>
<td align="left">[20:17] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">Row Precharge Time</a> </td></tr>
<tr>
<td align="left">[24:21] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">Write Recovery Time</a> </td></tr>
<tr>
<td align="left">[28:25] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">Write to Read Time</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Refresh Interval - trefi </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp84e6ce093f66ea4e8e38ed1b906172bd"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING2_TREFI"></a></p>
<p>The refresh interval timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0ebf2551f0d4d9b59dbb4a84dfba7d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga0ebf2551f0d4d9b59dbb4a84dfba7d78">ALT_SDR_CTL_DRAMTIMING2_TREFI_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0ebf2551f0d4d9b59dbb4a84dfba7d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ad8dab1ba72fdaed38e01047a81a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga77ad8dab1ba72fdaed38e01047a81a34">ALT_SDR_CTL_DRAMTIMING2_TREFI_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga77ad8dab1ba72fdaed38e01047a81a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb3d3b21e988a4addca455feacb2128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga8fb3d3b21e988a4addca455feacb2128">ALT_SDR_CTL_DRAMTIMING2_TREFI_WIDTH</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga8fb3d3b21e988a4addca455feacb2128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c378345ede72d8feee8beda5401383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga77c378345ede72d8feee8beda5401383">ALT_SDR_CTL_DRAMTIMING2_TREFI_SET_MSK</a>&#160;&#160;&#160;0x00001fff</td></tr>
<tr class="separator:ga77c378345ede72d8feee8beda5401383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a901b8dfff06e0cb85bd80011e6f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaf1a901b8dfff06e0cb85bd80011e6f0c">ALT_SDR_CTL_DRAMTIMING2_TREFI_CLR_MSK</a>&#160;&#160;&#160;0xffffe000</td></tr>
<tr class="separator:gaf1a901b8dfff06e0cb85bd80011e6f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4898f9759a811f539bbaf576eba5e67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga4898f9759a811f539bbaf576eba5e67c">ALT_SDR_CTL_DRAMTIMING2_TREFI_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4898f9759a811f539bbaf576eba5e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23879754647898587fa3d11e35ec4306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga23879754647898587fa3d11e35ec4306">ALT_SDR_CTL_DRAMTIMING2_TREFI_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001fff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga23879754647898587fa3d11e35ec4306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b795486bbcdda11412c4e49bf8817e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga59b795486bbcdda11412c4e49bf8817e">ALT_SDR_CTL_DRAMTIMING2_TREFI_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00001fff)</td></tr>
<tr class="separator:ga59b795486bbcdda11412c4e49bf8817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Activate to Read or Write Delay - trcd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ccc53f1e4b2315dd3566b12653c2714"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING2_TRCD"></a></p>
<p>The activate to read/write timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeae2bcc2a4ce41b311a3ddcf52958f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaeae2bcc2a4ce41b311a3ddcf52958f1c">ALT_SDR_CTL_DRAMTIMING2_TRCD_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaeae2bcc2a4ce41b311a3ddcf52958f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e726124bf78f8ebef7d13aad85579fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga7e726124bf78f8ebef7d13aad85579fa">ALT_SDR_CTL_DRAMTIMING2_TRCD_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7e726124bf78f8ebef7d13aad85579fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5355fe6e2ce5878497e5d4b2e995893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gad5355fe6e2ce5878497e5d4b2e995893">ALT_SDR_CTL_DRAMTIMING2_TRCD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad5355fe6e2ce5878497e5d4b2e995893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd6c4785de67f2464185c6c579ed61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gacadd6c4785de67f2464185c6c579ed61">ALT_SDR_CTL_DRAMTIMING2_TRCD_SET_MSK</a>&#160;&#160;&#160;0x0001e000</td></tr>
<tr class="separator:gacadd6c4785de67f2464185c6c579ed61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd9213570ed57c9fdb691702efad2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga2dd9213570ed57c9fdb691702efad2ef">ALT_SDR_CTL_DRAMTIMING2_TRCD_CLR_MSK</a>&#160;&#160;&#160;0xfffe1fff</td></tr>
<tr class="separator:ga2dd9213570ed57c9fdb691702efad2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe07628f2708db24e8d7357ae9e75612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gafe07628f2708db24e8d7357ae9e75612">ALT_SDR_CTL_DRAMTIMING2_TRCD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafe07628f2708db24e8d7357ae9e75612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af2e15af25cd097fc2a70530a232aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga5af2e15af25cd097fc2a70530a232aa8">ALT_SDR_CTL_DRAMTIMING2_TRCD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0001e000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga5af2e15af25cd097fc2a70530a232aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef363c43986fe40e4a8b946bb7f5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga8ef363c43986fe40e4a8b946bb7f5f5c">ALT_SDR_CTL_DRAMTIMING2_TRCD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0001e000)</td></tr>
<tr class="separator:ga8ef363c43986fe40e4a8b946bb7f5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Row Precharge Time - trp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp37633d6f216b90d75bd7b4a111c1f26c"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING2_TRP"></a></p>
<p>The precharge to activate timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8cd7502c09e7663178f8482b3be78c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga8cd7502c09e7663178f8482b3be78c52">ALT_SDR_CTL_DRAMTIMING2_TRP_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga8cd7502c09e7663178f8482b3be78c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80566bf77761037757e208f2a86ecc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga80566bf77761037757e208f2a86ecc64">ALT_SDR_CTL_DRAMTIMING2_TRP_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga80566bf77761037757e208f2a86ecc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ea14f781fe984296cdcfb0b5d3d4b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga38ea14f781fe984296cdcfb0b5d3d4b1">ALT_SDR_CTL_DRAMTIMING2_TRP_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga38ea14f781fe984296cdcfb0b5d3d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241537b024963d597d8129e0a57938a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga241537b024963d597d8129e0a57938a5">ALT_SDR_CTL_DRAMTIMING2_TRP_SET_MSK</a>&#160;&#160;&#160;0x001e0000</td></tr>
<tr class="separator:ga241537b024963d597d8129e0a57938a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78774902f7682584a00e2ce7770a0f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga78774902f7682584a00e2ce7770a0f25">ALT_SDR_CTL_DRAMTIMING2_TRP_CLR_MSK</a>&#160;&#160;&#160;0xffe1ffff</td></tr>
<tr class="separator:ga78774902f7682584a00e2ce7770a0f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae770bc70b9b0652bf531e3fc4b78db1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gae770bc70b9b0652bf531e3fc4b78db1b">ALT_SDR_CTL_DRAMTIMING2_TRP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae770bc70b9b0652bf531e3fc4b78db1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5426d17f59e29d51ddebc1f3bcbdcb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga5426d17f59e29d51ddebc1f3bcbdcb05">ALT_SDR_CTL_DRAMTIMING2_TRP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001e0000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga5426d17f59e29d51ddebc1f3bcbdcb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac632244dad4dbf7eed66a18d8f8324e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gac632244dad4dbf7eed66a18d8f8324e1">ALT_SDR_CTL_DRAMTIMING2_TRP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x001e0000)</td></tr>
<tr class="separator:gac632244dad4dbf7eed66a18d8f8324e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Write Recovery Time - twr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0d55adbf118d98d4afab9280e6cbe3ba"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING2_TWR"></a></p>
<p>The write recovery timing.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3f947ea02b3e0c670d965a9eff758103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga3f947ea02b3e0c670d965a9eff758103">ALT_SDR_CTL_DRAMTIMING2_TWR_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga3f947ea02b3e0c670d965a9eff758103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012d4f9427dee970c6262a797bbca1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga012d4f9427dee970c6262a797bbca1d4">ALT_SDR_CTL_DRAMTIMING2_TWR_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga012d4f9427dee970c6262a797bbca1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c95e8b1fab0228e7320d891d696ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga766c95e8b1fab0228e7320d891d696ab">ALT_SDR_CTL_DRAMTIMING2_TWR_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga766c95e8b1fab0228e7320d891d696ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba532e4e74da2806af947946600d0d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaba532e4e74da2806af947946600d0d95">ALT_SDR_CTL_DRAMTIMING2_TWR_SET_MSK</a>&#160;&#160;&#160;0x01e00000</td></tr>
<tr class="separator:gaba532e4e74da2806af947946600d0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a139f8295e4c107205ca0a6b15c9613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga4a139f8295e4c107205ca0a6b15c9613">ALT_SDR_CTL_DRAMTIMING2_TWR_CLR_MSK</a>&#160;&#160;&#160;0xfe1fffff</td></tr>
<tr class="separator:ga4a139f8295e4c107205ca0a6b15c9613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a670898558be175f5139d4a7a67fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga27a670898558be175f5139d4a7a67fdb">ALT_SDR_CTL_DRAMTIMING2_TWR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga27a670898558be175f5139d4a7a67fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96f65f4c8f21db07df6f07b9bcf6dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaf96f65f4c8f21db07df6f07b9bcf6dbc">ALT_SDR_CTL_DRAMTIMING2_TWR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01e00000) &gt;&gt; 21)</td></tr>
<tr class="separator:gaf96f65f4c8f21db07df6f07b9bcf6dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964828aba15d5dcbab0d866a666cd9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga964828aba15d5dcbab0d866a666cd9e2">ALT_SDR_CTL_DRAMTIMING2_TWR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x01e00000)</td></tr>
<tr class="separator:ga964828aba15d5dcbab0d866a666cd9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Write to Read Time - twtr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp10235859901351dafc5af8d614f02d02"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING2_TWTR"></a></p>
<p>The write to read timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf322cf1a674b21dbfce1042f8716a6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaf322cf1a674b21dbfce1042f8716a6ec">ALT_SDR_CTL_DRAMTIMING2_TWTR_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gaf322cf1a674b21dbfce1042f8716a6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47e4b441f89932a3171e0d54a3d7cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gab47e4b441f89932a3171e0d54a3d7cca">ALT_SDR_CTL_DRAMTIMING2_TWTR_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gab47e4b441f89932a3171e0d54a3d7cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b2e8e7613b487b97e7ac922176d2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga40b2e8e7613b487b97e7ac922176d2bf">ALT_SDR_CTL_DRAMTIMING2_TWTR_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga40b2e8e7613b487b97e7ac922176d2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cfd18ac19c2bff94ec7ca7d71f1c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gae3cfd18ac19c2bff94ec7ca7d71f1c6b">ALT_SDR_CTL_DRAMTIMING2_TWTR_SET_MSK</a>&#160;&#160;&#160;0x1e000000</td></tr>
<tr class="separator:gae3cfd18ac19c2bff94ec7ca7d71f1c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ad80bc1c9b900d944cfaf642bd09f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaa8ad80bc1c9b900d944cfaf642bd09f2">ALT_SDR_CTL_DRAMTIMING2_TWTR_CLR_MSK</a>&#160;&#160;&#160;0xe1ffffff</td></tr>
<tr class="separator:gaa8ad80bc1c9b900d944cfaf642bd09f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15279799a0fe892b88cafa454535585f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga15279799a0fe892b88cafa454535585f">ALT_SDR_CTL_DRAMTIMING2_TWTR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga15279799a0fe892b88cafa454535585f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa0a2fdc0803e6dc1b3c1f55e854ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga5aa0a2fdc0803e6dc1b3c1f55e854ca9">ALT_SDR_CTL_DRAMTIMING2_TWTR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x1e000000) &gt;&gt; 25)</td></tr>
<tr class="separator:ga5aa0a2fdc0803e6dc1b3c1f55e854ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262fb3ba90bd1b4647a5a37d7df45c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga262fb3ba90bd1b4647a5a37d7df45c23">ALT_SDR_CTL_DRAMTIMING2_TWTR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x1e000000)</td></tr>
<tr class="separator:ga262fb3ba90bd1b4647a5a37d7df45c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s">ALT_SDR_CTL_DRAMTIMING2_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaed113838c8106e527cbed9ea852f9b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#gaed113838c8106e527cbed9ea852f9b31">ALT_SDR_CTL_DRAMTIMING2_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaed113838c8106e527cbed9ea852f9b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8f905fd07f3d44862cb530327691d111"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s">ALT_SDR_CTL_DRAMTIMING2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga8f905fd07f3d44862cb530327691d111">ALT_SDR_CTL_DRAMTIMING2_t</a></td></tr>
<tr class="separator:ga8f905fd07f3d44862cb530327691d111"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMTIMING2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html">ALT_SDR_CTL_DRAMTIMING2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a13b43d6bb84c29165103fc1b2d337b12"></a>uint32_t</td>
<td class="fieldname">
trefi: 13</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">Refresh Interval</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27a8ec232a0e2c310fd9bee42aa7ce70"></a>uint32_t</td>
<td class="fieldname">
trcd: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">Activate to Read or Write Delay</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a22275f09595f6c8531d16f90e0f3c418"></a>uint32_t</td>
<td class="fieldname">
trp: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">Row Precharge Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aefbcd0ec82a114316367f744f932a0ed"></a>uint32_t</td>
<td class="fieldname">
twr: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">Write Recovery Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3137a417c3f4088b8734534471c8bcb0"></a>uint32_t</td>
<td class="fieldname">
twtr: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">Write to Read Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adf3b3b5bcc3ba98ca5c685997b7f0e06"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga0ebf2551f0d4d9b59dbb4a84dfba7d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77ad8dab1ba72fdaed38e01047a81a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fb3d3b21e988a4addca455feacb2128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_WIDTH&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77c378345ede72d8feee8beda5401383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_SET_MSK&#160;&#160;&#160;0x00001fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1a901b8dfff06e0cb85bd80011e6f0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_CLR_MSK&#160;&#160;&#160;0xffffe000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4898f9759a811f539bbaf576eba5e67c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga23879754647898587fa3d11e35ec4306"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001fff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga59b795486bbcdda11412c4e49bf8817e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TREFI_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00001fff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TREFI">ALT_SDR_CTL_DRAMTIMING2_TREFI</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeae2bcc2a4ce41b311a3ddcf52958f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e726124bf78f8ebef7d13aad85579fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5355fe6e2ce5878497e5d4b2e995893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacadd6c4785de67f2464185c6c579ed61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_SET_MSK&#160;&#160;&#160;0x0001e000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2dd9213570ed57c9fdb691702efad2ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_CLR_MSK&#160;&#160;&#160;0xfffe1fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafe07628f2708db24e8d7357ae9e75612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga5af2e15af25cd097fc2a70530a232aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0001e000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8ef363c43986fe40e4a8b946bb7f5f5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRCD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0001e000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRCD">ALT_SDR_CTL_DRAMTIMING2_TRCD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8cd7502c09e7663178f8482b3be78c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80566bf77761037757e208f2a86ecc64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38ea14f781fe984296cdcfb0b5d3d4b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga241537b024963d597d8129e0a57938a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_SET_MSK&#160;&#160;&#160;0x001e0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78774902f7682584a00e2ce7770a0f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_CLR_MSK&#160;&#160;&#160;0xffe1ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae770bc70b9b0652bf531e3fc4b78db1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga5426d17f59e29d51ddebc1f3bcbdcb05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001e0000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac632244dad4dbf7eed66a18d8f8324e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TRP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x001e0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TRP">ALT_SDR_CTL_DRAMTIMING2_TRP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3f947ea02b3e0c670d965a9eff758103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga012d4f9427dee970c6262a797bbca1d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga766c95e8b1fab0228e7320d891d696ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba532e4e74da2806af947946600d0d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_SET_MSK&#160;&#160;&#160;0x01e00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4a139f8295e4c107205ca0a6b15c9613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_CLR_MSK&#160;&#160;&#160;0xfe1fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27a670898558be175f5139d4a7a67fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaf96f65f4c8f21db07df6f07b9bcf6dbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01e00000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga964828aba15d5dcbab0d866a666cd9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x01e00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWR">ALT_SDR_CTL_DRAMTIMING2_TWR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf322cf1a674b21dbfce1042f8716a6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab47e4b441f89932a3171e0d54a3d7cca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40b2e8e7613b487b97e7ac922176d2bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3cfd18ac19c2bff94ec7ca7d71f1c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_SET_MSK&#160;&#160;&#160;0x1e000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8ad80bc1c9b900d944cfaf642bd09f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_CLR_MSK&#160;&#160;&#160;0xe1ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga15279799a0fe892b88cafa454535585f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga5aa0a2fdc0803e6dc1b3c1f55e854ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x1e000000) &gt;&gt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga262fb3ba90bd1b4647a5a37d7df45c23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_TWTR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x1e000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ALT_SDR_CTL_DRAMTIMING2_TWTR">ALT_SDR_CTL_DRAMTIMING2_TWTR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaed113838c8106e527cbed9ea852f9b31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING2_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html">ALT_SDR_CTL_DRAMTIMING2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8f905fd07f3d44862cb530327691d111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2__s">ALT_SDR_CTL_DRAMTIMING2_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html#ga8f905fd07f3d44862cb530327691d111">ALT_SDR_CTL_DRAMTIMING2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html">ALT_SDR_CTL_DRAMTIMING2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
