{"vcs1":{"timestamp_begin":1684948103.717982836, "rt":2.51, "ut":0.67, "st":0.28}}
{"vcselab":{"timestamp_begin":1684948106.317026487, "rt":1.70, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1684948108.085968954, "rt":0.71, "ut":0.38, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684948103.098251598}
{"VCS_COMP_START_TIME": 1684948103.098251598}
{"VCS_COMP_END_TIME": 1684948110.504374559}
{"VCS_USER_OPTIONS": "BIST_March_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350336}}
{"stitch_vcselab": {"peak_mem": 222372}}
