Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PWM -c PWM --vector_source="D:/Projects/PLIS/PWM/Waveform.vwf" --testbench_file="D:/Projects/PLIS/PWM/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar 17 16:52:03 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PWM -c PWM --vector_source=D:/Projects/PLIS/PWM/Waveform.vwf --testbench_file=D:/Projects/PLIS/PWM/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

g_period[15]" in design

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/Projects/PLIS/PWM/simulation/qsim/" PWM -c PWM

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar 17 16:52:04 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/Projects/PLIS/PWM/simulation/qsim/ PWM -c PWM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file PWM_6_1200mv_85c_slow.vo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_6_1200mv_0c_slow.vo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_min_1200mv_0c_fast.vo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM.vo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_6_1200mv_85c_v_slow.sdo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_6_1200mv_0c_v_slow.sdo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_min_1200mv_0c_v_fast.sdo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file PWM_v.sdo in folder "D:/Projects/PLIS/PWM/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Sun Mar 17 16:52:05 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Projects/PLIS/PWM/simulation/qsim/PWM.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vsim -c -do PWM.do

Reading pref.tcl


# 2020.1


# do PWM.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 16:52:06 on Mar 17,2024
# vlog -work work PWM.vo 

# -- Compiling module PWM

# -- Compiling module hard_block

# 

# Top level modules:
# 	PWM

# End time: 16:52:06 on Mar 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 16:52:06 on Mar 17,2024

# vlog -work work Waveform.vwf.vt 

# -- Compiling module PWM_vlg_vec_tst

# 

# Top level modules:
# 	PWM_vlg_vec_tst

# End time: 16:52:06 on Mar 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.PWM_vlg_vec_tst 
# Start time: 16:52:06 on Mar 17,2024
# Loading work.PWM_vlg_vec_tst
# Loading work.PWM
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from PWM_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from PWM_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /PWM_vlg_vec_tst File: Waveform.vwf.vt

# after#26

# ** Note: $finish    : Waveform.vwf.vt(67)
#    Time: 100 us  Iteration: 0  Instance: /PWM_vlg_vec_tst

# End time: 16:52:07 on Mar 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Projects/PLIS/PWM/Waveform.vwf...

Reading D:/Projects/PLIS/PWM/simulation/qsim/PWM.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Projects/PLIS/PWM/simulation/qsim/PWM_20240317165207.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.