   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_tim.c"
  23              	.Ltext0:
  24              		.file 1 "stm32f10x_tim.c"
 16337              		.align	1
 16338              		.thumb
 16339              		.thumb_func
 16341              	TI2_Config:
 16342              	.LFB115:
   0:stm32f10x_tim.c **** /**
   1:stm32f10x_tim.c ****   ******************************************************************************
   2:stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   3:stm32f10x_tim.c ****   * @author  MCD Application Team
   4:stm32f10x_tim.c ****   * @version V3.1.2
   5:stm32f10x_tim.c ****   * @date    09/28/2009
   6:stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   7:stm32f10x_tim.c ****   ******************************************************************************
   8:stm32f10x_tim.c ****   * @copy
   9:stm32f10x_tim.c ****   *
  10:stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11:stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12:stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13:stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14:stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15:stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16:stm32f10x_tim.c ****   *
  17:stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  18:stm32f10x_tim.c ****   */ 
  19:stm32f10x_tim.c **** 
  20:stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  22:stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  23:stm32f10x_tim.c **** 
  24:stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:stm32f10x_tim.c ****   * @{
  26:stm32f10x_tim.c ****   */
  27:stm32f10x_tim.c **** 
  28:stm32f10x_tim.c **** /** @defgroup TIM 
  29:stm32f10x_tim.c ****   * @brief TIM driver modules
  30:stm32f10x_tim.c ****   * @{
  31:stm32f10x_tim.c ****   */
  32:stm32f10x_tim.c **** 
  33:stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  34:stm32f10x_tim.c ****   * @{
  35:stm32f10x_tim.c ****   */
  36:stm32f10x_tim.c **** 
  37:stm32f10x_tim.c **** /**
  38:stm32f10x_tim.c ****   * @}
  39:stm32f10x_tim.c ****   */
  40:stm32f10x_tim.c **** 
  41:stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  42:stm32f10x_tim.c ****   * @{
  43:stm32f10x_tim.c ****   */
  44:stm32f10x_tim.c **** 
  45:stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  46:stm32f10x_tim.c **** #define CR1_CEN_Set                 ((uint16_t)0x0001)
  47:stm32f10x_tim.c **** #define CR1_CEN_Reset               ((uint16_t)0x03FE)
  48:stm32f10x_tim.c **** #define CR1_UDIS_Set                ((uint16_t)0x0002)
  49:stm32f10x_tim.c **** #define CR1_UDIS_Reset              ((uint16_t)0x03FD)
  50:stm32f10x_tim.c **** #define CR1_URS_Set                 ((uint16_t)0x0004)
  51:stm32f10x_tim.c **** #define CR1_URS_Reset               ((uint16_t)0x03FB)
  52:stm32f10x_tim.c **** #define CR1_OPM_Reset               ((uint16_t)0x03F7)
  53:stm32f10x_tim.c **** #define CR1_CounterMode_Mask        ((uint16_t)0x038F)
  54:stm32f10x_tim.c **** #define CR1_ARPE_Set                ((uint16_t)0x0080)
  55:stm32f10x_tim.c **** #define CR1_ARPE_Reset              ((uint16_t)0x037F)
  56:stm32f10x_tim.c **** #define CR1_CKD_Mask                ((uint16_t)0x00FF)
  57:stm32f10x_tim.c **** #define CR2_CCPC_Set                ((uint16_t)0x0001)
  58:stm32f10x_tim.c **** #define CR2_CCPC_Reset              ((uint16_t)0xFFFE)
  59:stm32f10x_tim.c **** #define CR2_CCUS_Set                ((uint16_t)0x0004)
  60:stm32f10x_tim.c **** #define CR2_CCUS_Reset              ((uint16_t)0xFFFB)
  61:stm32f10x_tim.c **** #define CR2_CCDS_Set                ((uint16_t)0x0008)
  62:stm32f10x_tim.c **** #define CR2_CCDS_Reset              ((uint16_t)0xFFF7)
  63:stm32f10x_tim.c **** #define CR2_MMS_Mask                ((uint16_t)0xFF8F)
  64:stm32f10x_tim.c **** #define CR2_TI1S_Set                ((uint16_t)0x0080)
  65:stm32f10x_tim.c **** #define CR2_TI1S_Reset              ((uint16_t)0xFF7F)
  66:stm32f10x_tim.c **** #define CR2_OIS1_Reset              ((uint16_t)0x7EFF)
  67:stm32f10x_tim.c **** #define CR2_OIS1N_Reset             ((uint16_t)0x7DFF)
  68:stm32f10x_tim.c **** #define CR2_OIS2_Reset              ((uint16_t)0x7BFF)
  69:stm32f10x_tim.c **** #define CR2_OIS2N_Reset             ((uint16_t)0x77FF)
  70:stm32f10x_tim.c **** #define CR2_OIS3_Reset              ((uint16_t)0x6FFF)
  71:stm32f10x_tim.c **** #define CR2_OIS3N_Reset             ((uint16_t)0x5FFF)
  72:stm32f10x_tim.c **** #define CR2_OIS4_Reset              ((uint16_t)0x3FFF)
  73:stm32f10x_tim.c **** #define SMCR_SMS_Mask               ((uint16_t)0xFFF8)
  74:stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF)
  75:stm32f10x_tim.c **** #define SMCR_TS_Mask                ((uint16_t)0xFF8F)
  76:stm32f10x_tim.c **** #define SMCR_MSM_Reset              ((uint16_t)0xFF7F)
  77:stm32f10x_tim.c **** #define SMCR_ECE_Set                ((uint16_t)0x4000)
  78:stm32f10x_tim.c **** #define CCMR_CC13S_Mask             ((uint16_t)0xFFFC)
  79:stm32f10x_tim.c **** #define CCMR_CC24S_Mask             ((uint16_t)0xFCFF)
  80:stm32f10x_tim.c **** #define CCMR_TI13Direct_Set         ((uint16_t)0x0001)
  81:stm32f10x_tim.c **** #define CCMR_TI24Direct_Set         ((uint16_t)0x0100)
  82:stm32f10x_tim.c **** #define CCMR_OC13FE_Reset           ((uint16_t)0xFFFB)
  83:stm32f10x_tim.c **** #define CCMR_OC24FE_Reset           ((uint16_t)0xFBFF)
  84:stm32f10x_tim.c **** #define CCMR_OC13PE_Reset           ((uint16_t)0xFFF7)
  85:stm32f10x_tim.c **** #define CCMR_OC24PE_Reset           ((uint16_t)0xF7FF)
  86:stm32f10x_tim.c **** #define CCMR_OC13M_Mask             ((uint16_t)0xFF8F)
  87:stm32f10x_tim.c **** #define CCMR_OC24M_Mask             ((uint16_t)0x8FFF) 
  88:stm32f10x_tim.c **** #define CCMR_OC13CE_Reset           ((uint16_t)0xFF7F)
  89:stm32f10x_tim.c **** #define CCMR_OC24CE_Reset           ((uint16_t)0x7FFF)
  90:stm32f10x_tim.c **** #define CCMR_IC13PSC_Mask           ((uint16_t)0xFFF3)
  91:stm32f10x_tim.c **** #define CCMR_IC24PSC_Mask           ((uint16_t)0xF3FF)
  92:stm32f10x_tim.c **** #define CCMR_IC13F_Mask             ((uint16_t)0xFF0F)
  93:stm32f10x_tim.c **** #define CCMR_IC24F_Mask             ((uint16_t)0x0FFF)
  94:stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  95:stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)
  96:stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004)
  97:stm32f10x_tim.c **** #define CCER_CC1P_Reset             ((uint16_t)0xFFFD)
  98:stm32f10x_tim.c **** #define CCER_CC2P_Reset             ((uint16_t)0xFFDF)
  99:stm32f10x_tim.c **** #define CCER_CC3P_Reset             ((uint16_t)0xFDFF)
 100:stm32f10x_tim.c **** #define CCER_CC4P_Reset             ((uint16_t)0xDFFF)
 101:stm32f10x_tim.c **** #define CCER_CC1NP_Reset            ((uint16_t)0xFFF7)
 102:stm32f10x_tim.c **** #define CCER_CC2NP_Reset            ((uint16_t)0xFF7F)
 103:stm32f10x_tim.c **** #define CCER_CC3NP_Reset            ((uint16_t)0xF7FF)
 104:stm32f10x_tim.c **** #define CCER_CC1E_Set               ((uint16_t)0x0001)
 105:stm32f10x_tim.c **** #define CCER_CC1E_Reset             ((uint16_t)0xFFFE)
 106:stm32f10x_tim.c **** #define CCER_CC1NE_Reset            ((uint16_t)0xFFFB)
 107:stm32f10x_tim.c **** #define CCER_CC2E_Set               ((uint16_t)0x0010)
 108:stm32f10x_tim.c **** #define CCER_CC2E_Reset             ((uint16_t)0xFFEF)
 109:stm32f10x_tim.c **** #define CCER_CC2NE_Reset            ((uint16_t)0xFFBF)
 110:stm32f10x_tim.c **** #define CCER_CC3E_Set               ((uint16_t)0x0100)
 111:stm32f10x_tim.c **** #define CCER_CC3E_Reset             ((uint16_t)0xFEFF)
 112:stm32f10x_tim.c **** #define CCER_CC3NE_Reset            ((uint16_t)0xFBFF)
 113:stm32f10x_tim.c **** #define CCER_CC4E_Set               ((uint16_t)0x1000)
 114:stm32f10x_tim.c **** #define CCER_CC4E_Reset             ((uint16_t)0xEFFF)
 115:stm32f10x_tim.c **** #define BDTR_MOE_Set                ((uint16_t)0x8000)
 116:stm32f10x_tim.c **** #define BDTR_MOE_Reset              ((uint16_t)0x7FFF)
 117:stm32f10x_tim.c **** /**
 118:stm32f10x_tim.c ****   * @}
 119:stm32f10x_tim.c ****   */
 120:stm32f10x_tim.c **** 
 121:stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
 122:stm32f10x_tim.c ****   * @{
 123:stm32f10x_tim.c ****   */
 124:stm32f10x_tim.c **** 
 125:stm32f10x_tim.c **** /**
 126:stm32f10x_tim.c ****   * @}
 127:stm32f10x_tim.c ****   */
 128:stm32f10x_tim.c **** 
 129:stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
 130:stm32f10x_tim.c ****   * @{
 131:stm32f10x_tim.c ****   */
 132:stm32f10x_tim.c **** 
 133:stm32f10x_tim.c **** /**
 134:stm32f10x_tim.c ****   * @}
 135:stm32f10x_tim.c ****   */
 136:stm32f10x_tim.c **** 
 137:stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 138:stm32f10x_tim.c ****   * @{
 139:stm32f10x_tim.c ****   */
 140:stm32f10x_tim.c **** 
 141:stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 142:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
 143:stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 144:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
 145:stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 146:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
 147:stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 148:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
 149:stm32f10x_tim.c **** /**
 150:stm32f10x_tim.c ****   * @}
 151:stm32f10x_tim.c ****   */
 152:stm32f10x_tim.c **** 
 153:stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
 154:stm32f10x_tim.c ****   * @{
 155:stm32f10x_tim.c ****   */
 156:stm32f10x_tim.c **** 
 157:stm32f10x_tim.c **** /**
 158:stm32f10x_tim.c ****   * @}
 159:stm32f10x_tim.c ****   */
 160:stm32f10x_tim.c **** 
 161:stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
 162:stm32f10x_tim.c ****   * @{
 163:stm32f10x_tim.c ****   */
 164:stm32f10x_tim.c **** 
 165:stm32f10x_tim.c **** /**
 166:stm32f10x_tim.c ****   * @}
 167:stm32f10x_tim.c ****   */
 168:stm32f10x_tim.c **** 
 169:stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 170:stm32f10x_tim.c ****   * @{
 171:stm32f10x_tim.c ****   */
 172:stm32f10x_tim.c **** 
 173:stm32f10x_tim.c **** /**
 174:stm32f10x_tim.c ****   * @}
 175:stm32f10x_tim.c ****   */
 176:stm32f10x_tim.c **** 
 177:stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 178:stm32f10x_tim.c ****   * @{
 179:stm32f10x_tim.c ****   */
 180:stm32f10x_tim.c **** 
 181:stm32f10x_tim.c **** /**
 182:stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 183:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
 184:stm32f10x_tim.c ****   * @retval None
 185:stm32f10x_tim.c ****   */
 186:stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 187:stm32f10x_tim.c **** {
 188:stm32f10x_tim.c ****   /* Check the parameters */
 189:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 190:stm32f10x_tim.c ****  
 191:stm32f10x_tim.c ****   if (TIMx == TIM1)
 192:stm32f10x_tim.c ****   {
 193:stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 194:stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 195:stm32f10x_tim.c ****   }     
 196:stm32f10x_tim.c ****   else if (TIMx == TIM2)
 197:stm32f10x_tim.c ****   {
 198:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 199:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 200:stm32f10x_tim.c ****   }
 201:stm32f10x_tim.c ****   else if (TIMx == TIM3)
 202:stm32f10x_tim.c ****   {
 203:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 204:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 205:stm32f10x_tim.c ****   }
 206:stm32f10x_tim.c ****   else if (TIMx == TIM4)
 207:stm32f10x_tim.c ****   {
 208:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 209:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 210:stm32f10x_tim.c ****   } 
 211:stm32f10x_tim.c ****   else if (TIMx == TIM5)
 212:stm32f10x_tim.c ****   {
 213:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 214:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 215:stm32f10x_tim.c ****   } 
 216:stm32f10x_tim.c ****   else if (TIMx == TIM6)
 217:stm32f10x_tim.c ****   {
 218:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 219:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 220:stm32f10x_tim.c ****   } 
 221:stm32f10x_tim.c ****   else if (TIMx == TIM7)
 222:stm32f10x_tim.c ****   {
 223:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 224:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 225:stm32f10x_tim.c ****   } 
 226:stm32f10x_tim.c ****   else
 227:stm32f10x_tim.c ****   {
 228:stm32f10x_tim.c ****     if (TIMx == TIM8)
 229:stm32f10x_tim.c ****     {
 230:stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 231:stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 232:stm32f10x_tim.c ****     }  
 233:stm32f10x_tim.c ****   }
 234:stm32f10x_tim.c **** }
 235:stm32f10x_tim.c **** 
 236:stm32f10x_tim.c **** /**
 237:stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 238:stm32f10x_tim.c ****   *   the specified parameters in the TIM_TimeBaseInitStruct.
 239:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 240:stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 241:stm32f10x_tim.c ****   *   structure that contains the configuration information for the specified TIM peripheral.
 242:stm32f10x_tim.c ****   * @retval None
 243:stm32f10x_tim.c ****   */
 244:stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 245:stm32f10x_tim.c **** {
 246:stm32f10x_tim.c ****   /* Check the parameters */
 247:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 248:stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 249:stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 250:stm32f10x_tim.c ****   /* Select the Counter Mode and set the clock division */
 251:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 252:stm32f10x_tim.c ****   TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 253:stm32f10x_tim.c ****                 TIM_TimeBaseInitStruct->TIM_CounterMode;
 254:stm32f10x_tim.c ****   
 255:stm32f10x_tim.c ****   /* Set the Autoreload value */
 256:stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 257:stm32f10x_tim.c ****  
 258:stm32f10x_tim.c ****   /* Set the Prescaler value */
 259:stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 260:stm32f10x_tim.c ****     
 261:stm32f10x_tim.c ****   if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 262:stm32f10x_tim.c ****   {
 263:stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 264:stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 265:stm32f10x_tim.c ****   }
 266:stm32f10x_tim.c **** 
 267:stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler value immediatly */
 268:stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 269:stm32f10x_tim.c **** }
 270:stm32f10x_tim.c **** 
 271:stm32f10x_tim.c **** /**
 272:stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 273:stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 274:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 275:stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 276:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 277:stm32f10x_tim.c ****   * @retval None
 278:stm32f10x_tim.c ****   */
 279:stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 280:stm32f10x_tim.c **** {
 281:stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 282:stm32f10x_tim.c ****    
 283:stm32f10x_tim.c ****   /* Check the parameters */
 284:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 285:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 286:stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 287:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 288:stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 289:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 290:stm32f10x_tim.c ****   
 291:stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 292:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 293:stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 294:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 295:stm32f10x_tim.c ****   
 296:stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 297:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 298:stm32f10x_tim.c ****     
 299:stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 300:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
 301:stm32f10x_tim.c ****   
 302:stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 303:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 304:stm32f10x_tim.c ****   
 305:stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 306:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 307:stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 308:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 309:stm32f10x_tim.c ****   
 310:stm32f10x_tim.c ****   /* Set the Output State */
 311:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 312:stm32f10x_tim.c ****  
 313:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 314:stm32f10x_tim.c ****   {
 315:stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 316:stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 317:stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 318:stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 319:stm32f10x_tim.c ****     
 320:stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 321:stm32f10x_tim.c ****     tmpccer &= CCER_CC1NP_Reset;
 322:stm32f10x_tim.c ****     /* Set the Output N Polarity */
 323:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 324:stm32f10x_tim.c ****     /* Reset the Output N State */
 325:stm32f10x_tim.c ****     tmpccer &= CCER_CC1NE_Reset;
 326:stm32f10x_tim.c ****     
 327:stm32f10x_tim.c ****     /* Set the Output N State */
 328:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 329:stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 330:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1_Reset;
 331:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 332:stm32f10x_tim.c ****     /* Set the Output Idle state */
 333:stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 334:stm32f10x_tim.c ****     /* Set the Output N Idle state */
 335:stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 336:stm32f10x_tim.c ****   }
 337:stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 338:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 339:stm32f10x_tim.c ****   
 340:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 341:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 342:stm32f10x_tim.c **** 
 343:stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 344:stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 345:stm32f10x_tim.c ****   
 346:stm32f10x_tim.c ****   /* Write to TIMx CCER */
 347:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 348:stm32f10x_tim.c **** }
 349:stm32f10x_tim.c **** 
 350:stm32f10x_tim.c **** /**
 351:stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 352:stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 353:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 354:stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 355:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 356:stm32f10x_tim.c ****   * @retval None
 357:stm32f10x_tim.c ****   */
 358:stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 359:stm32f10x_tim.c **** {
 360:stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 361:stm32f10x_tim.c ****    
 362:stm32f10x_tim.c ****   /* Check the parameters */
 363:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 364:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 365:stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 366:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 367:stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 368:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 369:stm32f10x_tim.c ****   
 370:stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 371:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 372:stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 373:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 374:stm32f10x_tim.c ****   
 375:stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 376:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 377:stm32f10x_tim.c **** 
 378:stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 379:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
 380:stm32f10x_tim.c ****   
 381:stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 382:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 383:stm32f10x_tim.c ****   
 384:stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 385:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 386:stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 387:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 388:stm32f10x_tim.c ****   
 389:stm32f10x_tim.c ****   /* Set the Output State */
 390:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 391:stm32f10x_tim.c ****     
 392:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 393:stm32f10x_tim.c ****   {
 394:stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 395:stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 396:stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 397:stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 398:stm32f10x_tim.c ****     
 399:stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 400:stm32f10x_tim.c ****     tmpccer &= CCER_CC2NP_Reset;
 401:stm32f10x_tim.c ****     /* Set the Output N Polarity */
 402:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 403:stm32f10x_tim.c ****     /* Reset the Output N State */
 404:stm32f10x_tim.c ****     tmpccer &= CCER_CC2NE_Reset;
 405:stm32f10x_tim.c ****     
 406:stm32f10x_tim.c ****     /* Set the Output N State */
 407:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 408:stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 409:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2_Reset;
 410:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2N_Reset;
 411:stm32f10x_tim.c ****     /* Set the Output Idle state */
 412:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 413:stm32f10x_tim.c ****     /* Set the Output N Idle state */
 414:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 415:stm32f10x_tim.c ****   }
 416:stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 417:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 418:stm32f10x_tim.c ****   
 419:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 420:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 421:stm32f10x_tim.c **** 
 422:stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 423:stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 424:stm32f10x_tim.c ****   
 425:stm32f10x_tim.c ****   /* Write to TIMx CCER */
 426:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 427:stm32f10x_tim.c **** }
 428:stm32f10x_tim.c **** 
 429:stm32f10x_tim.c **** /**
 430:stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 431:stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 432:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 433:stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 434:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 435:stm32f10x_tim.c ****   * @retval None
 436:stm32f10x_tim.c ****   */
 437:stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 438:stm32f10x_tim.c **** {
 439:stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 440:stm32f10x_tim.c ****    
 441:stm32f10x_tim.c ****   /* Check the parameters */
 442:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 443:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 444:stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 445:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 446:stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 447:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 448:stm32f10x_tim.c ****   
 449:stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 450:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 451:stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 452:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 453:stm32f10x_tim.c ****   
 454:stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 455:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 456:stm32f10x_tim.c ****     
 457:stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 458:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
 459:stm32f10x_tim.c ****   
 460:stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 461:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 462:stm32f10x_tim.c ****   
 463:stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 464:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 465:stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 466:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 467:stm32f10x_tim.c ****   
 468:stm32f10x_tim.c ****   /* Set the Output State */
 469:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 470:stm32f10x_tim.c ****    
 471:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 472:stm32f10x_tim.c ****   {
 473:stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 474:stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 475:stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 476:stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 477:stm32f10x_tim.c ****     
 478:stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 479:stm32f10x_tim.c ****     tmpccer &= CCER_CC3NP_Reset;
 480:stm32f10x_tim.c ****     /* Set the Output N Polarity */
 481:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 482:stm32f10x_tim.c ****     /* Reset the Output N State */
 483:stm32f10x_tim.c ****     tmpccer &= CCER_CC3NE_Reset;
 484:stm32f10x_tim.c ****     
 485:stm32f10x_tim.c ****     /* Set the Output N State */
 486:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 487:stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 488:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3_Reset;
 489:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3N_Reset;
 490:stm32f10x_tim.c ****     /* Set the Output Idle state */
 491:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 492:stm32f10x_tim.c ****     /* Set the Output N Idle state */
 493:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 494:stm32f10x_tim.c ****   }
 495:stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 496:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 497:stm32f10x_tim.c ****   
 498:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 499:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 500:stm32f10x_tim.c **** 
 501:stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 502:stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 503:stm32f10x_tim.c ****   
 504:stm32f10x_tim.c ****   /* Write to TIMx CCER */
 505:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 506:stm32f10x_tim.c **** }
 507:stm32f10x_tim.c **** 
 508:stm32f10x_tim.c **** /**
 509:stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 510:stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 511:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 512:stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 513:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 514:stm32f10x_tim.c ****   * @retval None
 515:stm32f10x_tim.c ****   */
 516:stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 517:stm32f10x_tim.c **** {
 518:stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 519:stm32f10x_tim.c ****    
 520:stm32f10x_tim.c ****   /* Check the parameters */
 521:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 522:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 523:stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 524:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 525:stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 526:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 527:stm32f10x_tim.c ****   
 528:stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 529:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 530:stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 531:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 532:stm32f10x_tim.c ****   
 533:stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 534:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 535:stm32f10x_tim.c ****     
 536:stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 537:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
 538:stm32f10x_tim.c ****    
 539:stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 540:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 541:stm32f10x_tim.c ****   
 542:stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 543:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 544:stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 545:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 546:stm32f10x_tim.c ****   
 547:stm32f10x_tim.c ****   /* Set the Output State */
 548:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 549:stm32f10x_tim.c ****     
 550:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 551:stm32f10x_tim.c ****   {
 552:stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 553:stm32f10x_tim.c ****     /* Reset the Ouput Compare IDLE State */
 554:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS4_Reset;
 555:stm32f10x_tim.c ****     /* Set the Output Idle state */
 556:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 557:stm32f10x_tim.c ****   }
 558:stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 559:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 560:stm32f10x_tim.c ****   
 561:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 562:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 563:stm32f10x_tim.c **** 
 564:stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 565:stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 566:stm32f10x_tim.c ****   
 567:stm32f10x_tim.c ****   /* Write to TIMx CCER */
 568:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 569:stm32f10x_tim.c **** }
 570:stm32f10x_tim.c **** 
 571:stm32f10x_tim.c **** /**
 572:stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 573:stm32f10x_tim.c ****   *   parameters in the TIM_ICInitStruct.
 574:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 575:stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 576:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 577:stm32f10x_tim.c ****   * @retval None
 578:stm32f10x_tim.c ****   */
 579:stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 580:stm32f10x_tim.c **** {
 581:stm32f10x_tim.c ****   /* Check the parameters */
 582:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 583:stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));
 584:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 585:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 586:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 587:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 588:stm32f10x_tim.c ****   
 589:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 590:stm32f10x_tim.c ****   {
 591:stm32f10x_tim.c ****     /* TI1 Configuration */
 592:stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 593:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 594:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 595:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 596:stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 597:stm32f10x_tim.c ****   }
 598:stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 599:stm32f10x_tim.c ****   {
 600:stm32f10x_tim.c ****     /* TI2 Configuration */
 601:stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 602:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 603:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 604:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 605:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 606:stm32f10x_tim.c ****   }
 607:stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 608:stm32f10x_tim.c ****   {
 609:stm32f10x_tim.c ****     /* TI3 Configuration */
 610:stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 611:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 612:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 613:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 614:stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 615:stm32f10x_tim.c ****   }
 616:stm32f10x_tim.c ****   else
 617:stm32f10x_tim.c ****   {
 618:stm32f10x_tim.c ****     /* TI4 Configuration */
 619:stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 620:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 621:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 622:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 623:stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 624:stm32f10x_tim.c ****   }
 625:stm32f10x_tim.c **** }
 626:stm32f10x_tim.c **** 
 627:stm32f10x_tim.c **** /**
 628:stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 629:stm32f10x_tim.c ****   *   parameters in the TIM_ICInitStruct to measure an external PWM signal.
 630:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 631:stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 632:stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 633:stm32f10x_tim.c ****   * @retval None
 634:stm32f10x_tim.c ****   */
 635:stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 636:stm32f10x_tim.c **** {
 637:stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 638:stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 639:stm32f10x_tim.c ****   /* Check the parameters */
 640:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 641:stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 642:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 643:stm32f10x_tim.c ****   {
 644:stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 645:stm32f10x_tim.c ****   }
 646:stm32f10x_tim.c ****   else
 647:stm32f10x_tim.c ****   {
 648:stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 649:stm32f10x_tim.c ****   }
 650:stm32f10x_tim.c ****   /* Select the Opposite Input */
 651:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 652:stm32f10x_tim.c ****   {
 653:stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 654:stm32f10x_tim.c ****   }
 655:stm32f10x_tim.c ****   else
 656:stm32f10x_tim.c ****   {
 657:stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 658:stm32f10x_tim.c ****   }
 659:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 660:stm32f10x_tim.c ****   {
 661:stm32f10x_tim.c ****     /* TI1 Configuration */
 662:stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 663:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 664:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 665:stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 666:stm32f10x_tim.c ****     /* TI2 Configuration */
 667:stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 668:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 669:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 670:stm32f10x_tim.c ****   }
 671:stm32f10x_tim.c ****   else
 672:stm32f10x_tim.c ****   { 
 673:stm32f10x_tim.c ****     /* TI2 Configuration */
 674:stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 675:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 676:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 677:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 678:stm32f10x_tim.c ****     /* TI1 Configuration */
 679:stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 680:stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 681:stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 682:stm32f10x_tim.c ****   }
 683:stm32f10x_tim.c **** }
 684:stm32f10x_tim.c **** 
 685:stm32f10x_tim.c **** /**
 686:stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 687:stm32f10x_tim.c ****   *   the OSSR State and the AOE(automatic output enable).
 688:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 689:stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 690:stm32f10x_tim.c ****   *   contains the BDTR Register configuration  information for the TIM peripheral.
 691:stm32f10x_tim.c ****   * @retval None
 692:stm32f10x_tim.c ****   */
 693:stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 694:stm32f10x_tim.c **** {
 695:stm32f10x_tim.c ****   /* Check the parameters */
 696:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 697:stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 698:stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 699:stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 700:stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 701:stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 702:stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 703:stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 704:stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 705:stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 706:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 707:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 708:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 709:stm32f10x_tim.c **** }
 710:stm32f10x_tim.c **** 
 711:stm32f10x_tim.c **** /**
 712:stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 713:stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 714:stm32f10x_tim.c ****   *   structure which will be initialized.
 715:stm32f10x_tim.c ****   * @retval None
 716:stm32f10x_tim.c ****   */
 717:stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 718:stm32f10x_tim.c **** {
 719:stm32f10x_tim.c ****   /* Set the default configuration */
 720:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 721:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 722:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 723:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 724:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 725:stm32f10x_tim.c **** }
 726:stm32f10x_tim.c **** 
 727:stm32f10x_tim.c **** /**
 728:stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 729:stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 730:stm32f10x_tim.c ****   *   be initialized.
 731:stm32f10x_tim.c ****   * @retval None
 732:stm32f10x_tim.c ****   */
 733:stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 734:stm32f10x_tim.c **** {
 735:stm32f10x_tim.c ****   /* Set the default configuration */
 736:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 737:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 738:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 739:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 740:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 741:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 742:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 743:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 744:stm32f10x_tim.c **** }
 745:stm32f10x_tim.c **** 
 746:stm32f10x_tim.c **** /**
 747:stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 748:stm32f10x_tim.c ****   * @param  TIM_ICInitStruct : pointer to a TIM_ICInitTypeDef structure which will
 749:stm32f10x_tim.c ****   *   be initialized.
 750:stm32f10x_tim.c ****   * @retval None
 751:stm32f10x_tim.c ****   */
 752:stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 753:stm32f10x_tim.c **** {
 754:stm32f10x_tim.c ****   /* Set the default configuration */
 755:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 756:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 757:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 758:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 759:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 760:stm32f10x_tim.c **** }
 761:stm32f10x_tim.c **** 
 762:stm32f10x_tim.c **** /**
 763:stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 764:stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 765:stm32f10x_tim.c ****   *   will be initialized.
 766:stm32f10x_tim.c ****   * @retval None
 767:stm32f10x_tim.c ****   */
 768:stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 769:stm32f10x_tim.c **** {
 770:stm32f10x_tim.c ****   /* Set the default configuration */
 771:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 772:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 773:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 774:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 775:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 776:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 777:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 778:stm32f10x_tim.c **** }
 779:stm32f10x_tim.c **** 
 780:stm32f10x_tim.c **** /**
 781:stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 782:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 783:stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 784:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 785:stm32f10x_tim.c ****   * @retval None
 786:stm32f10x_tim.c ****   */
 787:stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 788:stm32f10x_tim.c **** {
 789:stm32f10x_tim.c ****   /* Check the parameters */
 790:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 791:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 792:stm32f10x_tim.c ****   
 793:stm32f10x_tim.c ****   if (NewState != DISABLE)
 794:stm32f10x_tim.c ****   {
 795:stm32f10x_tim.c ****     /* Enable the TIM Counter */
 796:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_CEN_Set;
 797:stm32f10x_tim.c ****   }
 798:stm32f10x_tim.c ****   else
 799:stm32f10x_tim.c ****   {
 800:stm32f10x_tim.c ****     /* Disable the TIM Counter */
 801:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_CEN_Reset;
 802:stm32f10x_tim.c ****   }
 803:stm32f10x_tim.c **** }
 804:stm32f10x_tim.c **** 
 805:stm32f10x_tim.c **** /**
 806:stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 807:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
 808:stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 809:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 810:stm32f10x_tim.c ****   * @retval None
 811:stm32f10x_tim.c ****   */
 812:stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 813:stm32f10x_tim.c **** {
 814:stm32f10x_tim.c ****   /* Check the parameters */
 815:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 816:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 817:stm32f10x_tim.c ****   if (NewState != DISABLE)
 818:stm32f10x_tim.c ****   {
 819:stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 820:stm32f10x_tim.c ****     TIMx->BDTR |= BDTR_MOE_Set;
 821:stm32f10x_tim.c ****   }
 822:stm32f10x_tim.c ****   else
 823:stm32f10x_tim.c ****   {
 824:stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 825:stm32f10x_tim.c ****     TIMx->BDTR &= BDTR_MOE_Reset;
 826:stm32f10x_tim.c ****   }  
 827:stm32f10x_tim.c **** }
 828:stm32f10x_tim.c **** 
 829:stm32f10x_tim.c **** /**
 830:stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 831:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 832:stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 833:stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 834:stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 835:stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 836:stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 837:stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 838:stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 839:stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 840:stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 841:stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 842:stm32f10x_tim.c ****   * @note 
 843:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt. 
 844:stm32f10x_tim.c ****   *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.  
 845:stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 846:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 847:stm32f10x_tim.c ****   * @retval None
 848:stm32f10x_tim.c ****   */
 849:stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 850:stm32f10x_tim.c **** {  
 851:stm32f10x_tim.c ****   /* Check the parameters */
 852:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 853:stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 854:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 855:stm32f10x_tim.c ****   
 856:stm32f10x_tim.c ****   if (NewState != DISABLE)
 857:stm32f10x_tim.c ****   {
 858:stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 859:stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 860:stm32f10x_tim.c ****   }
 861:stm32f10x_tim.c ****   else
 862:stm32f10x_tim.c ****   {
 863:stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 864:stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 865:stm32f10x_tim.c ****   }
 866:stm32f10x_tim.c **** }
 867:stm32f10x_tim.c **** 
 868:stm32f10x_tim.c **** /**
 869:stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 870:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
 871:stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 872:stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 873:stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 874:stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 875:stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 876:stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 877:stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 878:stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 879:stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 880:stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 881:stm32f10x_tim.c ****   * @note 
 882:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 883:stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 884:stm32f10x_tim.c ****   * @retval None
 885:stm32f10x_tim.c ****   */
 886:stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 887:stm32f10x_tim.c **** { 
 888:stm32f10x_tim.c ****   /* Check the parameters */
 889:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 890:stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 891:stm32f10x_tim.c ****   
 892:stm32f10x_tim.c ****   /* Set the event sources */
 893:stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 894:stm32f10x_tim.c **** }
 895:stm32f10x_tim.c **** 
 896:stm32f10x_tim.c **** /**
 897:stm32f10x_tim.c ****   * @brief  Configures the TIMxs DMA interface.
 898:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 899:stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 900:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 901:stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 902:stm32f10x_tim.c ****   *   TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 903:stm32f10x_tim.c ****   *   TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 904:stm32f10x_tim.c ****   *   TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 905:stm32f10x_tim.c ****   *   TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 906:stm32f10x_tim.c ****   *   TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 907:stm32f10x_tim.c ****   *   TIM_DMABase_DCR.
 908:stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 909:stm32f10x_tim.c ****   *   This parameter can be one value between:
 910:stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Byte and TIM_DMABurstLength_18Bytes.
 911:stm32f10x_tim.c ****   * @retval None
 912:stm32f10x_tim.c ****   */
 913:stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 914:stm32f10x_tim.c **** {
 915:stm32f10x_tim.c ****   /* Check the parameters */
 916:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 917:stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 918:stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 919:stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 920:stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 921:stm32f10x_tim.c **** }
 922:stm32f10x_tim.c **** 
 923:stm32f10x_tim.c **** /**
 924:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMxs DMA Requests.
 925:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 8 to select the TIM peripheral. 
 926:stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 927:stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 928:stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 929:stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 930:stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 931:stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 932:stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 933:stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 934:stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 935:stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 936:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 937:stm32f10x_tim.c ****   * @retval None
 938:stm32f10x_tim.c ****   */
 939:stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 940:stm32f10x_tim.c **** { 
 941:stm32f10x_tim.c ****   /* Check the parameters */
 942:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 943:stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 944:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 945:stm32f10x_tim.c ****   
 946:stm32f10x_tim.c ****   if (NewState != DISABLE)
 947:stm32f10x_tim.c ****   {
 948:stm32f10x_tim.c ****     /* Enable the DMA sources */
 949:stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 950:stm32f10x_tim.c ****   }
 951:stm32f10x_tim.c ****   else
 952:stm32f10x_tim.c ****   {
 953:stm32f10x_tim.c ****     /* Disable the DMA sources */
 954:stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 955:stm32f10x_tim.c ****   }
 956:stm32f10x_tim.c **** }
 957:stm32f10x_tim.c **** 
 958:stm32f10x_tim.c **** /**
 959:stm32f10x_tim.c ****   * @brief  Configures the TIMx interrnal Clock
 960:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 961:stm32f10x_tim.c ****   * @retval None
 962:stm32f10x_tim.c ****   */
 963:stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 964:stm32f10x_tim.c **** {
 965:stm32f10x_tim.c ****   /* Check the parameters */
 966:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 967:stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 968:stm32f10x_tim.c ****   TIMx->SMCR &=  SMCR_SMS_Mask;
 969:stm32f10x_tim.c **** }
 970:stm32f10x_tim.c **** 
 971:stm32f10x_tim.c **** /**
 972:stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 973:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 974:stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
 975:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 976:stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
 977:stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
 978:stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
 979:stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
 980:stm32f10x_tim.c ****   * @retval None
 981:stm32f10x_tim.c ****   */
 982:stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
 983:stm32f10x_tim.c **** {
 984:stm32f10x_tim.c ****   /* Check the parameters */
 985:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 986:stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 987:stm32f10x_tim.c ****   /* Select the Internal Trigger */
 988:stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 989:stm32f10x_tim.c ****   /* Select the External clock mode1 */
 990:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 991:stm32f10x_tim.c **** }
 992:stm32f10x_tim.c **** 
 993:stm32f10x_tim.c **** /**
 994:stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
 995:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 996:stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
 997:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 998:stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
 999:stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1000:stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1001:stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1002:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1003:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1004:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1005:stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1006:stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1007:stm32f10x_tim.c ****   * @retval None
1008:stm32f10x_tim.c ****   */
1009:stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1010:stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1011:stm32f10x_tim.c **** {
1012:stm32f10x_tim.c ****   /* Check the parameters */
1013:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1014:stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1015:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1016:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1017:stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1018:stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
1019:stm32f10x_tim.c ****   {
1020:stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1021:stm32f10x_tim.c ****   }
1022:stm32f10x_tim.c ****   else
1023:stm32f10x_tim.c ****   {
1024:stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1025:stm32f10x_tim.c ****   }
1026:stm32f10x_tim.c ****   /* Select the Trigger source */
1027:stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
1028:stm32f10x_tim.c ****   /* Select the External clock mode1 */
1029:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1030:stm32f10x_tim.c **** }
1031:stm32f10x_tim.c **** 
1032:stm32f10x_tim.c **** /**
1033:stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1034:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1035:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1036:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1037:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1038:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1039:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1040:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1041:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1042:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1043:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1044:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1045:stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1046:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1047:stm32f10x_tim.c ****   * @retval None
1048:stm32f10x_tim.c ****   */
1049:stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1050:stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1051:stm32f10x_tim.c **** {
1052:stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1053:stm32f10x_tim.c ****   /* Check the parameters */
1054:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1055:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1056:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1057:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1058:stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1059:stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1060:stm32f10x_tim.c ****   
1061:stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1062:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1063:stm32f10x_tim.c ****   /* Reset the SMS Bits */
1064:stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1065:stm32f10x_tim.c ****   /* Select the External clock mode1 */
1066:stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
1067:stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1068:stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
1069:stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
1070:stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1071:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1072:stm32f10x_tim.c **** }
1073:stm32f10x_tim.c **** 
1074:stm32f10x_tim.c **** /**
1075:stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1076:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1077:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1078:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1079:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1080:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1081:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1082:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1083:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1084:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1085:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1086:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1087:stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1088:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1089:stm32f10x_tim.c ****   * @retval None
1090:stm32f10x_tim.c ****   */
1091:stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1092:stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1093:stm32f10x_tim.c **** {
1094:stm32f10x_tim.c ****   /* Check the parameters */
1095:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1096:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1097:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1098:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1099:stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1100:stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1101:stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1102:stm32f10x_tim.c ****   TIMx->SMCR |= SMCR_ECE_Set;
1103:stm32f10x_tim.c **** }
1104:stm32f10x_tim.c **** 
1105:stm32f10x_tim.c **** /**
1106:stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1107:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1108:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1109:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1110:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1111:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1112:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1113:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1114:stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1115:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1116:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1117:stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1118:stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1119:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1120:stm32f10x_tim.c ****   * @retval None
1121:stm32f10x_tim.c ****   */
1122:stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1123:stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1124:stm32f10x_tim.c **** {
1125:stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1126:stm32f10x_tim.c ****   /* Check the parameters */
1127:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1128:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1129:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1130:stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1131:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1132:stm32f10x_tim.c ****   /* Reset the ETR Bits */
1133:stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
1134:stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1135:stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
1136:stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1137:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1138:stm32f10x_tim.c **** }
1139:stm32f10x_tim.c **** 
1140:stm32f10x_tim.c **** /**
1141:stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1142:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
1143:stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1144:stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1145:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1146:stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1147:stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
1148:stm32f10x_tim.c ****   * @retval None
1149:stm32f10x_tim.c ****   */
1150:stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1151:stm32f10x_tim.c **** {
1152:stm32f10x_tim.c ****   /* Check the parameters */
1153:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1154:stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1155:stm32f10x_tim.c ****   /* Set the Prescaler value */
1156:stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
1157:stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1158:stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
1159:stm32f10x_tim.c **** }
1160:stm32f10x_tim.c **** 
1161:stm32f10x_tim.c **** /**
1162:stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1163:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1164:stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1165:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1166:stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1167:stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1168:stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1169:stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1170:stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1171:stm32f10x_tim.c ****   * @retval None
1172:stm32f10x_tim.c ****   */
1173:stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1174:stm32f10x_tim.c **** {
1175:stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
1176:stm32f10x_tim.c ****   /* Check the parameters */
1177:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1178:stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1179:stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
1180:stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1181:stm32f10x_tim.c ****   tmpcr1 &= CR1_CounterMode_Mask;
1182:stm32f10x_tim.c ****   /* Set the Counter Mode */
1183:stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
1184:stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1185:stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
1186:stm32f10x_tim.c **** }
1187:stm32f10x_tim.c **** 
1188:stm32f10x_tim.c **** /**
1189:stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1190:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1191:stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1192:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1193:stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1194:stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1195:stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1196:stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1197:stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1198:stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1199:stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1200:stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1201:stm32f10x_tim.c ****   * @retval None
1202:stm32f10x_tim.c ****   */
1203:stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1204:stm32f10x_tim.c **** {
1205:stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1206:stm32f10x_tim.c ****   /* Check the parameters */
1207:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1208:stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1209:stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1210:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1211:stm32f10x_tim.c ****   /* Reset the TS Bits */
1212:stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
1213:stm32f10x_tim.c ****   /* Set the Input Trigger source */
1214:stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
1215:stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1216:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1217:stm32f10x_tim.c **** }
1218:stm32f10x_tim.c **** 
1219:stm32f10x_tim.c **** /**
1220:stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1221:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1222:stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1223:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1224:stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1225:stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1226:stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1227:stm32f10x_tim.c ****   *                                on the level of the other input.
1228:stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1229:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1230:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1231:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1232:stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1233:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1234:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1235:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1236:stm32f10x_tim.c ****   * @retval None
1237:stm32f10x_tim.c ****   */
1238:stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1239:stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1240:stm32f10x_tim.c **** {
1241:stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1242:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1243:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1244:stm32f10x_tim.c ****     
1245:stm32f10x_tim.c ****   /* Check the parameters */
1246:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1247:stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1248:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1249:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1250:stm32f10x_tim.c **** 
1251:stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1252:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1253:stm32f10x_tim.c **** 
1254:stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1255:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1256:stm32f10x_tim.c **** 
1257:stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1258:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1259:stm32f10x_tim.c **** 
1260:stm32f10x_tim.c ****   /* Set the encoder Mode */
1261:stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1262:stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
1263:stm32f10x_tim.c **** 
1264:stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1265:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
1266:stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
1267:stm32f10x_tim.c **** 
1268:stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1269:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
1270:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
1271:stm32f10x_tim.c **** 
1272:stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1273:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1274:stm32f10x_tim.c **** 
1275:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1276:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1277:stm32f10x_tim.c **** 
1278:stm32f10x_tim.c ****   /* Write to TIMx CCER */
1279:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1280:stm32f10x_tim.c **** }
1281:stm32f10x_tim.c **** 
1282:stm32f10x_tim.c **** /**
1283:stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1284:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1285:stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1286:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1287:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1288:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1289:stm32f10x_tim.c ****   * @retval None
1290:stm32f10x_tim.c ****   */
1291:stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1292:stm32f10x_tim.c **** {
1293:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1294:stm32f10x_tim.c ****   /* Check the parameters */
1295:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1296:stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1297:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1298:stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1299:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13M_Mask;
1300:stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1301:stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1302:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1303:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1304:stm32f10x_tim.c **** }
1305:stm32f10x_tim.c **** 
1306:stm32f10x_tim.c **** /**
1307:stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1308:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1309:stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1310:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1311:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1312:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1313:stm32f10x_tim.c ****   * @retval None
1314:stm32f10x_tim.c ****   */
1315:stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1316:stm32f10x_tim.c **** {
1317:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1318:stm32f10x_tim.c ****   /* Check the parameters */
1319:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1320:stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1321:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1322:stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1323:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24M_Mask;
1324:stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1325:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1326:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1327:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1328:stm32f10x_tim.c **** }
1329:stm32f10x_tim.c **** 
1330:stm32f10x_tim.c **** /**
1331:stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1332:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1333:stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1334:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1335:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1336:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1337:stm32f10x_tim.c ****   * @retval None
1338:stm32f10x_tim.c ****   */
1339:stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1340:stm32f10x_tim.c **** {
1341:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1342:stm32f10x_tim.c ****   /* Check the parameters */
1343:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1344:stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1345:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1346:stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1347:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13M_Mask;
1348:stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1349:stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1350:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1351:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1352:stm32f10x_tim.c **** }
1353:stm32f10x_tim.c **** 
1354:stm32f10x_tim.c **** /**
1355:stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1356:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1357:stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1358:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1359:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1360:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1361:stm32f10x_tim.c ****   * @retval None
1362:stm32f10x_tim.c ****   */
1363:stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1364:stm32f10x_tim.c **** {
1365:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1366:stm32f10x_tim.c ****   /* Check the parameters */
1367:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1368:stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1369:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1370:stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1371:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24M_Mask;
1372:stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1373:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1374:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1375:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1376:stm32f10x_tim.c **** }
1377:stm32f10x_tim.c **** 
1378:stm32f10x_tim.c **** /**
1379:stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1380:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1381:stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1382:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1383:stm32f10x_tim.c ****   * @retval None
1384:stm32f10x_tim.c ****   */
1385:stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1386:stm32f10x_tim.c **** {
1387:stm32f10x_tim.c ****   /* Check the parameters */
1388:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1389:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1390:stm32f10x_tim.c ****   if (NewState != DISABLE)
1391:stm32f10x_tim.c ****   {
1392:stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1393:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_ARPE_Set;
1394:stm32f10x_tim.c ****   }
1395:stm32f10x_tim.c ****   else
1396:stm32f10x_tim.c ****   {
1397:stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1398:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_ARPE_Reset;
1399:stm32f10x_tim.c ****   }
1400:stm32f10x_tim.c **** }
1401:stm32f10x_tim.c **** 
1402:stm32f10x_tim.c **** /**
1403:stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1404:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
1405:stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1406:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1407:stm32f10x_tim.c ****   * @retval None
1408:stm32f10x_tim.c ****   */
1409:stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1410:stm32f10x_tim.c **** {
1411:stm32f10x_tim.c ****   /* Check the parameters */
1412:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1413:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:stm32f10x_tim.c ****   if (NewState != DISABLE)
1415:stm32f10x_tim.c ****   {
1416:stm32f10x_tim.c ****     /* Set the COM Bit */
1417:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCUS_Set;
1418:stm32f10x_tim.c ****   }
1419:stm32f10x_tim.c ****   else
1420:stm32f10x_tim.c ****   {
1421:stm32f10x_tim.c ****     /* Reset the COM Bit */
1422:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCUS_Reset;
1423:stm32f10x_tim.c ****   }
1424:stm32f10x_tim.c **** }
1425:stm32f10x_tim.c **** 
1426:stm32f10x_tim.c **** /**
1427:stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1428:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1429:stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1430:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1431:stm32f10x_tim.c ****   * @retval None
1432:stm32f10x_tim.c ****   */
1433:stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1434:stm32f10x_tim.c **** {
1435:stm32f10x_tim.c ****   /* Check the parameters */
1436:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1437:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1438:stm32f10x_tim.c ****   if (NewState != DISABLE)
1439:stm32f10x_tim.c ****   {
1440:stm32f10x_tim.c ****     /* Set the CCDS Bit */
1441:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCDS_Set;
1442:stm32f10x_tim.c ****   }
1443:stm32f10x_tim.c ****   else
1444:stm32f10x_tim.c ****   {
1445:stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1446:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCDS_Reset;
1447:stm32f10x_tim.c ****   }
1448:stm32f10x_tim.c **** }
1449:stm32f10x_tim.c **** 
1450:stm32f10x_tim.c **** /**
1451:stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1452:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
1453:stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1454:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1455:stm32f10x_tim.c ****   * @retval None
1456:stm32f10x_tim.c ****   */
1457:stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1458:stm32f10x_tim.c **** { 
1459:stm32f10x_tim.c ****   /* Check the parameters */
1460:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1461:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1462:stm32f10x_tim.c ****   if (NewState != DISABLE)
1463:stm32f10x_tim.c ****   {
1464:stm32f10x_tim.c ****     /* Set the CCPC Bit */
1465:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCPC_Set;
1466:stm32f10x_tim.c ****   }
1467:stm32f10x_tim.c ****   else
1468:stm32f10x_tim.c ****   {
1469:stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1470:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCPC_Reset;
1471:stm32f10x_tim.c ****   }
1472:stm32f10x_tim.c **** }
1473:stm32f10x_tim.c **** 
1474:stm32f10x_tim.c **** /**
1475:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1476:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1477:stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1478:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1479:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1480:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1481:stm32f10x_tim.c ****   * @retval None
1482:stm32f10x_tim.c ****   */
1483:stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1484:stm32f10x_tim.c **** {
1485:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1486:stm32f10x_tim.c ****   /* Check the parameters */
1487:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1488:stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1489:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1490:stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1491:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13PE_Reset;
1492:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1493:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1494:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1495:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1496:stm32f10x_tim.c **** }
1497:stm32f10x_tim.c **** 
1498:stm32f10x_tim.c **** /**
1499:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1500:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1501:stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1502:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1503:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1504:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1505:stm32f10x_tim.c ****   * @retval None
1506:stm32f10x_tim.c ****   */
1507:stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1508:stm32f10x_tim.c **** {
1509:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1510:stm32f10x_tim.c ****   /* Check the parameters */
1511:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1512:stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1513:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1514:stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1515:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24PE_Reset;
1516:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1517:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1518:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1519:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1520:stm32f10x_tim.c **** }
1521:stm32f10x_tim.c **** 
1522:stm32f10x_tim.c **** /**
1523:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1524:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1525:stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1526:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1527:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1528:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1529:stm32f10x_tim.c ****   * @retval None
1530:stm32f10x_tim.c ****   */
1531:stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1532:stm32f10x_tim.c **** {
1533:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1534:stm32f10x_tim.c ****   /* Check the parameters */
1535:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1536:stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1537:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1538:stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1539:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13PE_Reset;
1540:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1541:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1542:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1543:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1544:stm32f10x_tim.c **** }
1545:stm32f10x_tim.c **** 
1546:stm32f10x_tim.c **** /**
1547:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1548:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1549:stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1550:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1551:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1552:stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1553:stm32f10x_tim.c ****   * @retval None
1554:stm32f10x_tim.c ****   */
1555:stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1556:stm32f10x_tim.c **** {
1557:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1558:stm32f10x_tim.c ****   /* Check the parameters */
1559:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1560:stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1561:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1562:stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1563:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24PE_Reset;
1564:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1565:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1566:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1567:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1568:stm32f10x_tim.c **** }
1569:stm32f10x_tim.c **** 
1570:stm32f10x_tim.c **** /**
1571:stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1572:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1573:stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1574:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1575:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1576:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1577:stm32f10x_tim.c ****   * @retval None
1578:stm32f10x_tim.c ****   */
1579:stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1580:stm32f10x_tim.c **** {
1581:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1582:stm32f10x_tim.c ****   /* Check the parameters */
1583:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1584:stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1585:stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1586:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1587:stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1588:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13FE_Reset;
1589:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1590:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
1591:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1592:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1593:stm32f10x_tim.c **** }
1594:stm32f10x_tim.c **** 
1595:stm32f10x_tim.c **** /**
1596:stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1597:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1598:stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1599:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1600:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1601:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1602:stm32f10x_tim.c ****   * @retval None
1603:stm32f10x_tim.c ****   */
1604:stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1605:stm32f10x_tim.c **** {
1606:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1607:stm32f10x_tim.c ****   /* Check the parameters */
1608:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1609:stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1610:stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1611:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1612:stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1613:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24FE_Reset;
1614:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1615:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1616:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1617:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1618:stm32f10x_tim.c **** }
1619:stm32f10x_tim.c **** 
1620:stm32f10x_tim.c **** /**
1621:stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1622:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1623:stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1624:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1625:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1626:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1627:stm32f10x_tim.c ****   * @retval None
1628:stm32f10x_tim.c ****   */
1629:stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1630:stm32f10x_tim.c **** {
1631:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1632:stm32f10x_tim.c ****   /* Check the parameters */
1633:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1634:stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1635:stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1636:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1637:stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1638:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13FE_Reset;
1639:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1640:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
1641:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1642:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1643:stm32f10x_tim.c **** }
1644:stm32f10x_tim.c **** 
1645:stm32f10x_tim.c **** /**
1646:stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1647:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1648:stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1649:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1650:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1651:stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1652:stm32f10x_tim.c ****   * @retval None
1653:stm32f10x_tim.c ****   */
1654:stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1655:stm32f10x_tim.c **** {
1656:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1657:stm32f10x_tim.c ****   /* Check the parameters */
1658:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1659:stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1660:stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1661:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1662:stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1663:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24FE_Reset;
1664:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1665:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1666:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1667:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1668:stm32f10x_tim.c **** }
1669:stm32f10x_tim.c **** 
1670:stm32f10x_tim.c **** /**
1671:stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1672:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1673:stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1674:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1675:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1676:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1677:stm32f10x_tim.c ****   * @retval None
1678:stm32f10x_tim.c ****   */
1679:stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1680:stm32f10x_tim.c **** {
1681:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1682:stm32f10x_tim.c ****   /* Check the parameters */
1683:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1684:stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1685:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1686:stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1687:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13CE_Reset;
1688:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1689:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
1690:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1691:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1692:stm32f10x_tim.c **** }
1693:stm32f10x_tim.c **** 
1694:stm32f10x_tim.c **** /**
1695:stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1696:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1697:stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1698:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1699:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1700:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1701:stm32f10x_tim.c ****   * @retval None
1702:stm32f10x_tim.c ****   */
1703:stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1704:stm32f10x_tim.c **** {
1705:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1706:stm32f10x_tim.c ****   /* Check the parameters */
1707:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1708:stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1709:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1710:stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1711:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24CE_Reset;
1712:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1713:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1714:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1715:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1716:stm32f10x_tim.c **** }
1717:stm32f10x_tim.c **** 
1718:stm32f10x_tim.c **** /**
1719:stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1720:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1721:stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1722:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1723:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1724:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1725:stm32f10x_tim.c ****   * @retval None
1726:stm32f10x_tim.c ****   */
1727:stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1728:stm32f10x_tim.c **** {
1729:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1730:stm32f10x_tim.c ****   /* Check the parameters */
1731:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1732:stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1733:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1734:stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1735:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13CE_Reset;
1736:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1737:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
1738:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1739:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1740:stm32f10x_tim.c **** }
1741:stm32f10x_tim.c **** 
1742:stm32f10x_tim.c **** /**
1743:stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1744:stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1745:stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1746:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1747:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1748:stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1749:stm32f10x_tim.c ****   * @retval None
1750:stm32f10x_tim.c ****   */
1751:stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1752:stm32f10x_tim.c **** {
1753:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1754:stm32f10x_tim.c ****   /* Check the parameters */
1755:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1756:stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1757:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1758:stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1759:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24CE_Reset;
1760:stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1761:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1762:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1763:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1764:stm32f10x_tim.c **** }
1765:stm32f10x_tim.c **** 
1766:stm32f10x_tim.c **** /**
1767:stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1768:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1769:stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1770:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1771:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1772:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1773:stm32f10x_tim.c ****   * @retval None
1774:stm32f10x_tim.c ****   */
1775:stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1776:stm32f10x_tim.c **** {
1777:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1778:stm32f10x_tim.c ****   /* Check the parameters */
1779:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1780:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1781:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1782:stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1783:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
1784:stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
1785:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1786:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1787:stm32f10x_tim.c **** }
1788:stm32f10x_tim.c **** 
1789:stm32f10x_tim.c **** /**
1790:stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1791:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1792:stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1793:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1794:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1795:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1796:stm32f10x_tim.c ****   * @retval None
1797:stm32f10x_tim.c ****   */
1798:stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1799:stm32f10x_tim.c **** {
1800:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1801:stm32f10x_tim.c ****   /* Check the parameters */
1802:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1803:stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1804:stm32f10x_tim.c ****    
1805:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1806:stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1807:stm32f10x_tim.c ****   tmpccer &= CCER_CC1NP_Reset;
1808:stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
1809:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1810:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1811:stm32f10x_tim.c **** }
1812:stm32f10x_tim.c **** 
1813:stm32f10x_tim.c **** /**
1814:stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1815:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1816:stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1817:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1818:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1819:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1820:stm32f10x_tim.c ****   * @retval None
1821:stm32f10x_tim.c ****   */
1822:stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1823:stm32f10x_tim.c **** {
1824:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1825:stm32f10x_tim.c ****   /* Check the parameters */
1826:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1827:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1828:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1829:stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1830:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
1831:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1832:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1833:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1834:stm32f10x_tim.c **** }
1835:stm32f10x_tim.c **** 
1836:stm32f10x_tim.c **** /**
1837:stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1838:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1839:stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1840:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1841:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1842:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1843:stm32f10x_tim.c ****   * @retval None
1844:stm32f10x_tim.c ****   */
1845:stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1846:stm32f10x_tim.c **** {
1847:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1848:stm32f10x_tim.c ****   /* Check the parameters */
1849:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1850:stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1851:stm32f10x_tim.c ****   
1852:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1853:stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1854:stm32f10x_tim.c ****   tmpccer &= CCER_CC2NP_Reset;
1855:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1856:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1857:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1858:stm32f10x_tim.c **** }
1859:stm32f10x_tim.c **** 
1860:stm32f10x_tim.c **** /**
1861:stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1862:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1863:stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1864:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1865:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1866:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1867:stm32f10x_tim.c ****   * @retval None
1868:stm32f10x_tim.c ****   */
1869:stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1870:stm32f10x_tim.c **** {
1871:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1872:stm32f10x_tim.c ****   /* Check the parameters */
1873:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1874:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1875:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1876:stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1877:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
1878:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1879:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1880:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1881:stm32f10x_tim.c **** }
1882:stm32f10x_tim.c **** 
1883:stm32f10x_tim.c **** /**
1884:stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1885:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1886:stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1887:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1888:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1889:stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1890:stm32f10x_tim.c ****   * @retval None
1891:stm32f10x_tim.c ****   */
1892:stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1893:stm32f10x_tim.c **** {
1894:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1895:stm32f10x_tim.c ****  
1896:stm32f10x_tim.c ****   /* Check the parameters */
1897:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1898:stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1899:stm32f10x_tim.c ****     
1900:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1901:stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1902:stm32f10x_tim.c ****   tmpccer &= CCER_CC3NP_Reset;
1903:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1904:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1905:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1906:stm32f10x_tim.c **** }
1907:stm32f10x_tim.c **** 
1908:stm32f10x_tim.c **** /**
1909:stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1910:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1911:stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1912:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1913:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1914:stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1915:stm32f10x_tim.c ****   * @retval None
1916:stm32f10x_tim.c ****   */
1917:stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1918:stm32f10x_tim.c **** {
1919:stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1920:stm32f10x_tim.c ****   /* Check the parameters */
1921:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1922:stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1923:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1924:stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1925:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
1926:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1927:stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1928:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1929:stm32f10x_tim.c **** }
1930:stm32f10x_tim.c **** 
1931:stm32f10x_tim.c **** /**
1932:stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1933:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1934:stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1935:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1936:stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1937:stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1938:stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1939:stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1940:stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1941:stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1942:stm32f10x_tim.c ****   * @retval None
1943:stm32f10x_tim.c ****   */
1944:stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1945:stm32f10x_tim.c **** {
1946:stm32f10x_tim.c ****   uint16_t tmp = 0;
1947:stm32f10x_tim.c **** 
1948:stm32f10x_tim.c ****   /* Check the parameters */
1949:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1950:stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1951:stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1952:stm32f10x_tim.c **** 
1953:stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
1954:stm32f10x_tim.c **** 
1955:stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1956:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1957:stm32f10x_tim.c **** 
1958:stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1959:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1960:stm32f10x_tim.c **** }
1961:stm32f10x_tim.c **** 
1962:stm32f10x_tim.c **** /**
1963:stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1964:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1965:stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1966:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1967:stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1968:stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1969:stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1970:stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1971:stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1972:stm32f10x_tim.c ****   * @retval None
1973:stm32f10x_tim.c ****   */
1974:stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1975:stm32f10x_tim.c **** {
1976:stm32f10x_tim.c ****   uint16_t tmp = 0;
1977:stm32f10x_tim.c **** 
1978:stm32f10x_tim.c ****   /* Check the parameters */
1979:stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1980:stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1981:stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1982:stm32f10x_tim.c **** 
1983:stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
1984:stm32f10x_tim.c **** 
1985:stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
1986:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
1987:stm32f10x_tim.c **** 
1988:stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
1989:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
1990:stm32f10x_tim.c **** }
1991:stm32f10x_tim.c **** 
1992:stm32f10x_tim.c **** /**
1993:stm32f10x_tim.c ****   * @brief  Selects the TIM Ouput Compare Mode.
1994:stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Ouput
1995:stm32f10x_tim.c ****   *         Compare Mode.
1996:stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
1997:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1998:stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1999:stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
2000:stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2001:stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2002:stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2003:stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2004:stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2005:stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2006:stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2007:stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2008:stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2009:stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2010:stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2011:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2012:stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2013:stm32f10x_tim.c ****   * @retval None
2014:stm32f10x_tim.c ****   */
2015:stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2016:stm32f10x_tim.c **** {
2017:stm32f10x_tim.c ****   uint32_t tmp = 0;
2018:stm32f10x_tim.c ****   uint16_t tmp1 = 0;
2019:stm32f10x_tim.c **** 
2020:stm32f10x_tim.c ****   /* Check the parameters */
2021:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2022:stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2023:stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2024:stm32f10x_tim.c **** 
2025:stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
2026:stm32f10x_tim.c ****   tmp += CCMR_Offset;
2027:stm32f10x_tim.c **** 
2028:stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
2029:stm32f10x_tim.c **** 
2030:stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2031:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
2032:stm32f10x_tim.c **** 
2033:stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
2034:stm32f10x_tim.c ****   {
2035:stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
2036:stm32f10x_tim.c **** 
2037:stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2038:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_Mask;
2039:stm32f10x_tim.c ****    
2040:stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2041:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
2042:stm32f10x_tim.c ****   }
2043:stm32f10x_tim.c ****   else
2044:stm32f10x_tim.c ****   {
2045:stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
2046:stm32f10x_tim.c **** 
2047:stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2048:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_Mask;
2049:stm32f10x_tim.c ****     
2050:stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2051:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
2052:stm32f10x_tim.c ****   }
2053:stm32f10x_tim.c **** }
2054:stm32f10x_tim.c **** 
2055:stm32f10x_tim.c **** /**
2056:stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2057:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2058:stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2059:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2060:stm32f10x_tim.c ****   * @retval None
2061:stm32f10x_tim.c ****   */
2062:stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2063:stm32f10x_tim.c **** {
2064:stm32f10x_tim.c ****   /* Check the parameters */
2065:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2066:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2067:stm32f10x_tim.c ****   if (NewState != DISABLE)
2068:stm32f10x_tim.c ****   {
2069:stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2070:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_UDIS_Set;
2071:stm32f10x_tim.c ****   }
2072:stm32f10x_tim.c ****   else
2073:stm32f10x_tim.c ****   {
2074:stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2075:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_UDIS_Reset;
2076:stm32f10x_tim.c ****   }
2077:stm32f10x_tim.c **** }
2078:stm32f10x_tim.c **** 
2079:stm32f10x_tim.c **** /**
2080:stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2081:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2082:stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2083:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2084:stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2085:stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2086:stm32f10x_tim.c ****                                        through the slave mode controller.
2087:stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2088:stm32f10x_tim.c ****   * @retval None
2089:stm32f10x_tim.c ****   */
2090:stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2091:stm32f10x_tim.c **** {
2092:stm32f10x_tim.c ****   /* Check the parameters */
2093:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2094:stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2095:stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
2096:stm32f10x_tim.c ****   {
2097:stm32f10x_tim.c ****     /* Set the URS Bit */
2098:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_URS_Set;
2099:stm32f10x_tim.c ****   }
2100:stm32f10x_tim.c ****   else
2101:stm32f10x_tim.c ****   {
2102:stm32f10x_tim.c ****     /* Reset the URS Bit */
2103:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_URS_Reset;
2104:stm32f10x_tim.c ****   }
2105:stm32f10x_tim.c **** }
2106:stm32f10x_tim.c **** 
2107:stm32f10x_tim.c **** /**
2108:stm32f10x_tim.c ****   * @brief  Enables or disables the TIMxs Hall sensor interface.
2109:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2110:stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2111:stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2112:stm32f10x_tim.c ****   * @retval None
2113:stm32f10x_tim.c ****   */
2114:stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2115:stm32f10x_tim.c **** {
2116:stm32f10x_tim.c ****   /* Check the parameters */
2117:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2118:stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2119:stm32f10x_tim.c ****   if (NewState != DISABLE)
2120:stm32f10x_tim.c ****   {
2121:stm32f10x_tim.c ****     /* Set the TI1S Bit */
2122:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_TI1S_Set;
2123:stm32f10x_tim.c ****   }
2124:stm32f10x_tim.c ****   else
2125:stm32f10x_tim.c ****   {
2126:stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2127:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_TI1S_Reset;
2128:stm32f10x_tim.c ****   }
2129:stm32f10x_tim.c **** }
2130:stm32f10x_tim.c **** 
2131:stm32f10x_tim.c **** /**
2132:stm32f10x_tim.c ****   * @brief  Selects the TIMxs One Pulse Mode.
2133:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2134:stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2135:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2136:stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2137:stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2138:stm32f10x_tim.c ****   * @retval None
2139:stm32f10x_tim.c ****   */
2140:stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2141:stm32f10x_tim.c **** {
2142:stm32f10x_tim.c ****   /* Check the parameters */
2143:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2144:stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2145:stm32f10x_tim.c ****   /* Reset the OPM Bit */
2146:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_OPM_Reset;
2147:stm32f10x_tim.c ****   /* Configure the OPM Mode */
2148:stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
2149:stm32f10x_tim.c **** }
2150:stm32f10x_tim.c **** 
2151:stm32f10x_tim.c **** /**
2152:stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2153:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2154:stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2155:stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2156:stm32f10x_tim.c ****   *
2157:stm32f10x_tim.c ****   *  - For all TIMx
2158:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2159:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2160:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2161:stm32f10x_tim.c ****   *
2162:stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2163:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2164:stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2165:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2166:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2167:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2168:stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2169:stm32f10x_tim.c ****   *
2170:stm32f10x_tim.c ****   * @retval None
2171:stm32f10x_tim.c ****   */
2172:stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2173:stm32f10x_tim.c **** {
2174:stm32f10x_tim.c ****   /* Check the parameters */
2175:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2176:stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2177:stm32f10x_tim.c ****   /* Reset the MMS Bits */
2178:stm32f10x_tim.c ****   TIMx->CR2 &= CR2_MMS_Mask;
2179:stm32f10x_tim.c ****   /* Select the TRGO source */
2180:stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
2181:stm32f10x_tim.c **** }
2182:stm32f10x_tim.c **** 
2183:stm32f10x_tim.c **** /**
2184:stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2185:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2186:stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2187:stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2188:stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2189:stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2190:stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2191:stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2192:stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2193:stm32f10x_tim.c ****   * @retval None
2194:stm32f10x_tim.c ****   */
2195:stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2196:stm32f10x_tim.c **** {
2197:stm32f10x_tim.c ****   /* Check the parameters */
2198:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2199:stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2200:stm32f10x_tim.c ****   /* Reset the SMS Bits */
2201:stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_SMS_Mask;
2202:stm32f10x_tim.c ****   /* Select the Slave Mode */
2203:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2204:stm32f10x_tim.c **** }
2205:stm32f10x_tim.c **** 
2206:stm32f10x_tim.c **** /**
2207:stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2208:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2209:stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2210:stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2211:stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2212:stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2213:stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2214:stm32f10x_tim.c ****   * @retval None
2215:stm32f10x_tim.c ****   */
2216:stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2217:stm32f10x_tim.c **** {
2218:stm32f10x_tim.c ****   /* Check the parameters */
2219:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2220:stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2221:stm32f10x_tim.c ****   /* Reset the MSM Bit */
2222:stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_MSM_Reset;
2223:stm32f10x_tim.c ****   
2224:stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2225:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2226:stm32f10x_tim.c **** }
2227:stm32f10x_tim.c **** 
2228:stm32f10x_tim.c **** /**
2229:stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2230:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2231:stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2232:stm32f10x_tim.c ****   * @retval None
2233:stm32f10x_tim.c ****   */
2234:stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2235:stm32f10x_tim.c **** {
2236:stm32f10x_tim.c ****   /* Check the parameters */
2237:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2238:stm32f10x_tim.c ****   /* Set the Counter Register value */
2239:stm32f10x_tim.c ****   TIMx->CNT = Counter;
2240:stm32f10x_tim.c **** }
2241:stm32f10x_tim.c **** 
2242:stm32f10x_tim.c **** /**
2243:stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2244:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2245:stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2246:stm32f10x_tim.c ****   * @retval None
2247:stm32f10x_tim.c ****   */
2248:stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2249:stm32f10x_tim.c **** {
2250:stm32f10x_tim.c ****   /* Check the parameters */
2251:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2252:stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2253:stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
2254:stm32f10x_tim.c **** }
2255:stm32f10x_tim.c **** 
2256:stm32f10x_tim.c **** /**
2257:stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2258:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2259:stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2260:stm32f10x_tim.c ****   * @retval None
2261:stm32f10x_tim.c ****   */
2262:stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2263:stm32f10x_tim.c **** {
2264:stm32f10x_tim.c ****   /* Check the parameters */
2265:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2266:stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2267:stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
2268:stm32f10x_tim.c **** }
2269:stm32f10x_tim.c **** 
2270:stm32f10x_tim.c **** /**
2271:stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2272:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2273:stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2274:stm32f10x_tim.c ****   * @retval None
2275:stm32f10x_tim.c ****   */
2276:stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2277:stm32f10x_tim.c **** {
2278:stm32f10x_tim.c ****   /* Check the parameters */
2279:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2280:stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2281:stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
2282:stm32f10x_tim.c **** }
2283:stm32f10x_tim.c **** 
2284:stm32f10x_tim.c **** /**
2285:stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2286:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2287:stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2288:stm32f10x_tim.c ****   * @retval None
2289:stm32f10x_tim.c ****   */
2290:stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2291:stm32f10x_tim.c **** {
2292:stm32f10x_tim.c ****   /* Check the parameters */
2293:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2294:stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2295:stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
2296:stm32f10x_tim.c **** }
2297:stm32f10x_tim.c **** 
2298:stm32f10x_tim.c **** /**
2299:stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2300:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2301:stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2302:stm32f10x_tim.c ****   * @retval None
2303:stm32f10x_tim.c ****   */
2304:stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2305:stm32f10x_tim.c **** {
2306:stm32f10x_tim.c ****   /* Check the parameters */
2307:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2308:stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2309:stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
2310:stm32f10x_tim.c **** }
2311:stm32f10x_tim.c **** 
2312:stm32f10x_tim.c **** /**
2313:stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2314:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2315:stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2316:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2317:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2318:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2319:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2320:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2321:stm32f10x_tim.c ****   * @retval None
2322:stm32f10x_tim.c ****   */
2323:stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2324:stm32f10x_tim.c **** {
2325:stm32f10x_tim.c ****   /* Check the parameters */
2326:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2327:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2328:stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2329:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
2330:stm32f10x_tim.c ****   /* Set the IC1PSC value */
2331:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2332:stm32f10x_tim.c **** }
2333:stm32f10x_tim.c **** 
2334:stm32f10x_tim.c **** /**
2335:stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2336:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2337:stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2338:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2339:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2340:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2341:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2342:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2343:stm32f10x_tim.c ****   * @retval None
2344:stm32f10x_tim.c ****   */
2345:stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2346:stm32f10x_tim.c **** {
2347:stm32f10x_tim.c ****   /* Check the parameters */
2348:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2349:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2350:stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2351:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
2352:stm32f10x_tim.c ****   /* Set the IC2PSC value */
2353:stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2354:stm32f10x_tim.c **** }
2355:stm32f10x_tim.c **** 
2356:stm32f10x_tim.c **** /**
2357:stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2358:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2359:stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2360:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2361:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2362:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2363:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2364:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2365:stm32f10x_tim.c ****   * @retval None
2366:stm32f10x_tim.c ****   */
2367:stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2368:stm32f10x_tim.c **** {
2369:stm32f10x_tim.c ****   /* Check the parameters */
2370:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2371:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2372:stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2373:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
2374:stm32f10x_tim.c ****   /* Set the IC3PSC value */
2375:stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2376:stm32f10x_tim.c **** }
2377:stm32f10x_tim.c **** 
2378:stm32f10x_tim.c **** /**
2379:stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2380:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2381:stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2382:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2383:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2384:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2385:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2386:stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2387:stm32f10x_tim.c ****   * @retval None
2388:stm32f10x_tim.c ****   */
2389:stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2390:stm32f10x_tim.c **** {  
2391:stm32f10x_tim.c ****   /* Check the parameters */
2392:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2393:stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2394:stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2395:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
2396:stm32f10x_tim.c ****   /* Set the IC4PSC value */
2397:stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2398:stm32f10x_tim.c **** }
2399:stm32f10x_tim.c **** 
2400:stm32f10x_tim.c **** /**
2401:stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2402:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2403:stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2404:stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2405:stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2406:stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2407:stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2408:stm32f10x_tim.c ****   * @retval None
2409:stm32f10x_tim.c ****   */
2410:stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2411:stm32f10x_tim.c **** {
2412:stm32f10x_tim.c ****   /* Check the parameters */
2413:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2414:stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2415:stm32f10x_tim.c ****   /* Reset the CKD Bits */
2416:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask;
2417:stm32f10x_tim.c ****   /* Set the CKD value */
2418:stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
2419:stm32f10x_tim.c **** }
2420:stm32f10x_tim.c **** 
2421:stm32f10x_tim.c **** /**
2422:stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2423:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2424:stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2425:stm32f10x_tim.c ****   */
2426:stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2427:stm32f10x_tim.c **** {
2428:stm32f10x_tim.c ****   /* Check the parameters */
2429:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2430:stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2431:stm32f10x_tim.c ****   return TIMx->CCR1;
2432:stm32f10x_tim.c **** }
2433:stm32f10x_tim.c **** 
2434:stm32f10x_tim.c **** /**
2435:stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2436:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2437:stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2438:stm32f10x_tim.c ****   */
2439:stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2440:stm32f10x_tim.c **** {
2441:stm32f10x_tim.c ****   /* Check the parameters */
2442:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2443:stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2444:stm32f10x_tim.c ****   return TIMx->CCR2;
2445:stm32f10x_tim.c **** }
2446:stm32f10x_tim.c **** 
2447:stm32f10x_tim.c **** /**
2448:stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2449:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2450:stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2451:stm32f10x_tim.c ****   */
2452:stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2453:stm32f10x_tim.c **** {
2454:stm32f10x_tim.c ****   /* Check the parameters */
2455:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
2456:stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2457:stm32f10x_tim.c ****   return TIMx->CCR3;
2458:stm32f10x_tim.c **** }
2459:stm32f10x_tim.c **** 
2460:stm32f10x_tim.c **** /**
2461:stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2462:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2463:stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2464:stm32f10x_tim.c ****   */
2465:stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2466:stm32f10x_tim.c **** {
2467:stm32f10x_tim.c ****   /* Check the parameters */
2468:stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2469:stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2470:stm32f10x_tim.c ****   return TIMx->CCR4;
2471:stm32f10x_tim.c **** }
2472:stm32f10x_tim.c **** 
2473:stm32f10x_tim.c **** /**
2474:stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2475:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2476:stm32f10x_tim.c ****   * @retval Counter Register value.
2477:stm32f10x_tim.c ****   */
2478:stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2479:stm32f10x_tim.c **** {
2480:stm32f10x_tim.c ****   /* Check the parameters */
2481:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2482:stm32f10x_tim.c ****   /* Get the Counter Register value */
2483:stm32f10x_tim.c ****   return TIMx->CNT;
2484:stm32f10x_tim.c **** }
2485:stm32f10x_tim.c **** 
2486:stm32f10x_tim.c **** /**
2487:stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2488:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2489:stm32f10x_tim.c ****   * @retval Prescaler Register value.
2490:stm32f10x_tim.c ****   */
2491:stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2492:stm32f10x_tim.c **** {
2493:stm32f10x_tim.c ****   /* Check the parameters */
2494:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2495:stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2496:stm32f10x_tim.c ****   return TIMx->PSC;
2497:stm32f10x_tim.c **** }
2498:stm32f10x_tim.c **** 
2499:stm32f10x_tim.c **** /**
2500:stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2501:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2502:stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2503:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2504:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2505:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2506:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2507:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2508:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2509:stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2510:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2511:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2512:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2513:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2514:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2515:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2516:stm32f10x_tim.c ****   * @note
2517:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2518:stm32f10x_tim.c ****   *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2519:stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2520:stm32f10x_tim.c ****   */
2521:stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2522:stm32f10x_tim.c **** { 
2523:stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2524:stm32f10x_tim.c ****   /* Check the parameters */
2525:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2526:stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2527:stm32f10x_tim.c ****   
2528:stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2529:stm32f10x_tim.c ****   {
2530:stm32f10x_tim.c ****     bitstatus = SET;
2531:stm32f10x_tim.c ****   }
2532:stm32f10x_tim.c ****   else
2533:stm32f10x_tim.c ****   {
2534:stm32f10x_tim.c ****     bitstatus = RESET;
2535:stm32f10x_tim.c ****   }
2536:stm32f10x_tim.c ****   return bitstatus;
2537:stm32f10x_tim.c **** }
2538:stm32f10x_tim.c **** 
2539:stm32f10x_tim.c **** /**
2540:stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2541:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2542:stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2543:stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2544:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2545:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2546:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2547:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2548:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2549:stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2550:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2551:stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2552:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2553:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2554:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2555:stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2556:stm32f10x_tim.c ****   * @note
2557:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2558:stm32f10x_tim.c ****   *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.  
2559:stm32f10x_tim.c ****   * @retval None
2560:stm32f10x_tim.c ****   */
2561:stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2562:stm32f10x_tim.c **** {  
2563:stm32f10x_tim.c ****   /* Check the parameters */
2564:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2565:stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2566:stm32f10x_tim.c ****    
2567:stm32f10x_tim.c ****   /* Clear the flags */
2568:stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2569:stm32f10x_tim.c **** }
2570:stm32f10x_tim.c **** 
2571:stm32f10x_tim.c **** /**
2572:stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2573:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2574:stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2575:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2576:stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2577:stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2578:stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2579:stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2580:stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2581:stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2582:stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2583:stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2584:stm32f10x_tim.c ****   * @note
2585:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2586:stm32f10x_tim.c ****   *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.  
2587:stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2588:stm32f10x_tim.c ****   */
2589:stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2590:stm32f10x_tim.c **** {
2591:stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2592:stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2593:stm32f10x_tim.c ****   /* Check the parameters */
2594:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2595:stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2596:stm32f10x_tim.c ****    
2597:stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2598:stm32f10x_tim.c ****   
2599:stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2600:stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2601:stm32f10x_tim.c ****   {
2602:stm32f10x_tim.c ****     bitstatus = SET;
2603:stm32f10x_tim.c ****   }
2604:stm32f10x_tim.c ****   else
2605:stm32f10x_tim.c ****   {
2606:stm32f10x_tim.c ****     bitstatus = RESET;
2607:stm32f10x_tim.c ****   }
2608:stm32f10x_tim.c ****   return bitstatus;
2609:stm32f10x_tim.c **** }
2610:stm32f10x_tim.c **** 
2611:stm32f10x_tim.c **** /**
2612:stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2613:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
2614:stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2615:stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2616:stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2617:stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2618:stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2619:stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2620:stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2621:stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2622:stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2623:stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2624:stm32f10x_tim.c ****   * @note
2625:stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2626:stm32f10x_tim.c ****   *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.    
2627:stm32f10x_tim.c ****   * @retval None
2628:stm32f10x_tim.c ****   */
2629:stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2630:stm32f10x_tim.c **** {
2631:stm32f10x_tim.c ****   /* Check the parameters */
2632:stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2633:stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2634:stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2635:stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2636:stm32f10x_tim.c **** }
2637:stm32f10x_tim.c **** 
2638:stm32f10x_tim.c **** /**
2639:stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2640:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2641:stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2642:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2643:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2644:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2645:stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2646:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2647:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2648:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2649:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2650:stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2651:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2652:stm32f10x_tim.c ****   * @retval None
2653:stm32f10x_tim.c ****   */
2654:stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2655:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2656:stm32f10x_tim.c **** {
2657:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
2658:stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2659:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
2660:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
2661:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2662:stm32f10x_tim.c ****   /* Select the Input and set the filter */
2663:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
2664:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
2665:stm32f10x_tim.c ****   /* Select the Polarity and set the CC1E Bit */
2666:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
2667:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
2668:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2669:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
2670:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2671:stm32f10x_tim.c **** }
2672:stm32f10x_tim.c **** 
2673:stm32f10x_tim.c **** /**
2674:stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2675:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2676:stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2677:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2678:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2679:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2680:stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2681:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2682:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2683:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2684:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2685:stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2686:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2687:stm32f10x_tim.c ****   * @retval None
2688:stm32f10x_tim.c ****   */
2689:stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2690:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2691:stm32f10x_tim.c **** {
 16343              		.loc 1 2692 0
 16344              		@ args = 0, pretend = 0, frame = 0
 16345              		@ frame_needed = 0, uses_anonymous_args = 0
 16346              	.LVL0:
 16347 0000 10B5     		push	{r4, lr}
 16348              	.LCFI0:
2692:stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
2693:stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2694:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 16349              		.loc 1 2695 0
 16350 0002 048C     		ldrh	r4, [r0, #32]
 16351 0004 24F0100C 		bic	ip, r4, #16
 16352 0008 4FEA0C44 		lsl	r4, ip, #16
 16353 000c 4FEA144C 		lsr	ip, r4, #16
 16354              	.LVL1:
 16355 0010 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2695:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 16356              		.loc 1 2696 0
 16357 0014 B0F818C0 		ldrh	ip, [r0, #24]
 16358              	.LVL2:
2696:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 16359              		.loc 1 2697 0
 16360 0018 048C     		ldrh	r4, [r0, #32]
2697:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
2698:stm32f10x_tim.c ****   /* Select the Input and set the filter */
2699:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 16361              		.loc 1 2700 0
 16362 001a 2CF4407C 		bic	ip, ip, #768
 16363              	.LVL3:
 16364 001e 4FEA0C5C 		lsl	ip, ip, #20
 16365 0022 4FEA1C5C 		lsr	ip, ip, #20
2700:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 16366              		.loc 1 2701 0
 16367 0026 4CEA022C 		orr	ip, ip, r2, lsl #8
2697:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 16368              		.loc 1 2697 0
 16369 002a A4B2     		uxth	r4, r4
 16370              	.LVL4:
2701:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 16371              		.loc 1 2702 0
 16372 002c 4CEA0332 		orr	r2, ip, r3, lsl #12
 16373              	.LVL5:
2702:stm32f10x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
2703:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
2704:stm32f10x_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
 16374              		.loc 1 2705 0
 16375 0030 24F02003 		bic	r3, r4, #32
 16376              	.LVL6:
 16377 0034 43F0100C 		orr	ip, r3, #16
 16378 0038 4CEA0113 		orr	r3, ip, r1, lsl #4
2702:stm32f10x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
 16379              		.loc 1 2702 0
 16380 003c 92B2     		uxth	r2, r2
 16381              	.LVL7:
 16382              		.loc 1 2705 0
 16383 003e 99B2     		uxth	r1, r3
 16384              	.LVL8:
2705:stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2706:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 16385              		.loc 1 2707 0
 16386 0040 0283     		strh	r2, [r0, #24]	@ movhi
2707:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 16387              		.loc 1 2708 0
 16388 0042 0184     		strh	r1, [r0, #32]	@ movhi
2708:stm32f10x_tim.c **** }
 16389              		.loc 1 2709 0
 16390 0044 10BD     		pop	{r4, pc}
 16391              	.LFE115:
 16393              		.section	.text.TIM_DeInit,"ax",%progbits
 16394              		.align	1
 16395              		.global	TIM_DeInit
 16396              		.thumb
 16397              		.thumb_func
 16399              	TIM_DeInit:
 16400              	.LFB27:
 188:stm32f10x_tim.c **** {
 16401              		.loc 1 188 0
 16402              		@ args = 0, pretend = 0, frame = 0
 16403              		@ frame_needed = 0, uses_anonymous_args = 0
 16404              	.LVL9:
 16405 0000 08B5     		push	{r3, lr}
 16406              	.LCFI1:
 192:stm32f10x_tim.c ****   if (TIMx == TIM1)
 16407              		.loc 1 192 0
 16408 0002 294B     		ldr	r3, .L14
 16409              	.LVL10:
 16410 0004 9842     		cmp	r0, r3
 16411 0006 07D1     		bne	.L3
 16412              	.LVL11:
 194:stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 16413              		.loc 1 194 0
 16414 0008 4FF40060 		mov	r0, #2048
 16415              	.LVL12:
 16416 000c 0121     		movs	r1, #1
 16417 000e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 195:stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 16418              		.loc 1 195 0
 16419 0012 4FF40060 		mov	r0, #2048
 16420 0016 43E0     		b	.L11
 16421              	.LVL13:
 16422              	.L3:
 197:stm32f10x_tim.c ****   else if (TIMx == TIM2)
 16423              		.loc 1 197 0
 16424 0018 B0F1804F 		cmp	r0, #1073741824
 16425 001c 05D1     		bne	.L5
 199:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 16426              		.loc 1 199 0
 16427 001e 0120     		movs	r0, #1
 16428              	.LVL14:
 16429 0020 0146     		mov	r1, r0
 16430 0022 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 200:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 16431              		.loc 1 200 0
 16432 0026 0120     		movs	r0, #1
 16433 0028 2CE0     		b	.L12
 16434              	.LVL15:
 16435              	.L5:
 202:stm32f10x_tim.c ****   else if (TIMx == TIM3)
 16436              		.loc 1 202 0
 16437 002a 2049     		ldr	r1, .L14+4
 16438              	.LVL16:
 16439 002c 8842     		cmp	r0, r1
 16440 002e 05D1     		bne	.L6
 204:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 16441              		.loc 1 204 0
 16442 0030 0220     		movs	r0, #2
 16443              	.LVL17:
 16444 0032 0121     		movs	r1, #1
 16445 0034 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 205:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 16446              		.loc 1 205 0
 16447 0038 0220     		movs	r0, #2
 16448 003a 23E0     		b	.L12
 16449              	.LVL18:
 16450              	.L6:
 207:stm32f10x_tim.c ****   else if (TIMx == TIM4)
 16451              		.loc 1 207 0
 16452 003c 1C4A     		ldr	r2, .L14+8
 16453              	.LVL19:
 16454 003e 9042     		cmp	r0, r2
 16455 0040 05D1     		bne	.L7
 209:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 16456              		.loc 1 209 0
 16457 0042 0420     		movs	r0, #4
 16458              	.LVL20:
 16459 0044 0121     		movs	r1, #1
 16460 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 210:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 16461              		.loc 1 210 0
 16462 004a 0420     		movs	r0, #4
 16463 004c 1AE0     		b	.L12
 16464              	.LVL21:
 16465              	.L7:
 212:stm32f10x_tim.c ****   else if (TIMx == TIM5)
 16466              		.loc 1 212 0
 16467 004e DFF864C0 		ldr	ip, .L14+12
 16468              	.LVL22:
 16469 0052 6045     		cmp	r0, ip
 16470 0054 05D1     		bne	.L8
 214:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 16471              		.loc 1 214 0
 16472 0056 0820     		movs	r0, #8
 16473              	.LVL23:
 16474 0058 0121     		movs	r1, #1
 16475 005a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 215:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 16476              		.loc 1 215 0
 16477 005e 0820     		movs	r0, #8
 16478 0060 10E0     		b	.L12
 16479              	.LVL24:
 16480              	.L8:
 217:stm32f10x_tim.c ****   else if (TIMx == TIM6)
 16481              		.loc 1 217 0
 16482 0062 154B     		ldr	r3, .L14+16
 16483              	.LVL25:
 16484 0064 9842     		cmp	r0, r3
 16485 0066 05D1     		bne	.L9
 219:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 16486              		.loc 1 219 0
 16487 0068 1020     		movs	r0, #16
 16488              	.LVL26:
 16489 006a 0121     		movs	r1, #1
 16490 006c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 220:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 16491              		.loc 1 220 0
 16492 0070 1020     		movs	r0, #16
 16493 0072 07E0     		b	.L12
 16494              	.LVL27:
 16495              	.L9:
 222:stm32f10x_tim.c ****   else if (TIMx == TIM7)
 16496              		.loc 1 222 0
 16497 0074 1149     		ldr	r1, .L14+20
 16498              	.LVL28:
 16499 0076 8842     		cmp	r0, r1
 16500 0078 08D1     		bne	.L10
 224:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 16501              		.loc 1 224 0
 16502 007a 2020     		movs	r0, #32
 16503              	.LVL29:
 16504 007c 0121     		movs	r1, #1
 16505 007e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 225:stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 16506              		.loc 1 225 0
 16507 0082 2020     		movs	r0, #32
 16508              	.LVL30:
 16509              	.L12:
 16510 0084 0021     		movs	r1, #0
 16511 0086 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 16512 008a 0CE0     		b	.L2
 16513              	.LVL31:
 16514              	.L10:
 229:stm32f10x_tim.c ****     if (TIMx == TIM8)
 16515              		.loc 1 229 0
 16516 008c 0C4A     		ldr	r2, .L14+24
 16517              	.LVL32:
 16518 008e 9042     		cmp	r0, r2
 16519 0090 09D1     		bne	.L2
 231:stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 16520              		.loc 1 231 0
 16521 0092 4FF40050 		mov	r0, #8192
 16522              	.LVL33:
 16523 0096 0121     		movs	r1, #1
 16524 0098 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 232:stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 16525              		.loc 1 232 0
 16526 009c 4FF40050 		mov	r0, #8192
 16527              	.LVL34:
 16528              	.L11:
 16529 00a0 0021     		movs	r1, #0
 16530 00a2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 16531              	.L2:
 235:stm32f10x_tim.c **** }
 16532              		.loc 1 235 0
 16533 00a6 08BD     		pop	{r3, pc}
 16534              	.L15:
 16535              		.align	2
 16536              	.L14:
 16537 00a8 002C0140 		.word	1073818624
 16538 00ac 00040040 		.word	1073742848
 16539 00b0 00080040 		.word	1073743872
 16540 00b4 000C0040 		.word	1073744896
 16541 00b8 00100040 		.word	1073745920
 16542 00bc 00140040 		.word	1073746944
 16543 00c0 00340140 		.word	1073820672
 16544              	.LFE27:
 16546              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 16547              		.align	1
 16548              		.global	TIM_TimeBaseInit
 16549              		.thumb
 16550              		.thumb_func
 16552              	TIM_TimeBaseInit:
 16553              	.LFB28:
 246:stm32f10x_tim.c **** {
 16554              		.loc 1 246 0
 16555              		@ args = 0, pretend = 0, frame = 0
 16556              		@ frame_needed = 0, uses_anonymous_args = 0
 16557              		@ link register save eliminated.
 16558              	.LVL35:
 252:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 16559              		.loc 1 252 0
 16560 0000 0288     		ldrh	r2, [r0, #0]
 16561 0002 02F08F03 		and	r3, r2, #143
 16562              	.LVL36:
 16563 0006 0380     		strh	r3, [r0, #0]	@ movhi
 253:stm32f10x_tim.c ****   TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 16564              		.loc 1 253 0
 16565 0008 B0F800C0 		ldrh	ip, [r0, #0]
 16566              	.LVL37:
 16567 000c CA88     		ldrh	r2, [r1, #6]
 16568 000e 1FFA8CF3 		uxth	r3, ip
 16569 0012 1343     		orrs	r3, r3, r2
 254:stm32f10x_tim.c ****                 TIM_TimeBaseInitStruct->TIM_CounterMode;
 16570              		.loc 1 254 0
 16571 0014 4A88     		ldrh	r2, [r1, #2]
 16572 0016 1343     		orrs	r3, r3, r2
 16573 0018 1FFA83FC 		uxth	ip, r3
 257:stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 16574              		.loc 1 257 0
 16575 001c 8A88     		ldrh	r2, [r1, #4]
 253:stm32f10x_tim.c ****   TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 16576              		.loc 1 253 0
 16577 001e A0F800C0 		strh	ip, [r0, #0]	@ movhi
 260:stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 16578              		.loc 1 260 0
 16579 0022 0B88     		ldrh	r3, [r1, #0]
 262:stm32f10x_tim.c ****   if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 16580              		.loc 1 262 0
 16581 0024 DFF824C0 		ldr	ip, .L18
 257:stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 16582              		.loc 1 257 0
 16583 0028 8285     		strh	r2, [r0, #44]	@ movhi
 262:stm32f10x_tim.c ****   if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 16584              		.loc 1 262 0
 16585 002a 094A     		ldr	r2, .L18+4
 260:stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 16586              		.loc 1 260 0
 16587 002c 0385     		strh	r3, [r0, #40]	@ movhi
 262:stm32f10x_tim.c ****   if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 16588              		.loc 1 262 0
 16589 002e 6045     		cmp	r0, ip
 16590 0030 14BF     		ite	ne
 16591 0032 0023     		movne	r3, #0
 16592 0034 0123     		moveq	r3, #1
 16593 0036 9042     		cmp	r0, r2
 16594 0038 08BF     		it	eq
 16595 003a 43F00103 		orreq	r3, r3, #1
 16596 003e 0BB1     		cbz	r3, .L17
 16597              	.LVL38:
 265:stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 16598              		.loc 1 265 0
 16599 0040 097A     		ldrb	r1, [r1, #8]	@ zero_extendqisi2
 16600              	.LVL39:
 16601 0042 0186     		strh	r1, [r0, #48]	@ movhi
 16602              	.LVL40:
 16603              	.L17:
 269:stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 16604              		.loc 1 269 0
 16605 0044 0123     		movs	r3, #1
 16606              	.LVL41:
 16607 0046 8382     		strh	r3, [r0, #20]	@ movhi
 270:stm32f10x_tim.c **** }
 16608              		.loc 1 270 0
 16609 0048 7047     		bx	lr
 16610              	.L19:
 16611 004a 00BF     		.align	2
 16612              	.L18:
 16613 004c 002C0140 		.word	1073818624
 16614 0050 00340140 		.word	1073820672
 16615              	.LFE28:
 16617              		.section	.text.TIM_OC1Init,"ax",%progbits
 16618              		.align	1
 16619              		.global	TIM_OC1Init
 16620              		.thumb
 16621              		.thumb_func
 16623              	TIM_OC1Init:
 16624              	.LFB29:
 281:stm32f10x_tim.c **** {
 16625              		.loc 1 281 0
 16626              		@ args = 0, pretend = 0, frame = 0
 16627              		@ frame_needed = 0, uses_anonymous_args = 0
 16628              	.LVL42:
 290:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 16629              		.loc 1 290 0
 16630 0000 038C     		ldrh	r3, [r0, #32]
 281:stm32f10x_tim.c **** {
 16631              		.loc 1 281 0
 16632 0002 30B5     		push	{r4, r5, lr}
 16633              	.LCFI2:
 290:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 16634              		.loc 1 290 0
 16635 0004 23F00104 		bic	r4, r3, #1
 16636 0008 2204     		lsls	r2, r4, #16
 16637 000a 150C     		lsrs	r5, r2, #16
 16638              	.LVL43:
 16639 000c 0584     		strh	r5, [r0, #32]	@ movhi
 293:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 16640              		.loc 1 293 0
 16641 000e 058C     		ldrh	r5, [r0, #32]
 16642              	.LVL44:
 295:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16643              		.loc 1 295 0
 16644 0010 B0F804C0 		ldrh	ip, [r0, #4]
 298:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 16645              		.loc 1 298 0
 16646 0014 038B     		ldrh	r3, [r0, #24]
 295:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16647              		.loc 1 295 0
 16648 0016 1FFA8CFC 		uxth	ip, ip
 16649              	.LVL45:
 301:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
 16650              		.loc 1 301 0
 16651 001a 23F07304 		bic	r4, r3, #115
 16652 001e 2204     		lsls	r2, r4, #16
 16653              	.LVL46:
 304:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 16654              		.loc 1 304 0
 16655 0020 0B88     		ldrh	r3, [r1, #0]
 16656              	.LVL47:
 307:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 16657              		.loc 1 307 0
 16658 0022 25F00204 		bic	r4, r5, #2
 301:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
 16659              		.loc 1 301 0
 16660 0026 120C     		lsrs	r2, r2, #16
 16661              	.LVL48:
 309:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 16662              		.loc 1 309 0
 16663 0028 4D88     		ldrh	r5, [r1, #2]
 16664              	.LVL49:
 304:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 16665              		.loc 1 304 0
 16666 002a 1A43     		orrs	r2, r2, r3
 16667              	.LVL50:
 307:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 16668              		.loc 1 307 0
 16669 002c 2304     		lsls	r3, r4, #16
 309:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 16670              		.loc 1 309 0
 16671 002e 0C89     		ldrh	r4, [r1, #8]
 307:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 16672              		.loc 1 307 0
 16673 0030 1B0C     		lsrs	r3, r3, #16
 16674              	.LVL51:
 309:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 16675              		.loc 1 309 0
 16676 0032 45EA0404 		orr	r4, r5, r4
 16677 0036 A5B2     		uxth	r5, r4
 314:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16678              		.loc 1 314 0
 16679 0038 144C     		ldr	r4, .L22
 312:stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 16680              		.loc 1 312 0
 16681 003a 45EA0303 		orr	r3, r5, r3
 16682              	.LVL52:
 314:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16683              		.loc 1 314 0
 16684 003e 144D     		ldr	r5, .L22+4
 16685 0040 A042     		cmp	r0, r4
 16686 0042 14BF     		ite	ne
 16687 0044 0024     		movne	r4, #0
 16688 0046 0124     		moveq	r4, #1
 16689 0048 A842     		cmp	r0, r5
 16690 004a 08BF     		it	eq
 16691 004c 44F00104 		orreq	r4, r4, #1
 16692 0050 A4B1     		cbz	r4, .L21
 16693              	.LVL53:
 324:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 16694              		.loc 1 324 0
 16695 0052 4D89     		ldrh	r5, [r1, #10]
 16696              	.LVL54:
 322:stm32f10x_tim.c ****     tmpccer &= CCER_CC1NP_Reset;
 16697              		.loc 1 322 0
 16698 0054 23F00803 		bic	r3, r3, #8
 16699              	.LVL55:
 324:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 16700              		.loc 1 324 0
 16701 0058 2B43     		orrs	r3, r3, r5
 16702              	.LVL56:
 329:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 16703              		.loc 1 329 0
 16704 005a 8C88     		ldrh	r4, [r1, #4]
 332:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 16705              		.loc 1 332 0
 16706 005c 47F6FF45 		movw	r5, #31999
 326:stm32f10x_tim.c ****     tmpccer &= CCER_CC1NE_Reset;
 16707              		.loc 1 326 0
 16708 0060 23F00403 		bic	r3, r3, #4
 16709              	.LVL57:
 329:stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 16710              		.loc 1 329 0
 16711 0064 2343     		orrs	r3, r3, r4
 16712              	.LVL58:
 332:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 16713              		.loc 1 332 0
 16714 0066 0CEA0504 		and	r4, ip, r5
 16715              	.LVL59:
 334:stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 16716              		.loc 1 334 0
 16717 006a CD89     		ldrh	r5, [r1, #14]
 16718 006c B1F80CC0 		ldrh	ip, [r1, #12]
 16719 0070 45EA0C0C 		orr	ip, r5, ip
 16720 0074 1FFA8CFC 		uxth	ip, ip
 336:stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 16721              		.loc 1 336 0
 16722 0078 4CEA040C 		orr	ip, ip, r4
 16723              	.LVL60:
 16724              	.L21:
 345:stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 16725              		.loc 1 345 0
 16726 007c C988     		ldrh	r1, [r1, #6]
 16727              	.LVL61:
 339:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 16728              		.loc 1 339 0
 16729 007e A0F804C0 		strh	ip, [r0, #4]	@ movhi
 342:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 16730              		.loc 1 342 0
 16731 0082 0283     		strh	r2, [r0, #24]	@ movhi
 345:stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 16732              		.loc 1 345 0
 16733 0084 8186     		strh	r1, [r0, #52]	@ movhi
 348:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 16734              		.loc 1 348 0
 16735 0086 0384     		strh	r3, [r0, #32]	@ movhi
 349:stm32f10x_tim.c **** }
 16736              		.loc 1 349 0
 16737 0088 30BD     		pop	{r4, r5, pc}
 16738              	.L23:
 16739 008a 00BF     		.align	2
 16740              	.L22:
 16741 008c 002C0140 		.word	1073818624
 16742 0090 00340140 		.word	1073820672
 16743              	.LFE29:
 16745              		.section	.text.TIM_OC2Init,"ax",%progbits
 16746              		.align	1
 16747              		.global	TIM_OC2Init
 16748              		.thumb
 16749              		.thumb_func
 16751              	TIM_OC2Init:
 16752              	.LFB30:
 360:stm32f10x_tim.c **** {
 16753              		.loc 1 360 0
 16754              		@ args = 0, pretend = 0, frame = 0
 16755              		@ frame_needed = 0, uses_anonymous_args = 0
 16756              	.LVL62:
 369:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 16757              		.loc 1 369 0
 16758 0000 B0F820C0 		ldrh	ip, [r0, #32]
 360:stm32f10x_tim.c **** {
 16759              		.loc 1 360 0
 16760 0004 30B5     		push	{r4, r5, lr}
 16761              	.LCFI3:
 369:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 16762              		.loc 1 369 0
 16763 0006 2CF01004 		bic	r4, ip, #16
 16764 000a 2304     		lsls	r3, r4, #16
 16765 000c 1D0C     		lsrs	r5, r3, #16
 16766              	.LVL63:
 16767 000e 0584     		strh	r5, [r0, #32]	@ movhi
 372:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 16768              		.loc 1 372 0
 16769 0010 058C     		ldrh	r5, [r0, #32]
 16770              	.LVL64:
 374:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16771              		.loc 1 374 0
 16772 0012 8288     		ldrh	r2, [r0, #4]
 377:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 16773              		.loc 1 377 0
 16774 0014 048B     		ldrh	r4, [r0, #24]
 374:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16775              		.loc 1 374 0
 16776 0016 92B2     		uxth	r2, r2
 16777              	.LVL65:
 380:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
 16778              		.loc 1 380 0
 16779 0018 24F4E643 		bic	r3, r4, #29440
 16780 001c 4FEA034C 		lsl	ip, r3, #16
 16781              	.LVL66:
 383:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 16782              		.loc 1 383 0
 16783 0020 0C88     		ldrh	r4, [r1, #0]
 16784              	.LVL67:
 380:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
 16785              		.loc 1 380 0
 16786 0022 4FEA1C43 		lsr	r3, ip, #16
 16787              	.LVL68:
 383:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 16788              		.loc 1 383 0
 16789 0026 43EA042C 		orr	ip, r3, r4, lsl #8
 386:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 16790              		.loc 1 386 0
 16791 002a 25F02003 		bic	r3, r5, #32
 16792              	.LVL69:
 16793 002e 1C04     		lsls	r4, r3, #16
 388:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 16794              		.loc 1 388 0
 16795 0030 0D89     		ldrh	r5, [r1, #8]
 16796              	.LVL70:
 386:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 16797              		.loc 1 386 0
 16798 0032 230C     		lsrs	r3, r4, #16
 391:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 16799              		.loc 1 391 0
 16800 0034 4C88     		ldrh	r4, [r1, #2]
 388:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 16801              		.loc 1 388 0
 16802 0036 43EA0515 		orr	r5, r3, r5, lsl #4
 391:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 16803              		.loc 1 391 0
 16804 003a 45EA0413 		orr	r3, r5, r4, lsl #4
 393:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16805              		.loc 1 393 0
 16806 003e 164C     		ldr	r4, .L26
 16807 0040 164D     		ldr	r5, .L26+4
 16808 0042 A042     		cmp	r0, r4
 16809 0044 14BF     		ite	ne
 16810 0046 0024     		movne	r4, #0
 16811 0048 0124     		moveq	r4, #1
 16812 004a A842     		cmp	r0, r5
 16813 004c 08BF     		it	eq
 16814 004e 44F00104 		orreq	r4, r4, #1
 383:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 16815              		.loc 1 383 0
 16816 0052 1FFA8CFC 		uxth	ip, ip
 16817              	.LVL71:
 391:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 16818              		.loc 1 391 0
 16819 0056 9BB2     		uxth	r3, r3
 16820              	.LVL72:
 393:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16821              		.loc 1 393 0
 16822 0058 BCB1     		cbz	r4, .L25
 16823              	.LVL73:
 403:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 16824              		.loc 1 403 0
 16825 005a 4C89     		ldrh	r4, [r1, #10]
 16826              	.LVL74:
 401:stm32f10x_tim.c ****     tmpccer &= CCER_CC2NP_Reset;
 16827              		.loc 1 401 0
 16828 005c 23F08003 		bic	r3, r3, #128
 16829              	.LVL75:
 403:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 16830              		.loc 1 403 0
 16831 0060 43EA0413 		orr	r3, r3, r4, lsl #4
 16832              	.LVL76:
 405:stm32f10x_tim.c ****     tmpccer &= CCER_CC2NE_Reset;
 16833              		.loc 1 405 0
 16834 0064 4FF6BF74 		movw	r4, #65471
 16835 0068 03EA0404 		and	r4, r3, r4
 16836              	.LVL77:
 408:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 16837              		.loc 1 408 0
 16838 006c 8B88     		ldrh	r3, [r1, #4]
 16839 006e 44EA0313 		orr	r3, r4, r3, lsl #4
 411:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2N_Reset;
 16840              		.loc 1 411 0
 16841 0072 47F2FF34 		movw	r4, #29695
 16842              	.LVL78:
 16843 0076 02EA0404 		and	r4, r2, r4
 413:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 16844              		.loc 1 413 0
 16845 007a 8A89     		ldrh	r2, [r1, #12]
 16846              	.LVL79:
 408:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 16847              		.loc 1 408 0
 16848 007c 9BB2     		uxth	r3, r3
 16849              	.LVL80:
 413:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 16850              		.loc 1 413 0
 16851 007e 44EA8204 		orr	r4, r4, r2, lsl #2
 415:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 16852              		.loc 1 415 0
 16853 0082 CA89     		ldrh	r2, [r1, #14]
 16854 0084 44EA8202 		orr	r2, r4, r2, lsl #2
 16855 0088 92B2     		uxth	r2, r2
 16856              	.LVL81:
 16857              	.L25:
 424:stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 16858              		.loc 1 424 0
 16859 008a C988     		ldrh	r1, [r1, #6]
 16860              	.LVL82:
 418:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 16861              		.loc 1 418 0
 16862 008c 8280     		strh	r2, [r0, #4]	@ movhi
 421:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 16863              		.loc 1 421 0
 16864 008e A0F818C0 		strh	ip, [r0, #24]	@ movhi
 424:stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 16865              		.loc 1 424 0
 16866 0092 0187     		strh	r1, [r0, #56]	@ movhi
 427:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 16867              		.loc 1 427 0
 16868 0094 0384     		strh	r3, [r0, #32]	@ movhi
 428:stm32f10x_tim.c **** }
 16869              		.loc 1 428 0
 16870 0096 30BD     		pop	{r4, r5, pc}
 16871              	.L27:
 16872              		.align	2
 16873              	.L26:
 16874 0098 002C0140 		.word	1073818624
 16875 009c 00340140 		.word	1073820672
 16876              	.LFE30:
 16878              		.section	.text.TIM_OC3Init,"ax",%progbits
 16879              		.align	1
 16880              		.global	TIM_OC3Init
 16881              		.thumb
 16882              		.thumb_func
 16884              	TIM_OC3Init:
 16885              	.LFB31:
 439:stm32f10x_tim.c **** {
 16886              		.loc 1 439 0
 16887              		@ args = 0, pretend = 0, frame = 0
 16888              		@ frame_needed = 0, uses_anonymous_args = 0
 16889              	.LVL83:
 448:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 16890              		.loc 1 448 0
 16891 0000 B0F820C0 		ldrh	ip, [r0, #32]
 439:stm32f10x_tim.c **** {
 16892              		.loc 1 439 0
 16893 0004 30B5     		push	{r4, r5, lr}
 16894              	.LCFI4:
 448:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 16895              		.loc 1 448 0
 16896 0006 2CF48074 		bic	r4, ip, #256
 16897 000a 2304     		lsls	r3, r4, #16
 16898 000c 1D0C     		lsrs	r5, r3, #16
 16899              	.LVL84:
 16900 000e 0584     		strh	r5, [r0, #32]	@ movhi
 451:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 16901              		.loc 1 451 0
 16902 0010 058C     		ldrh	r5, [r0, #32]
 16903              	.LVL85:
 453:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16904              		.loc 1 453 0
 16905 0012 8288     		ldrh	r2, [r0, #4]
 456:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 16906              		.loc 1 456 0
 16907 0014 848B     		ldrh	r4, [r0, #28]
 453:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 16908              		.loc 1 453 0
 16909 0016 92B2     		uxth	r2, r2
 16910              	.LVL86:
 459:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
 16911              		.loc 1 459 0
 16912 0018 24F0730C 		bic	ip, r4, #115
 16913 001c 4FEA0C43 		lsl	r3, ip, #16
 16914              	.LVL87:
 462:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 16915              		.loc 1 462 0
 16916 0020 0C88     		ldrh	r4, [r1, #0]
 16917              	.LVL88:
 459:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
 16918              		.loc 1 459 0
 16919 0022 4FEA134C 		lsr	ip, r3, #16
 16920              	.LVL89:
 465:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 16921              		.loc 1 465 0
 16922 0026 25F40073 		bic	r3, r5, #512
 462:stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 16923              		.loc 1 462 0
 16924 002a 4CEA040C 		orr	ip, ip, r4
 16925              	.LVL90:
 467:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 16926              		.loc 1 467 0
 16927 002e 0D89     		ldrh	r5, [r1, #8]
 16928              	.LVL91:
 465:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 16929              		.loc 1 465 0
 16930 0030 1C04     		lsls	r4, r3, #16
 16931 0032 230C     		lsrs	r3, r4, #16
 16932              	.LVL92:
 470:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 16933              		.loc 1 470 0
 16934 0034 4C88     		ldrh	r4, [r1, #2]
 467:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 16935              		.loc 1 467 0
 16936 0036 43EA0525 		orr	r5, r3, r5, lsl #8
 16937              	.LVL93:
 470:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 16938              		.loc 1 470 0
 16939 003a 45EA0423 		orr	r3, r5, r4, lsl #8
 472:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16940              		.loc 1 472 0
 16941 003e 154C     		ldr	r4, .L30
 16942 0040 154D     		ldr	r5, .L30+4
 16943 0042 A042     		cmp	r0, r4
 16944 0044 14BF     		ite	ne
 16945 0046 0024     		movne	r4, #0
 16946 0048 0124     		moveq	r4, #1
 16947 004a A842     		cmp	r0, r5
 16948 004c 08BF     		it	eq
 16949 004e 44F00104 		orreq	r4, r4, #1
 470:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 16950              		.loc 1 470 0
 16951 0052 9BB2     		uxth	r3, r3
 16952              	.LVL94:
 472:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 16953              		.loc 1 472 0
 16954 0054 BCB1     		cbz	r4, .L29
 16955              	.LVL95:
 482:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 16956              		.loc 1 482 0
 16957 0056 4C89     		ldrh	r4, [r1, #10]
 16958              	.LVL96:
 480:stm32f10x_tim.c ****     tmpccer &= CCER_CC3NP_Reset;
 16959              		.loc 1 480 0
 16960 0058 23F40063 		bic	r3, r3, #2048
 16961              	.LVL97:
 482:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 16962              		.loc 1 482 0
 16963 005c 43EA0423 		orr	r3, r3, r4, lsl #8
 16964              	.LVL98:
 484:stm32f10x_tim.c ****     tmpccer &= CCER_CC3NE_Reset;
 16965              		.loc 1 484 0
 16966 0060 4FF6FF34 		movw	r4, #64511
 16967 0064 03EA0404 		and	r4, r3, r4
 16968              	.LVL99:
 487:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 16969              		.loc 1 487 0
 16970 0068 8B88     		ldrh	r3, [r1, #4]
 16971 006a 44EA0323 		orr	r3, r4, r3, lsl #8
 490:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3N_Reset;
 16972              		.loc 1 490 0
 16973 006e 44F6FF74 		movw	r4, #20479
 16974              	.LVL100:
 16975 0072 02EA0404 		and	r4, r2, r4
 492:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 16976              		.loc 1 492 0
 16977 0076 8A89     		ldrh	r2, [r1, #12]
 16978              	.LVL101:
 487:stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 16979              		.loc 1 487 0
 16980 0078 9BB2     		uxth	r3, r3
 16981              	.LVL102:
 492:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 16982              		.loc 1 492 0
 16983 007a 44EA0214 		orr	r4, r4, r2, lsl #4
 494:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 16984              		.loc 1 494 0
 16985 007e CA89     		ldrh	r2, [r1, #14]
 16986 0080 44EA0212 		orr	r2, r4, r2, lsl #4
 16987 0084 92B2     		uxth	r2, r2
 16988              	.LVL103:
 16989              	.L29:
 503:stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 16990              		.loc 1 503 0
 16991 0086 C988     		ldrh	r1, [r1, #6]
 16992              	.LVL104:
 497:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 16993              		.loc 1 497 0
 16994 0088 8280     		strh	r2, [r0, #4]	@ movhi
 500:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 16995              		.loc 1 500 0
 16996 008a A0F81CC0 		strh	ip, [r0, #28]	@ movhi
 503:stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 16997              		.loc 1 503 0
 16998 008e 8187     		strh	r1, [r0, #60]	@ movhi
 506:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 16999              		.loc 1 506 0
 17000 0090 0384     		strh	r3, [r0, #32]	@ movhi
 507:stm32f10x_tim.c **** }
 17001              		.loc 1 507 0
 17002 0092 30BD     		pop	{r4, r5, pc}
 17003              	.L31:
 17004              		.align	2
 17005              	.L30:
 17006 0094 002C0140 		.word	1073818624
 17007 0098 00340140 		.word	1073820672
 17008              	.LFE31:
 17010              		.section	.text.TIM_OC4Init,"ax",%progbits
 17011              		.align	1
 17012              		.global	TIM_OC4Init
 17013              		.thumb
 17014              		.thumb_func
 17016              	TIM_OC4Init:
 17017              	.LFB32:
 518:stm32f10x_tim.c **** {
 17018              		.loc 1 518 0
 17019              		@ args = 0, pretend = 0, frame = 0
 17020              		@ frame_needed = 0, uses_anonymous_args = 0
 17021              	.LVL105:
 17022 0000 30B5     		push	{r4, r5, lr}
 17023              	.LCFI5:
 527:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 17024              		.loc 1 527 0
 17025 0002 048C     		ldrh	r4, [r0, #32]
 17026 0004 24F48053 		bic	r3, r4, #4096
 17027 0008 1A04     		lsls	r2, r3, #16
 17028 000a 150C     		lsrs	r5, r2, #16
 17029              	.LVL106:
 17030 000c 0584     		strh	r5, [r0, #32]	@ movhi
 530:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17031              		.loc 1 530 0
 17032 000e 058C     		ldrh	r5, [r0, #32]
 17033              	.LVL107:
 532:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 17034              		.loc 1 532 0
 17035 0010 B0F804C0 		ldrh	ip, [r0, #4]
 535:stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 17036              		.loc 1 535 0
 17037 0014 848B     		ldrh	r4, [r0, #28]
 532:stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 17038              		.loc 1 532 0
 17039 0016 1FFA8CFC 		uxth	ip, ip
 17040              	.LVL108:
 538:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
 17041              		.loc 1 538 0
 17042 001a 24F4E643 		bic	r3, r4, #29440
 17043 001e 1A04     		lsls	r2, r3, #16
 17044              	.LVL109:
 541:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 17045              		.loc 1 541 0
 17046 0020 0C88     		ldrh	r4, [r1, #0]
 17047              	.LVL110:
 538:stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
 17048              		.loc 1 538 0
 17049 0022 130C     		lsrs	r3, r2, #16
 17050              	.LVL111:
 541:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 17051              		.loc 1 541 0
 17052 0024 43EA0422 		orr	r2, r3, r4, lsl #8
 544:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 17053              		.loc 1 544 0
 17054 0028 25F40053 		bic	r3, r5, #8192
 17055              	.LVL112:
 17056 002c 1C04     		lsls	r4, r3, #16
 546:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 17057              		.loc 1 546 0
 17058 002e 0D89     		ldrh	r5, [r1, #8]
 17059              	.LVL113:
 544:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 17060              		.loc 1 544 0
 17061 0030 230C     		lsrs	r3, r4, #16
 549:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 17062              		.loc 1 549 0
 17063 0032 4C88     		ldrh	r4, [r1, #2]
 546:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 17064              		.loc 1 546 0
 17065 0034 43EA0535 		orr	r5, r3, r5, lsl #12
 549:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 17066              		.loc 1 549 0
 17067 0038 45EA0433 		orr	r3, r5, r4, lsl #12
 551:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 17068              		.loc 1 551 0
 17069 003c 0E4C     		ldr	r4, .L34
 17070 003e 0F4D     		ldr	r5, .L34+4
 17071 0040 A042     		cmp	r0, r4
 17072 0042 14BF     		ite	ne
 17073 0044 0024     		movne	r4, #0
 17074 0046 0124     		moveq	r4, #1
 17075 0048 A842     		cmp	r0, r5
 17076 004a 08BF     		it	eq
 17077 004c 44F00104 		orreq	r4, r4, #1
 541:stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 17078              		.loc 1 541 0
 17079 0050 92B2     		uxth	r2, r2
 17080              	.LVL114:
 549:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 17081              		.loc 1 549 0
 17082 0052 9BB2     		uxth	r3, r3
 17083              	.LVL115:
 551:stm32f10x_tim.c ****   if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 17084              		.loc 1 551 0
 17085 0054 44B1     		cbz	r4, .L33
 17086              	.LVL116:
 555:stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS4_Reset;
 17087              		.loc 1 555 0
 17088 0056 4FEA8C44 		lsl	r4, ip, #18
 17089 005a 4FEA944C 		lsr	ip, r4, #18
 17090              	.LVL117:
 557:stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 17091              		.loc 1 557 0
 17092 005e 8C89     		ldrh	r4, [r1, #12]
 17093              	.LVL118:
 17094 0060 4CEA841C 		orr	ip, ip, r4, lsl #6
 17095              	.LVL119:
 17096 0064 1FFA8CFC 		uxth	ip, ip
 17097              	.LVL120:
 17098              	.L33:
 566:stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 17099              		.loc 1 566 0
 17100 0068 C988     		ldrh	r1, [r1, #6]
 17101              	.LVL121:
 560:stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 17102              		.loc 1 560 0
 17103 006a A0F804C0 		strh	ip, [r0, #4]	@ movhi
 563:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 17104              		.loc 1 563 0
 17105 006e 8283     		strh	r2, [r0, #28]	@ movhi
 566:stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 17106              		.loc 1 566 0
 17107 0070 A0F84010 		strh	r1, [r0, #64]	@ movhi
 569:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17108              		.loc 1 569 0
 17109 0074 0384     		strh	r3, [r0, #32]	@ movhi
 570:stm32f10x_tim.c **** }
 17110              		.loc 1 570 0
 17111 0076 30BD     		pop	{r4, r5, pc}
 17112              	.L35:
 17113              		.align	2
 17114              	.L34:
 17115 0078 002C0140 		.word	1073818624
 17116 007c 00340140 		.word	1073820672
 17117              	.LFE32:
 17119              		.section	.text.TIM_ICInit,"ax",%progbits
 17120              		.align	1
 17121              		.global	TIM_ICInit
 17122              		.thumb
 17123              		.thumb_func
 17125              	TIM_ICInit:
 17126              	.LFB33:
 581:stm32f10x_tim.c **** {
 17127              		.loc 1 581 0
 17128              		@ args = 0, pretend = 0, frame = 0
 17129              		@ frame_needed = 0, uses_anonymous_args = 0
 17130              	.LVL122:
 590:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 17131              		.loc 1 590 0
 17132 0000 0B88     		ldrh	r3, [r1, #0]
 581:stm32f10x_tim.c **** {
 17133              		.loc 1 581 0
 17134 0002 70B5     		push	{r4, r5, r6, lr}
 17135              	.LCFI6:
 17136              	.LVL123:
 581:stm32f10x_tim.c **** {
 17137              		.loc 1 581 0
 17138 0004 0446     		mov	r4, r0
 17139 0006 0D46     		mov	r5, r1
 590:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 17140              		.loc 1 590 0
 17141 0008 43BB     		cbnz	r3, .L37
 17142              	.LVL124:
 17143              	.LBB38:
 17144              	.LBB40:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17145              		.loc 1 2660 0
 17146 000a 238C     		ldrh	r3, [r4, #32]
 17147              	.LVL125:
 17148              	.LBE40:
 17149              	.LBE38:
 594:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 17150              		.loc 1 594 0
 17151 000c A888     		ldrh	r0, [r5, #4]
 17152              	.LVL126:
 17153              	.LBB42:
 17154              	.LBB39:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17155              		.loc 1 2660 0
 17156 000e 23F00102 		bic	r2, r3, #1
 17157 0012 1304     		lsls	r3, r2, #16
 17158 0014 1A0C     		lsrs	r2, r3, #16
 17159              	.LVL127:
 17160              	.LBE39:
 17161              	.LBE42:
 593:stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 17162              		.loc 1 593 0
 17163 0016 4988     		ldrh	r1, [r1, #2]
 17164              	.LVL128:
 595:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 17165              		.loc 1 595 0
 17166 0018 B5F808C0 		ldrh	ip, [r5, #8]
 17167              	.LVL129:
 17168              	.LBB43:
 17169              	.LBB41:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17170              		.loc 1 2660 0
 17171 001c 2284     		strh	r2, [r4, #32]	@ movhi
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 17172              		.loc 1 2661 0
 17173 001e 238B     		ldrh	r3, [r4, #24]
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17174              		.loc 1 2668 0
 17175 0020 41F00101 		orr	r1, r1, #1
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 17176              		.loc 1 2661 0
 17177 0024 9AB2     		uxth	r2, r3
 17178              	.LVL130:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17179              		.loc 1 2665 0
 17180 0026 22F0F302 		bic	r2, r2, #243
 17181              	.LVL131:
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17182              		.loc 1 2662 0
 17183 002a 238C     		ldrh	r3, [r4, #32]
 17184              	.LVL132:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17185              		.loc 1 2665 0
 17186 002c 42EA0C1C 		orr	ip, r2, ip, lsl #4
 17187 0030 1FFA8CF2 		uxth	r2, ip
 17188 0034 0243     		orrs	r2, r2, r0
 17189              	.LVL133:
2667:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 17190              		.loc 1 2667 0
 17191 0036 23F00200 		bic	r0, r3, #2
 17192 003a 0304     		lsls	r3, r0, #16
 17193              	.LVL134:
 17194 003c 180C     		lsrs	r0, r3, #16
 17195              	.LVL135:
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17196              		.loc 1 2668 0
 17197 003e 0843     		orrs	r0, r0, r1
 17198              	.LVL136:
2670:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 17199              		.loc 1 2670 0
 17200 0040 2283     		strh	r2, [r4, #24]	@ movhi
2671:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17201              		.loc 1 2671 0
 17202 0042 2084     		strh	r0, [r4, #32]	@ movhi
 17203              	.LBE41:
 17204              	.LBE43:
 17205              	.LBB44:
 17206              	.LBB45:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 17207              		.loc 1 2330 0
 17208 0044 B4F818C0 		ldrh	ip, [r4, #24]
 17209              	.LBE45:
 17210              	.LBE44:
 597:stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 17211              		.loc 1 597 0
 17212 0048 EA88     		ldrh	r2, [r5, #6]
 17213              	.LVL137:
 17214              	.LBB47:
 17215              	.LBB46:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 17216              		.loc 1 2330 0
 17217 004a 2CF00C03 		bic	r3, ip, #12
 17218 004e 1904     		lsls	r1, r3, #16
 17219 0050 080C     		lsrs	r0, r1, #16
 17220              	.LVL138:
 17221 0052 2083     		strh	r0, [r4, #24]	@ movhi
2332:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 17222              		.loc 1 2332 0
 17223 0054 238B     		ldrh	r3, [r4, #24]
 17224 0056 9BB2     		uxth	r3, r3
 17225 0058 1343     		orrs	r3, r3, r2
 17226 005a 13E0     		b	.L41
 17227              	.LVL139:
 17228              	.L37:
 17229              	.LBE46:
 17230              	.LBE47:
 599:stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 17231              		.loc 1 599 0
 17232 005c 042B     		cmp	r3, #4
 17233 005e 13D1     		bne	.L39
 17234              	.LVL140:
 602:stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 17235              		.loc 1 602 0
 17236 0060 4988     		ldrh	r1, [r1, #2]
 17237              	.LVL141:
 603:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 17238              		.loc 1 603 0
 17239 0062 AA88     		ldrh	r2, [r5, #4]
 604:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 17240              		.loc 1 604 0
 17241 0064 2B89     		ldrh	r3, [r5, #8]
 17242 0066 FFF7FEFF 		bl	TI2_Config
 17243              	.LVL142:
 17244              	.LBB48:
 17245              	.LBB49:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17246              		.loc 1 2352 0
 17247 006a 228B     		ldrh	r2, [r4, #24]
 17248              	.LBE49:
 17249              	.LBE48:
 606:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 17250              		.loc 1 606 0
 17251 006c B5F806C0 		ldrh	ip, [r5, #6]
 17252              	.LVL143:
 17253              	.LBB51:
 17254              	.LBB50:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17255              		.loc 1 2352 0
 17256 0070 22F44060 		bic	r0, r2, #3072
 17257 0074 0104     		lsls	r1, r0, #16
 17258 0076 0B0C     		lsrs	r3, r1, #16
 17259 0078 2383     		strh	r3, [r4, #24]	@ movhi
2354:stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 17260              		.loc 1 2354 0
 17261 007a 228B     		ldrh	r2, [r4, #24]
 17262 007c 90B2     		uxth	r0, r2
 17263 007e 40EA0C21 		orr	r1, r0, ip, lsl #8
 17264 0082 8BB2     		uxth	r3, r1
 17265              	.LVL144:
 17266              	.L41:
 17267 0084 2383     		strh	r3, [r4, #24]	@ movhi
 17268 0086 5AE0     		b	.L36
 17269              	.LVL145:
 17270              	.L39:
 17271              	.LBE50:
 17272              	.LBE51:
 608:stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 17273              		.loc 1 608 0
 17274 0088 082B     		cmp	r3, #8
 17275              	.LVL146:
 17276 008a 4888     		ldrh	r0, [r1, #2]
 17277              	.LVL147:
 17278 008c 8E88     		ldrh	r6, [r1, #4]
 17279 008e B1F808C0 		ldrh	ip, [r1, #8]
 17280 0092 C988     		ldrh	r1, [r1, #6]
 17281              	.LVL148:
 17282 0094 27D1     		bne	.L40
 17283              	.LVL149:
 17284              	.LBB52:
 17285              	.LBB53:
2709:stm32f10x_tim.c **** 
2710:stm32f10x_tim.c **** /**
2711:stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2712:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2713:stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2714:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2715:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2716:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2717:stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2718:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2719:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2720:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2721:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2722:stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2723:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2724:stm32f10x_tim.c ****   * @retval None
2725:stm32f10x_tim.c ****   */
2726:stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2727:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2728:stm32f10x_tim.c **** {
2729:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
2730:stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2731:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 17286              		.loc 1 2732 0
 17287 0096 228C     		ldrh	r2, [r4, #32]
 17288 0098 22F48073 		bic	r3, r2, #256
 17289 009c 1A04     		lsls	r2, r3, #16
 17290 009e 130C     		lsrs	r3, r2, #16
 17291 00a0 2384     		strh	r3, [r4, #32]	@ movhi
2732:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 17292              		.loc 1 2733 0
 17293 00a2 A28B     		ldrh	r2, [r4, #28]
2733:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17294              		.loc 1 2734 0
 17295 00a4 238C     		ldrh	r3, [r4, #32]
2733:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17296              		.loc 1 2733 0
 17297 00a6 92B2     		uxth	r2, r2
 17298              	.LVL150:
2734:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
2735:stm32f10x_tim.c ****   /* Select the Input and set the filter */
2736:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
2737:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17299              		.loc 1 2738 0
 17300 00a8 22F0F302 		bic	r2, r2, #243
 17301              	.LVL151:
2734:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 17302              		.loc 1 2734 0
 17303 00ac 9BB2     		uxth	r3, r3
 17304              	.LVL152:
 17305              		.loc 1 2738 0
 17306 00ae 42EA0C1C 		orr	ip, r2, ip, lsl #4
 17307              	.LVL153:
 17308 00b2 1FFA8CF2 		uxth	r2, ip
2738:stm32f10x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
2739:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
2740:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
 17309              		.loc 1 2741 0
 17310 00b6 23F4007C 		bic	ip, r3, #512
 17311 00ba 4CEA0023 		orr	r3, ip, r0, lsl #8
 17312              	.LVL154:
2738:stm32f10x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
 17313              		.loc 1 2738 0
 17314 00be 42EA0606 		orr	r6, r2, r6
 17315              	.LVL155:
 17316              		.loc 1 2741 0
 17317 00c2 9AB2     		uxth	r2, r3
 17318 00c4 42F48070 		orr	r0, r2, #256
 17319              	.LVL156:
2741:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2742:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 17320              		.loc 1 2743 0
 17321 00c8 A683     		strh	r6, [r4, #28]	@ movhi
2743:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17322              		.loc 1 2744 0
 17323 00ca 2084     		strh	r0, [r4, #32]	@ movhi
 17324              	.LVL157:
 17325              	.LBE53:
 17326              	.LBE52:
 17327              	.LBB54:
 17328              	.LBB55:
2374:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 17329              		.loc 1 2374 0
 17330 00cc B4F81CC0 		ldrh	ip, [r4, #28]
 17331 00d0 2CF00C03 		bic	r3, ip, #12
 17332 00d4 1A04     		lsls	r2, r3, #16
 17333 00d6 100C     		lsrs	r0, r2, #16
 17334              	.LVL158:
 17335 00d8 A083     		strh	r0, [r4, #28]	@ movhi
2376:stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 17336              		.loc 1 2376 0
 17337 00da A38B     		ldrh	r3, [r4, #28]
 17338 00dc 1FFA83FC 		uxth	ip, r3
 17339 00e0 4CEA0101 		orr	r1, ip, r1
 17340              	.LVL159:
 17341 00e4 2AE0     		b	.L42
 17342              	.LVL160:
 17343              	.L40:
 17344              	.LBE55:
 17345              	.LBE54:
 17346              	.LBB56:
 17347              	.LBB57:
2744:stm32f10x_tim.c **** }
2745:stm32f10x_tim.c **** 
2746:stm32f10x_tim.c **** /**
2747:stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2748:stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2749:stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2750:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2751:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2752:stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2753:stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2754:stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2755:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2756:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2757:stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2758:stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2759:stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2760:stm32f10x_tim.c ****   * @retval None
2761:stm32f10x_tim.c ****   */
2762:stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2763:stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2764:stm32f10x_tim.c **** {
2765:stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
2766:stm32f10x_tim.c **** 
2767:stm32f10x_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
2768:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 17348              		.loc 1 2769 0
 17349 00e6 228C     		ldrh	r2, [r4, #32]
 17350 00e8 22F48053 		bic	r3, r2, #4096
 17351 00ec 1A04     		lsls	r2, r3, #16
 17352 00ee 130C     		lsrs	r3, r2, #16
 17353 00f0 2384     		strh	r3, [r4, #32]	@ movhi
2769:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 17354              		.loc 1 2770 0
 17355 00f2 A38B     		ldrh	r3, [r4, #28]
 17356              	.LVL161:
2770:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17357              		.loc 1 2771 0
 17358 00f4 228C     		ldrh	r2, [r4, #32]
2771:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
2772:stm32f10x_tim.c **** 
2773:stm32f10x_tim.c ****   /* Select the Input and set the filter */
2774:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 17359              		.loc 1 2775 0
 17360 00f6 23F44073 		bic	r3, r3, #768
 17361              	.LVL162:
 17362 00fa 1B05     		lsls	r3, r3, #20
 17363 00fc 1B0D     		lsrs	r3, r3, #20
2771:stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 17364              		.loc 1 2771 0
 17365 00fe 92B2     		uxth	r2, r2
 17366              	.LVL163:
2775:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 17367              		.loc 1 2776 0
 17368 0100 43EA0623 		orr	r3, r3, r6, lsl #8
 17369              	.LVL164:
2776:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 17370              		.loc 1 2777 0
 17371 0104 43EA0C3C 		orr	ip, r3, ip, lsl #12
 17372              	.LVL165:
2777:stm32f10x_tim.c **** 
2778:stm32f10x_tim.c ****   /* Select the Polarity and set the CC4E Bit */
2779:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
2780:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
 17373              		.loc 1 2781 0
 17374 0108 22F40053 		bic	r3, r2, #8192
 17375 010c 43EA0030 		orr	r0, r3, r0, lsl #12
 17376              	.LVL166:
 17377 0110 82B2     		uxth	r2, r0
 17378              	.LVL167:
 17379 0112 42F48053 		orr	r3, r2, #4096
2777:stm32f10x_tim.c **** 
 17380              		.loc 1 2777 0
 17381 0116 1FFA8CFC 		uxth	ip, ip
 17382              	.LVL168:
2781:stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2782:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 17383              		.loc 1 2783 0
 17384 011a A4F81CC0 		strh	ip, [r4, #28]	@ movhi
2783:stm32f10x_tim.c ****   TIMx->CCER = tmpccer ;
 17385              		.loc 1 2784 0
 17386 011e 2384     		strh	r3, [r4, #32]	@ movhi
 17387              	.LVL169:
 17388              	.LBE57:
 17389              	.LBE56:
 17390              	.LBB58:
 17391              	.LBB59:
2396:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 17392              		.loc 1 2396 0
 17393 0120 B4F81CC0 		ldrh	ip, [r4, #28]
 17394              	.LVL170:
 17395 0124 2CF44060 		bic	r0, ip, #3072
 17396 0128 0204     		lsls	r2, r0, #16
 17397 012a 130C     		lsrs	r3, r2, #16
 17398              	.LVL171:
 17399 012c A383     		strh	r3, [r4, #28]	@ movhi
2398:stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 17400              		.loc 1 2398 0
 17401 012e B4F81CC0 		ldrh	ip, [r4, #28]
 17402 0132 1FFA8CF0 		uxth	r0, ip
 17403 0136 40EA0121 		orr	r1, r0, r1, lsl #8
 17404              	.LVL172:
 17405 013a 89B2     		uxth	r1, r1
 17406              	.LVL173:
 17407              	.L42:
 17408 013c A183     		strh	r1, [r4, #28]	@ movhi
 17409              	.LVL174:
 17410              	.L36:
 17411              	.LBE59:
 17412              	.LBE58:
 626:stm32f10x_tim.c **** }
 17413              		.loc 1 626 0
 17414 013e 70BD     		pop	{r4, r5, r6, pc}
 17415              	.LFE33:
 17417              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 17418              		.align	1
 17419              		.global	TIM_PWMIConfig
 17420              		.thumb
 17421              		.thumb_func
 17423              	TIM_PWMIConfig:
 17424              	.LFB34:
 637:stm32f10x_tim.c **** {
 17425              		.loc 1 637 0
 17426              		@ args = 0, pretend = 0, frame = 0
 17427              		@ frame_needed = 0, uses_anonymous_args = 0
 17428              	.LVL175:
 17429 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 17430              	.LCFI7:
 17431              	.LVL176:
 637:stm32f10x_tim.c **** {
 17432              		.loc 1 637 0
 17433 0002 0D46     		mov	r5, r1
 17434              	.LVL177:
 17435 0004 0446     		mov	r4, r0
 643:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 17436              		.loc 1 643 0
 17437 0006 4988     		ldrh	r1, [r1, #2]
 17438              	.LVL178:
 652:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 17439              		.loc 1 652 0
 17440 0008 AA88     		ldrh	r2, [r5, #4]
 660:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 17441              		.loc 1 660 0
 17442 000a 2888     		ldrh	r0, [r5, #0]
 17443              	.LVL179:
 645:stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 17444              		.loc 1 645 0
 17445 000c 0029     		cmp	r1, #0
 17446 000e 0CBF     		ite	eq
 17447 0010 0227     		moveq	r7, #2
 17448 0012 0027     		movne	r7, #0
 17449              	.LVL180:
 654:stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 17450              		.loc 1 654 0
 17451 0014 012A     		cmp	r2, #1
 17452 0016 14BF     		ite	ne
 17453 0018 0126     		movne	r6, #1
 17454 001a 0226     		moveq	r6, #2
 17455              	.LVL181:
 17456 001c 2B89     		ldrh	r3, [r5, #8]
 660:stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 17457              		.loc 1 660 0
 17458 001e 0028     		cmp	r0, #0
 17459 0020 3FD1     		bne	.L46
 17460              	.LVL182:
 17461              	.LBB60:
 17462              	.LBB61:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17463              		.loc 1 2660 0
 17464 0022 B4F820C0 		ldrh	ip, [r4, #32]
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17465              		.loc 1 2668 0
 17466 0026 41F00101 		orr	r1, r1, #1
 17467              	.LVL183:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17468              		.loc 1 2660 0
 17469 002a 2CF00100 		bic	r0, ip, #1
 17470 002e 0004     		lsls	r0, r0, #16
 17471 0030 000C     		lsrs	r0, r0, #16
 17472 0032 2084     		strh	r0, [r4, #32]	@ movhi
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 17473              		.loc 1 2661 0
 17474 0034 208B     		ldrh	r0, [r4, #24]
 17475 0036 1FFA80FE 		uxth	lr, r0
 17476              	.LVL184:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17477              		.loc 1 2665 0
 17478 003a 2EF0F30C 		bic	ip, lr, #243
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17479              		.loc 1 2662 0
 17480 003e 208C     		ldrh	r0, [r4, #32]
 17481              	.LVL185:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17482              		.loc 1 2665 0
 17483 0040 4CEA031E 		orr	lr, ip, r3, lsl #4
 17484              	.LVL186:
 17485 0044 1FFA8EFC 		uxth	ip, lr
2667:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 17486              		.loc 1 2667 0
 17487 0048 20F00200 		bic	r0, r0, #2
 17488              	.LVL187:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17489              		.loc 1 2665 0
 17490 004c 4CEA020E 		orr	lr, ip, r2
 17491              	.LVL188:
2667:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 17492              		.loc 1 2667 0
 17493 0050 0204     		lsls	r2, r0, #16
 17494 0052 100C     		lsrs	r0, r2, #16
 17495              	.LVL189:
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17496              		.loc 1 2668 0
 17497 0054 0843     		orrs	r0, r0, r1
 17498              	.LVL190:
2670:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 17499              		.loc 1 2670 0
 17500 0056 A4F818E0 		strh	lr, [r4, #24]	@ movhi
2671:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17501              		.loc 1 2671 0
 17502 005a 2084     		strh	r0, [r4, #32]	@ movhi
 17503              	.LBE61:
 17504              	.LBE60:
 17505              	.LBB62:
 17506              	.LBB64:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 17507              		.loc 1 2330 0
 17508 005c B4F818C0 		ldrh	ip, [r4, #24]
 17509              	.LVL191:
 17510              	.LBE64:
 17511              	.LBE62:
 666:stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 17512              		.loc 1 666 0
 17513 0060 E988     		ldrh	r1, [r5, #6]
 17514              	.LVL192:
 17515              	.LBB66:
 17516              	.LBB63:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 17517              		.loc 1 2330 0
 17518 0062 2CF00C00 		bic	r0, ip, #12
 17519              	.LVL193:
 17520 0066 0204     		lsls	r2, r0, #16
 17521 0068 100C     		lsrs	r0, r2, #16
 17522 006a 2083     		strh	r0, [r4, #24]	@ movhi
2332:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 17523              		.loc 1 2332 0
 17524 006c B4F818E0 		ldrh	lr, [r4, #24]
 17525              	.LVL194:
 17526              	.LBE63:
 17527              	.LBE66:
 668:stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 17528              		.loc 1 668 0
 17529 0070 2046     		mov	r0, r4
 17530              	.LBB67:
 17531              	.LBB65:
2332:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 17532              		.loc 1 2332 0
 17533 0072 1FFA8EF2 		uxth	r2, lr
 17534 0076 0A43     		orrs	r2, r2, r1
 17535 0078 2283     		strh	r2, [r4, #24]	@ movhi
 17536              	.LVL195:
 17537              	.LBE65:
 17538              	.LBE67:
 668:stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 17539              		.loc 1 668 0
 17540 007a 3946     		mov	r1, r7
 17541              	.LVL196:
 17542 007c 3246     		mov	r2, r6
 17543 007e FFF7FEFF 		bl	TI2_Config
 17544              	.LBB68:
 17545              	.LBB69:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17546              		.loc 1 2352 0
 17547 0082 B4F818C0 		ldrh	ip, [r4, #24]
 17548              	.LBE69:
 17549              	.LBE68:
 670:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 17550              		.loc 1 670 0
 17551 0086 EA88     		ldrh	r2, [r5, #6]
 17552              	.LVL197:
 17553              	.LBB71:
 17554              	.LBB70:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17555              		.loc 1 2352 0
 17556 0088 2CF44060 		bic	r0, ip, #3072
 17557 008c 0104     		lsls	r1, r0, #16
 17558 008e 0B0C     		lsrs	r3, r1, #16
 17559 0090 2383     		strh	r3, [r4, #24]	@ movhi
2354:stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 17560              		.loc 1 2354 0
 17561 0092 208B     		ldrh	r0, [r4, #24]
 17562 0094 1FFA80FC 		uxth	ip, r0
 17563 0098 4CEA0221 		orr	r1, ip, r2, lsl #8
 17564 009c 8BB2     		uxth	r3, r1
 17565 009e 2383     		strh	r3, [r4, #24]	@ movhi
 17566 00a0 3BE0     		b	.L43
 17567              	.LVL198:
 17568              	.L46:
 17569              	.LBE70:
 17570              	.LBE71:
 676:stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 17571              		.loc 1 676 0
 17572 00a2 2046     		mov	r0, r4
 17573 00a4 FFF7FEFF 		bl	TI2_Config
 17574              	.LBB72:
 17575              	.LBB73:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17576              		.loc 1 2352 0
 17577 00a8 B4F818C0 		ldrh	ip, [r4, #24]
 17578              	.LVL199:
 17579              	.LBE73:
 17580              	.LBE72:
 678:stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 17581              		.loc 1 678 0
 17582 00ac EA88     		ldrh	r2, [r5, #6]
 17583              	.LVL200:
 17584              	.LBB75:
 17585              	.LBB74:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 17586              		.loc 1 2352 0
 17587 00ae 2CF44061 		bic	r1, ip, #3072
 17588 00b2 0B04     		lsls	r3, r1, #16
 17589 00b4 180C     		lsrs	r0, r3, #16
 17590 00b6 2083     		strh	r0, [r4, #24]	@ movhi
2354:stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 17591              		.loc 1 2354 0
 17592 00b8 B4F818C0 		ldrh	ip, [r4, #24]
 17593 00bc 1FFA8CF1 		uxth	r1, ip
 17594 00c0 41EA0223 		orr	r3, r1, r2, lsl #8
 17595 00c4 98B2     		uxth	r0, r3
 17596 00c6 2083     		strh	r0, [r4, #24]	@ movhi
 17597              	.LBE74:
 17598              	.LBE75:
 17599              	.LBB76:
 17600              	.LBB77:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17601              		.loc 1 2660 0
 17602 00c8 B4F820C0 		ldrh	ip, [r4, #32]
 17603              	.LBE77:
 17604              	.LBE76:
 680:stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 17605              		.loc 1 680 0
 17606 00cc 2889     		ldrh	r0, [r5, #8]
 17607              	.LVL201:
 17608              	.LBB79:
 17609              	.LBB78:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 17610              		.loc 1 2660 0
 17611 00ce 2CF00101 		bic	r1, ip, #1
 17612 00d2 0B04     		lsls	r3, r1, #16
 17613 00d4 190C     		lsrs	r1, r3, #16
 17614 00d6 2184     		strh	r1, [r4, #32]	@ movhi
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 17615              		.loc 1 2661 0
 17616 00d8 238B     		ldrh	r3, [r4, #24]
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17617              		.loc 1 2662 0
 17618 00da B4F820C0 		ldrh	ip, [r4, #32]
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 17619              		.loc 1 2661 0
 17620 00de 99B2     		uxth	r1, r3
 17621              	.LVL202:
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17622              		.loc 1 2662 0
 17623 00e0 1FFA8CFC 		uxth	ip, ip
 17624              	.LVL203:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17625              		.loc 1 2665 0
 17626 00e4 21F0F301 		bic	r1, r1, #243
 17627 00e8 41EA0013 		orr	r3, r1, r0, lsl #4
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17628              		.loc 1 2668 0
 17629 00ec 2CF00201 		bic	r1, ip, #2
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17630              		.loc 1 2665 0
 17631 00f0 98B2     		uxth	r0, r3
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17632              		.loc 1 2668 0
 17633 00f2 41F00103 		orr	r3, r1, #1
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 17634              		.loc 1 2665 0
 17635 00f6 40EA0606 		orr	r6, r0, r6
 17636              	.LVL204:
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 17637              		.loc 1 2668 0
 17638 00fa 43EA0707 		orr	r7, r3, r7
 17639              	.LVL205:
2670:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 17640              		.loc 1 2670 0
 17641 00fe 2683     		strh	r6, [r4, #24]	@ movhi
2671:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17642              		.loc 1 2671 0
 17643 0100 2784     		strh	r7, [r4, #32]	@ movhi
 17644              	.LVL206:
 17645              	.LBE78:
 17646              	.LBE79:
 17647              	.LBB80:
 17648              	.LBB81:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 17649              		.loc 1 2330 0
 17650 0102 B4F818C0 		ldrh	ip, [r4, #24]
 17651 0106 2CF00C00 		bic	r0, ip, #12
 17652 010a 0104     		lsls	r1, r0, #16
 17653 010c 0B0C     		lsrs	r3, r1, #16
 17654 010e 2383     		strh	r3, [r4, #24]	@ movhi
2332:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 17655              		.loc 1 2332 0
 17656 0110 208B     		ldrh	r0, [r4, #24]
 17657 0112 81B2     		uxth	r1, r0
 17658 0114 41EA0203 		orr	r3, r1, r2
 17659 0118 2383     		strh	r3, [r4, #24]	@ movhi
 17660              	.LVL207:
 17661              	.L43:
 17662              	.LBE81:
 17663              	.LBE80:
 684:stm32f10x_tim.c **** }
 17664              		.loc 1 684 0
 17665 011a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 17666              	.LFE34:
 17668              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 17669              		.align	1
 17670              		.global	TIM_BDTRConfig
 17671              		.thumb
 17672              		.thumb_func
 17674              	TIM_BDTRConfig:
 17675              	.LFB35:
 695:stm32f10x_tim.c **** {
 17676              		.loc 1 695 0
 17677              		@ args = 0, pretend = 0, frame = 0
 17678              		@ frame_needed = 0, uses_anonymous_args = 0
 17679              		@ link register save eliminated.
 17680              	.LVL208:
 706:stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 17681              		.loc 1 706 0
 17682 0000 4B88     		ldrh	r3, [r1, #2]
 17683 0002 B1F800C0 		ldrh	ip, [r1, #0]
 707:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 17684              		.loc 1 707 0
 17685 0006 8A88     		ldrh	r2, [r1, #4]
 706:stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 17686              		.loc 1 706 0
 17687 0008 43EA0C03 		orr	r3, r3, ip
 707:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 17688              		.loc 1 707 0
 17689 000c 1343     		orrs	r3, r3, r2
 17690 000e CA88     		ldrh	r2, [r1, #6]
 17691 0010 1343     		orrs	r3, r3, r2
 708:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 17692              		.loc 1 708 0
 17693 0012 0A89     		ldrh	r2, [r1, #8]
 17694 0014 1343     		orrs	r3, r3, r2
 17695 0016 4A89     		ldrh	r2, [r1, #10]
 17696 0018 1343     		orrs	r3, r3, r2
 709:stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 17697              		.loc 1 709 0
 17698 001a 8A89     		ldrh	r2, [r1, #12]
 17699 001c 1343     		orrs	r3, r3, r2
 17700 001e 9BB2     		uxth	r3, r3
 17701              	.LVL209:
 706:stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 17702              		.loc 1 706 0
 17703 0020 A0F84430 		strh	r3, [r0, #68]	@ movhi
 710:stm32f10x_tim.c **** }
 17704              		.loc 1 710 0
 17705 0024 7047     		bx	lr
 17706              	.LFE35:
 17708              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 17709              		.align	1
 17710              		.global	TIM_TimeBaseStructInit
 17711              		.thumb
 17712              		.thumb_func
 17714              	TIM_TimeBaseStructInit:
 17715              	.LFB36:
 719:stm32f10x_tim.c **** {
 17716              		.loc 1 719 0
 17717              		@ args = 0, pretend = 0, frame = 0
 17718              		@ frame_needed = 0, uses_anonymous_args = 0
 17719              		@ link register save eliminated.
 17720              	.LVL210:
 722:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 17721              		.loc 1 722 0
 17722 0000 0023     		movs	r3, #0
 721:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 17723              		.loc 1 721 0
 17724 0002 4FF0FF31 		mov	r1, #-1	@ movhi
 17725              	.LVL211:
 17726 0006 8180     		strh	r1, [r0, #4]	@ movhi
 722:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 17727              		.loc 1 722 0
 17728 0008 0380     		strh	r3, [r0, #0]	@ movhi
 723:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 17729              		.loc 1 723 0
 17730 000a C380     		strh	r3, [r0, #6]	@ movhi
 724:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 17731              		.loc 1 724 0
 17732 000c 4380     		strh	r3, [r0, #2]	@ movhi
 725:stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 17733              		.loc 1 725 0
 17734 000e 0372     		strb	r3, [r0, #8]
 726:stm32f10x_tim.c **** }
 17735              		.loc 1 726 0
 17736 0010 7047     		bx	lr
 17737              	.LFE36:
 17739              		.section	.text.TIM_OCStructInit,"ax",%progbits
 17740              		.align	1
 17741              		.global	TIM_OCStructInit
 17742              		.thumb
 17743              		.thumb_func
 17745              	TIM_OCStructInit:
 17746              	.LFB37:
 735:stm32f10x_tim.c **** {
 17747              		.loc 1 735 0
 17748              		@ args = 0, pretend = 0, frame = 0
 17749              		@ frame_needed = 0, uses_anonymous_args = 0
 17750              		@ link register save eliminated.
 17751              	.LVL212:
 737:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 17752              		.loc 1 737 0
 17753 0000 0023     		movs	r3, #0
 17754              	.LVL213:
 17755 0002 0380     		strh	r3, [r0, #0]	@ movhi
 738:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 17756              		.loc 1 738 0
 17757 0004 4380     		strh	r3, [r0, #2]	@ movhi
 739:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 17758              		.loc 1 739 0
 17759 0006 8380     		strh	r3, [r0, #4]	@ movhi
 740:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 17760              		.loc 1 740 0
 17761 0008 C380     		strh	r3, [r0, #6]	@ movhi
 741:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 17762              		.loc 1 741 0
 17763 000a 0381     		strh	r3, [r0, #8]	@ movhi
 742:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 17764              		.loc 1 742 0
 17765 000c 4381     		strh	r3, [r0, #10]	@ movhi
 743:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 17766              		.loc 1 743 0
 17767 000e 8381     		strh	r3, [r0, #12]	@ movhi
 744:stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 17768              		.loc 1 744 0
 17769 0010 C381     		strh	r3, [r0, #14]	@ movhi
 745:stm32f10x_tim.c **** }
 17770              		.loc 1 745 0
 17771 0012 7047     		bx	lr
 17772              	.LFE37:
 17774              		.section	.text.TIM_ICStructInit,"ax",%progbits
 17775              		.align	1
 17776              		.global	TIM_ICStructInit
 17777              		.thumb
 17778              		.thumb_func
 17780              	TIM_ICStructInit:
 17781              	.LFB38:
 754:stm32f10x_tim.c **** {
 17782              		.loc 1 754 0
 17783              		@ args = 0, pretend = 0, frame = 0
 17784              		@ frame_needed = 0, uses_anonymous_args = 0
 17785              		@ link register save eliminated.
 17786              	.LVL214:
 756:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 17787              		.loc 1 756 0
 17788 0000 0023     		movs	r3, #0
 758:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 17789              		.loc 1 758 0
 17790 0002 0122     		movs	r2, #1
 17791              	.LVL215:
 756:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 17792              		.loc 1 756 0
 17793 0004 0380     		strh	r3, [r0, #0]	@ movhi
 757:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 17794              		.loc 1 757 0
 17795 0006 4380     		strh	r3, [r0, #2]	@ movhi
 758:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 17796              		.loc 1 758 0
 17797 0008 8280     		strh	r2, [r0, #4]	@ movhi
 759:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 17798              		.loc 1 759 0
 17799 000a C380     		strh	r3, [r0, #6]	@ movhi
 760:stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 17800              		.loc 1 760 0
 17801 000c 0381     		strh	r3, [r0, #8]	@ movhi
 761:stm32f10x_tim.c **** }
 17802              		.loc 1 761 0
 17803 000e 7047     		bx	lr
 17804              	.LFE38:
 17806              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 17807              		.align	1
 17808              		.global	TIM_BDTRStructInit
 17809              		.thumb
 17810              		.thumb_func
 17812              	TIM_BDTRStructInit:
 17813              	.LFB39:
 770:stm32f10x_tim.c **** {
 17814              		.loc 1 770 0
 17815              		@ args = 0, pretend = 0, frame = 0
 17816              		@ frame_needed = 0, uses_anonymous_args = 0
 17817              		@ link register save eliminated.
 17818              	.LVL216:
 772:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 17819              		.loc 1 772 0
 17820 0000 0023     		movs	r3, #0
 17821              	.LVL217:
 17822 0002 0380     		strh	r3, [r0, #0]	@ movhi
 773:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 17823              		.loc 1 773 0
 17824 0004 4380     		strh	r3, [r0, #2]	@ movhi
 774:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 17825              		.loc 1 774 0
 17826 0006 8380     		strh	r3, [r0, #4]	@ movhi
 775:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 17827              		.loc 1 775 0
 17828 0008 C380     		strh	r3, [r0, #6]	@ movhi
 776:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 17829              		.loc 1 776 0
 17830 000a 0381     		strh	r3, [r0, #8]	@ movhi
 777:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 17831              		.loc 1 777 0
 17832 000c 4381     		strh	r3, [r0, #10]	@ movhi
 778:stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 17833              		.loc 1 778 0
 17834 000e 8381     		strh	r3, [r0, #12]	@ movhi
 779:stm32f10x_tim.c **** }
 17835              		.loc 1 779 0
 17836 0010 7047     		bx	lr
 17837              	.LFE39:
 17839              		.section	.text.TIM_Cmd,"ax",%progbits
 17840              		.align	1
 17841              		.global	TIM_Cmd
 17842              		.thumb
 17843              		.thumb_func
 17845              	TIM_Cmd:
 17846              	.LFB40:
 789:stm32f10x_tim.c **** {
 17847              		.loc 1 789 0
 17848              		@ args = 0, pretend = 0, frame = 0
 17849              		@ frame_needed = 0, uses_anonymous_args = 0
 17850              		@ link register save eliminated.
 17851              	.LVL218:
 794:stm32f10x_tim.c ****   if (NewState != DISABLE)
 17852              		.loc 1 794 0
 17853 0000 21B1     		cbz	r1, .L56
 797:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_CEN_Set;
 17854              		.loc 1 797 0
 17855 0002 0188     		ldrh	r1, [r0, #0]
 17856              	.LVL219:
 17857 0004 8BB2     		uxth	r3, r1
 17858 0006 43F00103 		orr	r3, r3, #1
 17859 000a 05E0     		b	.L58
 17860              	.LVL220:
 17861              	.L56:
 802:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_CEN_Reset;
 17862              		.loc 1 802 0
 17863 000c B0F800C0 		ldrh	ip, [r0, #0]
 17864 0010 2CF00103 		bic	r3, ip, #1
 17865 0014 9A05     		lsls	r2, r3, #22
 17866 0016 930D     		lsrs	r3, r2, #22
 17867              	.LVL221:
 17868              	.L58:
 17869 0018 0380     		strh	r3, [r0, #0]	@ movhi
 804:stm32f10x_tim.c **** }
 17870              		.loc 1 804 0
 17871 001a 7047     		bx	lr
 17872              	.LFE40:
 17874              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 17875              		.align	1
 17876              		.global	TIM_CtrlPWMOutputs
 17877              		.thumb
 17878              		.thumb_func
 17880              	TIM_CtrlPWMOutputs:
 17881              	.LFB41:
 814:stm32f10x_tim.c **** {
 17882              		.loc 1 814 0
 17883              		@ args = 0, pretend = 0, frame = 0
 17884              		@ frame_needed = 0, uses_anonymous_args = 0
 17885              		@ link register save eliminated.
 17886              	.LVL222:
 818:stm32f10x_tim.c ****   if (NewState != DISABLE)
 17887              		.loc 1 818 0
 17888 0000 39B1     		cbz	r1, .L60
 821:stm32f10x_tim.c ****     TIMx->BDTR |= BDTR_MOE_Set;
 17889              		.loc 1 821 0
 17890 0002 B0F84420 		ldrh	r2, [r0, #68]
 17891 0006 6FEA4241 		mvn	r1, r2, lsl #17
 17892              	.LVL223:
 17893 000a 6FEA5143 		mvn	r3, r1, lsr #17
 17894 000e 9BB2     		uxth	r3, r3
 17895 0010 03E0     		b	.L62
 17896              	.LVL224:
 17897              	.L60:
 826:stm32f10x_tim.c ****     TIMx->BDTR &= BDTR_MOE_Reset;
 17898              		.loc 1 826 0
 17899 0012 B0F84410 		ldrh	r1, [r0, #68]
 17900              	.LVL225:
 17901 0016 4B04     		lsls	r3, r1, #17
 17902 0018 5B0C     		lsrs	r3, r3, #17
 17903              	.L62:
 17904              	.LVL226:
 17905 001a A0F84430 		strh	r3, [r0, #68]	@ movhi
 828:stm32f10x_tim.c **** }
 17906              		.loc 1 828 0
 17907 001e 7047     		bx	lr
 17908              	.LFE41:
 17910              		.section	.text.TIM_ITConfig,"ax",%progbits
 17911              		.align	1
 17912              		.global	TIM_ITConfig
 17913              		.thumb
 17914              		.thumb_func
 17916              	TIM_ITConfig:
 17917              	.LFB42:
 851:stm32f10x_tim.c **** {  
 17918              		.loc 1 851 0
 17919              		@ args = 0, pretend = 0, frame = 0
 17920              		@ frame_needed = 0, uses_anonymous_args = 0
 17921              		@ link register save eliminated.
 17922              	.LVL227:
 857:stm32f10x_tim.c ****   if (NewState != DISABLE)
 17923              		.loc 1 857 0
 17924 0000 1AB1     		cbz	r2, .L64
 860:stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 17925              		.loc 1 860 0
 17926 0002 8289     		ldrh	r2, [r0, #12]
 17927              	.LVL228:
 17928 0004 93B2     		uxth	r3, r2
 17929 0006 1943     		orrs	r1, r1, r3
 17930              	.LVL229:
 17931 0008 04E0     		b	.L66
 17932              	.LVL230:
 17933              	.L64:
 865:stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 17934              		.loc 1 865 0
 17935 000a 8389     		ldrh	r3, [r0, #12]
 17936 000c 1FFA83FC 		uxth	ip, r3
 17937 0010 2CEA0101 		bic	r1, ip, r1
 17938              	.LVL231:
 17939              	.L66:
 17940 0014 8181     		strh	r1, [r0, #12]	@ movhi
 867:stm32f10x_tim.c **** }
 17941              		.loc 1 867 0
 17942 0016 7047     		bx	lr
 17943              	.LFE42:
 17945              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 17946              		.align	1
 17947              		.global	TIM_GenerateEvent
 17948              		.thumb
 17949              		.thumb_func
 17951              	TIM_GenerateEvent:
 17952              	.LFB43:
 888:stm32f10x_tim.c **** { 
 17953              		.loc 1 888 0
 17954              		@ args = 0, pretend = 0, frame = 0
 17955              		@ frame_needed = 0, uses_anonymous_args = 0
 17956              		@ link register save eliminated.
 17957              	.LVL232:
 894:stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 17958              		.loc 1 894 0
 17959 0000 8182     		strh	r1, [r0, #20]	@ movhi
 895:stm32f10x_tim.c **** }
 17960              		.loc 1 895 0
 17961 0002 7047     		bx	lr
 17962              	.LFE43:
 17964              		.section	.text.TIM_DMAConfig,"ax",%progbits
 17965              		.align	1
 17966              		.global	TIM_DMAConfig
 17967              		.thumb
 17968              		.thumb_func
 17970              	TIM_DMAConfig:
 17971              	.LFB44:
 915:stm32f10x_tim.c **** {
 17972              		.loc 1 915 0
 17973              		@ args = 0, pretend = 0, frame = 0
 17974              		@ frame_needed = 0, uses_anonymous_args = 0
 17975              		@ link register save eliminated.
 17976              	.LVL233:
 921:stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 17977              		.loc 1 921 0
 17978 0000 42EA0101 		orr	r1, r2, r1
 17979              	.LVL234:
 17980 0004 A0F84810 		strh	r1, [r0, #72]	@ movhi
 922:stm32f10x_tim.c **** }
 17981              		.loc 1 922 0
 17982 0008 7047     		bx	lr
 17983              	.LFE44:
 17985              		.section	.text.TIM_DMACmd,"ax",%progbits
 17986              		.align	1
 17987              		.global	TIM_DMACmd
 17988              		.thumb
 17989              		.thumb_func
 17991              	TIM_DMACmd:
 17992              	.LFB45:
 941:stm32f10x_tim.c **** { 
 17993              		.loc 1 941 0
 17994              		@ args = 0, pretend = 0, frame = 0
 17995              		@ frame_needed = 0, uses_anonymous_args = 0
 17996              		@ link register save eliminated.
 17997              	.LVL235:
 947:stm32f10x_tim.c ****   if (NewState != DISABLE)
 17998              		.loc 1 947 0
 17999 0000 1AB1     		cbz	r2, .L70
 950:stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 18000              		.loc 1 950 0
 18001 0002 8289     		ldrh	r2, [r0, #12]
 18002              	.LVL236:
 18003 0004 93B2     		uxth	r3, r2
 18004 0006 1943     		orrs	r1, r1, r3
 18005              	.LVL237:
 18006 0008 04E0     		b	.L72
 18007              	.LVL238:
 18008              	.L70:
 955:stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 18009              		.loc 1 955 0
 18010 000a 8389     		ldrh	r3, [r0, #12]
 18011 000c 1FFA83FC 		uxth	ip, r3
 18012 0010 2CEA0101 		bic	r1, ip, r1
 18013              	.LVL239:
 18014              	.L72:
 18015 0014 8181     		strh	r1, [r0, #12]	@ movhi
 957:stm32f10x_tim.c **** }
 18016              		.loc 1 957 0
 18017 0016 7047     		bx	lr
 18018              	.LFE45:
 18020              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 18021              		.align	1
 18022              		.global	TIM_InternalClockConfig
 18023              		.thumb
 18024              		.thumb_func
 18026              	TIM_InternalClockConfig:
 18027              	.LFB46:
 965:stm32f10x_tim.c **** {
 18028              		.loc 1 965 0
 18029              		@ args = 0, pretend = 0, frame = 0
 18030              		@ frame_needed = 0, uses_anonymous_args = 0
 18031              		@ link register save eliminated.
 18032              	.LVL240:
 969:stm32f10x_tim.c ****   TIMx->SMCR &=  SMCR_SMS_Mask;
 18033              		.loc 1 969 0
 18034 0000 B0F808C0 		ldrh	ip, [r0, #8]
 18035 0004 2CF00702 		bic	r2, ip, #7
 18036 0008 1104     		lsls	r1, r2, #16
 18037 000a 0B0C     		lsrs	r3, r1, #16
 18038              	.LVL241:
 18039 000c 0381     		strh	r3, [r0, #8]	@ movhi
 970:stm32f10x_tim.c **** }
 18040              		.loc 1 970 0
 18041 000e 7047     		bx	lr
 18042              	.LFE46:
 18044              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 18045              		.align	1
 18046              		.global	TIM_ITRxExternalClockConfig
 18047              		.thumb
 18048              		.thumb_func
 18050              	TIM_ITRxExternalClockConfig:
 18051              	.LFB47:
 984:stm32f10x_tim.c **** {
 18052              		.loc 1 984 0
 18053              		@ args = 0, pretend = 0, frame = 0
 18054              		@ frame_needed = 0, uses_anonymous_args = 0
 18055              		@ link register save eliminated.
 18056              	.LVL242:
 18057              	.LBB82:
 18058              	.LBB83:
1211:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18059              		.loc 1 1211 0
 18060 0000 B0F808C0 		ldrh	ip, [r0, #8]
 18061              	.LVL243:
1213:stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
 18062              		.loc 1 1213 0
 18063 0004 2CF07003 		bic	r3, ip, #112
 18064 0008 1A04     		lsls	r2, r3, #16
 18065 000a 130C     		lsrs	r3, r2, #16
 18066              	.LVL244:
1215:stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 18067              		.loc 1 1215 0
 18068 000c 41EA030C 		orr	ip, r1, r3
 18069              	.LVL245:
1217:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18070              		.loc 1 1217 0
 18071 0010 A0F808C0 		strh	ip, [r0, #8]	@ movhi
 18072              	.LBE83:
 18073              	.LBE82:
 991:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 18074              		.loc 1 991 0
 18075 0014 0289     		ldrh	r2, [r0, #8]
 18076 0016 91B2     		uxth	r1, r2
 18077              	.LVL246:
 18078 0018 41F00703 		orr	r3, r1, #7
 18079 001c 0381     		strh	r3, [r0, #8]	@ movhi
 992:stm32f10x_tim.c **** }
 18080              		.loc 1 992 0
 18081 001e 7047     		bx	lr
 18082              	.LFE47:
 18084              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 18085              		.align	1
 18086              		.global	TIM_TIxExternalClockConfig
 18087              		.thumb
 18088              		.thumb_func
 18090              	TIM_TIxExternalClockConfig:
 18091              	.LFB48:
1012:stm32f10x_tim.c **** {
 18092              		.loc 1 1012 0
 18093              		@ args = 0, pretend = 0, frame = 0
 18094              		@ frame_needed = 0, uses_anonymous_args = 0
 18095              	.LVL247:
1019:stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 18096              		.loc 1 1019 0
 18097 0000 6029     		cmp	r1, #96
1012:stm32f10x_tim.c **** {
 18098              		.loc 1 1012 0
 18099 0002 38B5     		push	{r3, r4, r5, lr}
 18100              	.LCFI8:
 18101              	.LVL248:
1012:stm32f10x_tim.c **** {
 18102              		.loc 1 1012 0
 18103 0004 0446     		mov	r4, r0
 18104 0006 0D46     		mov	r5, r1
1019:stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 18105              		.loc 1 1019 0
 18106 0008 04D1     		bne	.L76
 18107              	.LVL249:
1021:stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 18108              		.loc 1 1021 0
 18109 000a 1146     		mov	r1, r2
 18110              	.LVL250:
 18111 000c 0122     		movs	r2, #1
 18112              	.LVL251:
 18113 000e FFF7FEFF 		bl	TI2_Config
 18114              	.LVL252:
 18115 0012 1BE0     		b	.L77
 18116              	.LVL253:
 18117              	.L76:
 18118              	.LBB84:
 18119              	.LBB85:
2660:stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 18120              		.loc 1 2660 0
 18121 0014 B0F820C0 		ldrh	ip, [r0, #32]
 18122 0018 2CF00100 		bic	r0, ip, #1
 18123              	.LVL254:
 18124 001c 0104     		lsls	r1, r0, #16
 18125              	.LVL255:
 18126 001e 080C     		lsrs	r0, r1, #16
 18127              	.LVL256:
 18128 0020 2084     		strh	r0, [r4, #32]	@ movhi
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18129              		.loc 1 2661 0
 18130 0022 218B     		ldrh	r1, [r4, #24]
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 18131              		.loc 1 2662 0
 18132 0024 B4F820C0 		ldrh	ip, [r4, #32]
2661:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18133              		.loc 1 2661 0
 18134 0028 88B2     		uxth	r0, r1
 18135              	.LVL257:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 18136              		.loc 1 2665 0
 18137 002a 20F0F300 		bic	r0, r0, #243
 18138              	.LVL258:
2662:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 18139              		.loc 1 2662 0
 18140 002e 1FFA8CFC 		uxth	ip, ip
 18141              	.LVL259:
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 18142              		.loc 1 2665 0
 18143 0032 40F00101 		orr	r1, r0, #1
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 18144              		.loc 1 2668 0
 18145 0036 2CF00200 		bic	r0, ip, #2
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 18146              		.loc 1 2665 0
 18147 003a 41EA0313 		orr	r3, r1, r3, lsl #4
 18148              	.LVL260:
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 18149              		.loc 1 2668 0
 18150 003e 40F00101 		orr	r1, r0, #1
2665:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 18151              		.loc 1 2665 0
 18152 0042 9BB2     		uxth	r3, r3
 18153              	.LVL261:
2668:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
 18154              		.loc 1 2668 0
 18155 0044 41EA0202 		orr	r2, r1, r2
 18156              	.LVL262:
2670:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18157              		.loc 1 2670 0
 18158 0048 2383     		strh	r3, [r4, #24]	@ movhi
2671:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 18159              		.loc 1 2671 0
 18160 004a 2284     		strh	r2, [r4, #32]	@ movhi
 18161              	.LVL263:
 18162              	.L77:
 18163              	.LBE85:
 18164              	.LBE84:
 18165              	.LBB86:
 18166              	.LBB87:
1211:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18167              		.loc 1 1211 0
 18168 004c B4F808C0 		ldrh	ip, [r4, #8]
 18169              	.LVL264:
1213:stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
 18170              		.loc 1 1213 0
 18171 0050 2CF07003 		bic	r3, ip, #112
 18172 0054 1A04     		lsls	r2, r3, #16
 18173 0056 100C     		lsrs	r0, r2, #16
 18174              	.LVL265:
1215:stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 18175              		.loc 1 1215 0
 18176 0058 0543     		orrs	r5, r5, r0
 18177              	.LVL266:
1217:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18178              		.loc 1 1217 0
 18179 005a 2581     		strh	r5, [r4, #8]	@ movhi
 18180              	.LBE87:
 18181              	.LBE86:
1030:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 18182              		.loc 1 1030 0
 18183 005c 2189     		ldrh	r1, [r4, #8]
 18184 005e 8BB2     		uxth	r3, r1
 18185 0060 43F00702 		orr	r2, r3, #7
 18186 0064 2281     		strh	r2, [r4, #8]	@ movhi
1031:stm32f10x_tim.c **** }
 18187              		.loc 1 1031 0
 18188 0066 38BD     		pop	{r3, r4, r5, pc}
 18189              	.LFE48:
 18191              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 18192              		.align	1
 18193              		.global	TIM_ETRClockMode1Config
 18194              		.thumb
 18195              		.thumb_func
 18197              	TIM_ETRClockMode1Config:
 18198              	.LFB49:
1052:stm32f10x_tim.c **** {
 18199              		.loc 1 1052 0
 18200              		@ args = 0, pretend = 0, frame = 0
 18201              		@ frame_needed = 0, uses_anonymous_args = 0
 18202              		@ link register save eliminated.
 18203              	.LVL267:
 18204              	.LBB88:
 18205              	.LBB89:
1132:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18206              		.loc 1 1132 0
 18207 0000 B0F808C0 		ldrh	ip, [r0, #8]
1136:stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 18208              		.loc 1 1136 0
 18209 0004 5FFA8CFC 		uxtb	ip, ip
 18210 0008 41EA0C01 		orr	r1, r1, ip
 18211              	.LVL268:
 18212 000c 0A43     		orrs	r2, r2, r1
 18213              	.LVL269:
 18214 000e 42EA0322 		orr	r2, r2, r3, lsl #8
 18215 0012 91B2     		uxth	r1, r2
 18216              	.LVL270:
1138:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18217              		.loc 1 1138 0
 18218 0014 0181     		strh	r1, [r0, #8]	@ movhi
 18219              	.LBE89:
 18220              	.LBE88:
1063:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18221              		.loc 1 1063 0
 18222 0016 B0F808C0 		ldrh	ip, [r0, #8]
 18223              	.LVL271:
1067:stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 18224              		.loc 1 1067 0
 18225 001a 2CF07703 		bic	r3, ip, #119
 18226              	.LVL272:
 18227 001e 1A04     		lsls	r2, r3, #16
 18228 0020 110C     		lsrs	r1, r2, #16
 18229              	.LVL273:
1070:stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 18230              		.loc 1 1070 0
 18231 0022 41F07703 		orr	r3, r1, #119
 18232              	.LVL274:
1072:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18233              		.loc 1 1072 0
 18234 0026 0381     		strh	r3, [r0, #8]	@ movhi
1073:stm32f10x_tim.c **** }
 18235              		.loc 1 1073 0
 18236 0028 7047     		bx	lr
 18237              	.LFE49:
 18239              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 18240              		.align	1
 18241              		.global	TIM_ETRClockMode2Config
 18242              		.thumb
 18243              		.thumb_func
 18245              	TIM_ETRClockMode2Config:
 18246              	.LFB50:
1094:stm32f10x_tim.c **** {
 18247              		.loc 1 1094 0
 18248              		@ args = 0, pretend = 0, frame = 0
 18249              		@ frame_needed = 0, uses_anonymous_args = 0
 18250              		@ link register save eliminated.
 18251              	.LVL275:
 18252              	.LBB90:
 18253              	.LBB91:
1132:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18254              		.loc 1 1132 0
 18255 0000 B0F808C0 		ldrh	ip, [r0, #8]
1136:stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 18256              		.loc 1 1136 0
 18257 0004 5FFA8CFC 		uxtb	ip, ip
 18258 0008 41EA0C01 		orr	r1, r1, ip
 18259              	.LVL276:
 18260 000c 0A43     		orrs	r2, r2, r1
 18261              	.LVL277:
 18262 000e 42EA0323 		orr	r3, r2, r3, lsl #8
 18263              	.LVL278:
 18264 0012 1FFA83FC 		uxth	ip, r3
 18265              	.LVL279:
1138:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18266              		.loc 1 1138 0
 18267 0016 A0F808C0 		strh	ip, [r0, #8]	@ movhi
 18268              	.LBE91:
 18269              	.LBE90:
1103:stm32f10x_tim.c ****   TIMx->SMCR |= SMCR_ECE_Set;
 18270              		.loc 1 1103 0
 18271 001a 0289     		ldrh	r2, [r0, #8]
 18272 001c 91B2     		uxth	r1, r2
 18273 001e 41F48043 		orr	r3, r1, #16384
 18274 0022 0381     		strh	r3, [r0, #8]	@ movhi
1104:stm32f10x_tim.c **** }
 18275              		.loc 1 1104 0
 18276 0024 7047     		bx	lr
 18277              	.LFE50:
 18279              		.section	.text.TIM_ETRConfig,"ax",%progbits
 18280              		.align	1
 18281              		.global	TIM_ETRConfig
 18282              		.thumb
 18283              		.thumb_func
 18285              	TIM_ETRConfig:
 18286              	.LFB51:
1125:stm32f10x_tim.c **** {
 18287              		.loc 1 1125 0
 18288              		@ args = 0, pretend = 0, frame = 0
 18289              		@ frame_needed = 0, uses_anonymous_args = 0
 18290              		@ link register save eliminated.
 18291              	.LVL280:
1132:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18292              		.loc 1 1132 0
 18293 0000 B0F808C0 		ldrh	ip, [r0, #8]
1136:stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 18294              		.loc 1 1136 0
 18295 0004 5FFA8CFC 		uxtb	ip, ip
 18296 0008 41EA0C01 		orr	r1, r1, ip
 18297              	.LVL281:
 18298 000c 0A43     		orrs	r2, r2, r1
 18299              	.LVL282:
 18300 000e 42EA0321 		orr	r1, r2, r3, lsl #8
 18301 0012 8AB2     		uxth	r2, r1
 18302              	.LVL283:
1138:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18303              		.loc 1 1138 0
 18304 0014 0281     		strh	r2, [r0, #8]	@ movhi
1139:stm32f10x_tim.c **** }
 18305              		.loc 1 1139 0
 18306 0016 7047     		bx	lr
 18307              	.LFE51:
 18309              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 18310              		.align	1
 18311              		.global	TIM_PrescalerConfig
 18312              		.thumb
 18313              		.thumb_func
 18315              	TIM_PrescalerConfig:
 18316              	.LFB52:
1152:stm32f10x_tim.c **** {
 18317              		.loc 1 1152 0
 18318              		@ args = 0, pretend = 0, frame = 0
 18319              		@ frame_needed = 0, uses_anonymous_args = 0
 18320              		@ link register save eliminated.
 18321              	.LVL284:
1157:stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 18322              		.loc 1 1157 0
 18323 0000 0185     		strh	r1, [r0, #40]	@ movhi
 18324              	.LVL285:
1159:stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 18325              		.loc 1 1159 0
 18326 0002 8282     		strh	r2, [r0, #20]	@ movhi
1160:stm32f10x_tim.c **** }
 18327              		.loc 1 1160 0
 18328 0004 7047     		bx	lr
 18329              	.LFE52:
 18331              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 18332              		.align	1
 18333              		.global	TIM_CounterModeConfig
 18334              		.thumb
 18335              		.thumb_func
 18337              	TIM_CounterModeConfig:
 18338              	.LFB53:
1175:stm32f10x_tim.c **** {
 18339              		.loc 1 1175 0
 18340              		@ args = 0, pretend = 0, frame = 0
 18341              		@ frame_needed = 0, uses_anonymous_args = 0
 18342              		@ link register save eliminated.
 18343              	.LVL286:
1180:stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 18344              		.loc 1 1180 0
 18345 0000 B0F800C0 		ldrh	ip, [r0, #0]
 18346              	.LVL287:
1182:stm32f10x_tim.c ****   tmpcr1 &= CR1_CounterMode_Mask;
 18347              		.loc 1 1182 0
 18348 0004 2CF07002 		bic	r2, ip, #112
 18349 0008 9305     		lsls	r3, r2, #22
 18350 000a 9A0D     		lsrs	r2, r3, #22
 18351              	.LVL288:
1184:stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 18352              		.loc 1 1184 0
 18353 000c 41EA0203 		orr	r3, r1, r2
 18354              	.LVL289:
1186:stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 18355              		.loc 1 1186 0
 18356 0010 0380     		strh	r3, [r0, #0]	@ movhi
1187:stm32f10x_tim.c **** }
 18357              		.loc 1 1187 0
 18358 0012 7047     		bx	lr
 18359              	.LFE53:
 18361              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 18362              		.align	1
 18363              		.global	TIM_SelectInputTrigger
 18364              		.thumb
 18365              		.thumb_func
 18367              	TIM_SelectInputTrigger:
 18368              	.LFB54:
1205:stm32f10x_tim.c **** {
 18369              		.loc 1 1205 0
 18370              		@ args = 0, pretend = 0, frame = 0
 18371              		@ frame_needed = 0, uses_anonymous_args = 0
 18372              		@ link register save eliminated.
 18373              	.LVL290:
1211:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18374              		.loc 1 1211 0
 18375 0000 B0F808C0 		ldrh	ip, [r0, #8]
 18376              	.LVL291:
1213:stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
 18377              		.loc 1 1213 0
 18378 0004 2CF07002 		bic	r2, ip, #112
 18379 0008 1304     		lsls	r3, r2, #16
 18380 000a 1A0C     		lsrs	r2, r3, #16
 18381              	.LVL292:
1215:stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 18382              		.loc 1 1215 0
 18383 000c 41EA0203 		orr	r3, r1, r2
 18384              	.LVL293:
1217:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18385              		.loc 1 1217 0
 18386 0010 0381     		strh	r3, [r0, #8]	@ movhi
1218:stm32f10x_tim.c **** }
 18387              		.loc 1 1218 0
 18388 0012 7047     		bx	lr
 18389              	.LFE54:
 18391              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 18392              		.align	1
 18393              		.global	TIM_EncoderInterfaceConfig
 18394              		.thumb
 18395              		.thumb_func
 18397              	TIM_EncoderInterfaceConfig:
 18398              	.LFB55:
1241:stm32f10x_tim.c **** {
 18399              		.loc 1 1241 0
 18400              		@ args = 0, pretend = 0, frame = 0
 18401              		@ frame_needed = 0, uses_anonymous_args = 0
 18402              	.LVL294:
 18403 0000 30B5     		push	{r4, r5, lr}
 18404              	.LCFI9:
1253:stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 18405              		.loc 1 1253 0
 18406 0002 0489     		ldrh	r4, [r0, #8]
 18407              	.LVL295:
1256:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18408              		.loc 1 1256 0
 18409 0004 B0F818C0 		ldrh	ip, [r0, #24]
 18410              	.LVL296:
1259:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 18411              		.loc 1 1259 0
 18412 0008 058C     		ldrh	r5, [r0, #32]
1266:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 18413              		.loc 1 1266 0
 18414 000a 2CF4407C 		bic	ip, ip, #768
 18415              	.LVL297:
1259:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 18416              		.loc 1 1259 0
 18417 000e ADB2     		uxth	r5, r5
 18418              	.LVL298:
1266:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 18419              		.loc 1 1266 0
 18420 0010 2CF0030C 		bic	ip, ip, #3
1262:stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
 18421              		.loc 1 1262 0
 18422 0014 24F00704 		bic	r4, r4, #7
 18423              	.LVL299:
1266:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 18424              		.loc 1 1266 0
 18425 0018 4FEA0C4C 		lsl	ip, ip, #16
1271:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 18426              		.loc 1 1271 0
 18427 001c 25F02205 		bic	r5, r5, #34
 18428              	.LVL300:
 18429 0020 2A43     		orrs	r2, r2, r5
 18430              	.LVL301:
1262:stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
 18431              		.loc 1 1262 0
 18432 0022 2404     		lsls	r4, r4, #16
1266:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 18433              		.loc 1 1266 0
 18434 0024 4FEA1C4C 		lsr	ip, ip, #16
1262:stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
 18435              		.loc 1 1262 0
 18436 0028 240C     		lsrs	r4, r4, #16
 18437              	.LVL302:
1267:stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 18438              		.loc 1 1267 0
 18439 002a 4CF4807C 		orr	ip, ip, #256
1271:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 18440              		.loc 1 1271 0
 18441 002e 42EA0313 		orr	r3, r2, r3, lsl #4
 18442              	.LVL303:
1263:stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 18443              		.loc 1 1263 0
 18444 0032 2143     		orrs	r1, r1, r4
 18445              	.LVL304:
1267:stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 18446              		.loc 1 1267 0
 18447 0034 4CF0010C 		orr	ip, ip, #1
 18448              	.LVL305:
1271:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 18449              		.loc 1 1271 0
 18450 0038 9AB2     		uxth	r2, r3
 18451              	.LVL306:
1274:stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 18452              		.loc 1 1274 0
 18453 003a 0181     		strh	r1, [r0, #8]	@ movhi
1277:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18454              		.loc 1 1277 0
 18455 003c A0F818C0 		strh	ip, [r0, #24]	@ movhi
1280:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 18456              		.loc 1 1280 0
 18457 0040 0284     		strh	r2, [r0, #32]	@ movhi
1281:stm32f10x_tim.c **** }
 18458              		.loc 1 1281 0
 18459 0042 30BD     		pop	{r4, r5, pc}
 18460              	.LFE55:
 18462              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 18463              		.align	1
 18464              		.global	TIM_ForcedOC1Config
 18465              		.thumb
 18466              		.thumb_func
 18468              	TIM_ForcedOC1Config:
 18469              	.LFB56:
1293:stm32f10x_tim.c **** {
 18470              		.loc 1 1293 0
 18471              		@ args = 0, pretend = 0, frame = 0
 18472              		@ frame_needed = 0, uses_anonymous_args = 0
 18473              		@ link register save eliminated.
 18474              	.LVL307:
1298:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18475              		.loc 1 1298 0
 18476 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18477              	.LVL308:
1300:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13M_Mask;
 18478              		.loc 1 1300 0
 18479 0004 2CF07002 		bic	r2, ip, #112
 18480 0008 1304     		lsls	r3, r2, #16
 18481 000a 1A0C     		lsrs	r2, r3, #16
 18482              	.LVL309:
1302:stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 18483              		.loc 1 1302 0
 18484 000c 41EA0203 		orr	r3, r1, r2
 18485              	.LVL310:
1304:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18486              		.loc 1 1304 0
 18487 0010 0383     		strh	r3, [r0, #24]	@ movhi
1305:stm32f10x_tim.c **** }
 18488              		.loc 1 1305 0
 18489 0012 7047     		bx	lr
 18490              	.LFE56:
 18492              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 18493              		.align	1
 18494              		.global	TIM_ForcedOC2Config
 18495              		.thumb
 18496              		.thumb_func
 18498              	TIM_ForcedOC2Config:
 18499              	.LFB57:
1317:stm32f10x_tim.c **** {
 18500              		.loc 1 1317 0
 18501              		@ args = 0, pretend = 0, frame = 0
 18502              		@ frame_needed = 0, uses_anonymous_args = 0
 18503              		@ link register save eliminated.
 18504              	.LVL311:
1322:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18505              		.loc 1 1322 0
 18506 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18507              	.LVL312:
1324:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24M_Mask;
 18508              		.loc 1 1324 0
 18509 0004 2CF4E042 		bic	r2, ip, #28672
 18510 0008 1304     		lsls	r3, r2, #16
 18511 000a 1A0C     		lsrs	r2, r3, #16
 18512              	.LVL313:
1326:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 18513              		.loc 1 1326 0
 18514 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18515              	.LVL314:
 18516 0010 8BB2     		uxth	r3, r1
 18517              	.LVL315:
1328:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18518              		.loc 1 1328 0
 18519 0012 0383     		strh	r3, [r0, #24]	@ movhi
1329:stm32f10x_tim.c **** }
 18520              		.loc 1 1329 0
 18521 0014 7047     		bx	lr
 18522              	.LFE57:
 18524              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 18525              		.align	1
 18526              		.global	TIM_ForcedOC3Config
 18527              		.thumb
 18528              		.thumb_func
 18530              	TIM_ForcedOC3Config:
 18531              	.LFB58:
1341:stm32f10x_tim.c **** {
 18532              		.loc 1 1341 0
 18533              		@ args = 0, pretend = 0, frame = 0
 18534              		@ frame_needed = 0, uses_anonymous_args = 0
 18535              		@ link register save eliminated.
 18536              	.LVL316:
1346:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18537              		.loc 1 1346 0
 18538 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18539              	.LVL317:
1348:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13M_Mask;
 18540              		.loc 1 1348 0
 18541 0004 2CF07002 		bic	r2, ip, #112
 18542 0008 1304     		lsls	r3, r2, #16
 18543 000a 1A0C     		lsrs	r2, r3, #16
 18544              	.LVL318:
1350:stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 18545              		.loc 1 1350 0
 18546 000c 41EA0203 		orr	r3, r1, r2
 18547              	.LVL319:
1352:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18548              		.loc 1 1352 0
 18549 0010 8383     		strh	r3, [r0, #28]	@ movhi
1353:stm32f10x_tim.c **** }
 18550              		.loc 1 1353 0
 18551 0012 7047     		bx	lr
 18552              	.LFE58:
 18554              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 18555              		.align	1
 18556              		.global	TIM_ForcedOC4Config
 18557              		.thumb
 18558              		.thumb_func
 18560              	TIM_ForcedOC4Config:
 18561              	.LFB59:
1365:stm32f10x_tim.c **** {
 18562              		.loc 1 1365 0
 18563              		@ args = 0, pretend = 0, frame = 0
 18564              		@ frame_needed = 0, uses_anonymous_args = 0
 18565              		@ link register save eliminated.
 18566              	.LVL320:
1370:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18567              		.loc 1 1370 0
 18568 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18569              	.LVL321:
1372:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24M_Mask;
 18570              		.loc 1 1372 0
 18571 0004 2CF4E042 		bic	r2, ip, #28672
 18572 0008 1304     		lsls	r3, r2, #16
 18573 000a 1A0C     		lsrs	r2, r3, #16
 18574              	.LVL322:
1374:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 18575              		.loc 1 1374 0
 18576 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18577              	.LVL323:
 18578 0010 8BB2     		uxth	r3, r1
 18579              	.LVL324:
1376:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18580              		.loc 1 1376 0
 18581 0012 8383     		strh	r3, [r0, #28]	@ movhi
1377:stm32f10x_tim.c **** }
 18582              		.loc 1 1377 0
 18583 0014 7047     		bx	lr
 18584              	.LFE59:
 18586              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 18587              		.align	1
 18588              		.global	TIM_ARRPreloadConfig
 18589              		.thumb
 18590              		.thumb_func
 18592              	TIM_ARRPreloadConfig:
 18593              	.LFB60:
1387:stm32f10x_tim.c **** {
 18594              		.loc 1 1387 0
 18595              		@ args = 0, pretend = 0, frame = 0
 18596              		@ frame_needed = 0, uses_anonymous_args = 0
 18597              		@ link register save eliminated.
 18598              	.LVL325:
1391:stm32f10x_tim.c ****   if (NewState != DISABLE)
 18599              		.loc 1 1391 0
 18600 0000 21B1     		cbz	r1, .L90
1394:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_ARPE_Set;
 18601              		.loc 1 1394 0
 18602 0002 0188     		ldrh	r1, [r0, #0]
 18603              	.LVL326:
 18604 0004 8BB2     		uxth	r3, r1
 18605 0006 43F08003 		orr	r3, r3, #128
 18606 000a 05E0     		b	.L92
 18607              	.LVL327:
 18608              	.L90:
1399:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_ARPE_Reset;
 18609              		.loc 1 1399 0
 18610 000c B0F800C0 		ldrh	ip, [r0, #0]
 18611 0010 2CF08003 		bic	r3, ip, #128
 18612 0014 9A05     		lsls	r2, r3, #22
 18613 0016 930D     		lsrs	r3, r2, #22
 18614              	.LVL328:
 18615              	.L92:
 18616 0018 0380     		strh	r3, [r0, #0]	@ movhi
1401:stm32f10x_tim.c **** }
 18617              		.loc 1 1401 0
 18618 001a 7047     		bx	lr
 18619              	.LFE60:
 18621              		.section	.text.TIM_SelectCOM,"ax",%progbits
 18622              		.align	1
 18623              		.global	TIM_SelectCOM
 18624              		.thumb
 18625              		.thumb_func
 18627              	TIM_SelectCOM:
 18628              	.LFB61:
1411:stm32f10x_tim.c **** {
 18629              		.loc 1 1411 0
 18630              		@ args = 0, pretend = 0, frame = 0
 18631              		@ frame_needed = 0, uses_anonymous_args = 0
 18632              		@ link register save eliminated.
 18633              	.LVL329:
1415:stm32f10x_tim.c ****   if (NewState != DISABLE)
 18634              		.loc 1 1415 0
 18635 0000 21B1     		cbz	r1, .L94
1418:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCUS_Set;
 18636              		.loc 1 1418 0
 18637 0002 8188     		ldrh	r1, [r0, #4]
 18638              	.LVL330:
 18639 0004 8BB2     		uxth	r3, r1
 18640 0006 43F00403 		orr	r3, r3, #4
 18641 000a 05E0     		b	.L96
 18642              	.LVL331:
 18643              	.L94:
1423:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCUS_Reset;
 18644              		.loc 1 1423 0
 18645 000c B0F804C0 		ldrh	ip, [r0, #4]
 18646 0010 2CF00403 		bic	r3, ip, #4
 18647 0014 1A04     		lsls	r2, r3, #16
 18648 0016 130C     		lsrs	r3, r2, #16
 18649              	.LVL332:
 18650              	.L96:
 18651 0018 8380     		strh	r3, [r0, #4]	@ movhi
1425:stm32f10x_tim.c **** }
 18652              		.loc 1 1425 0
 18653 001a 7047     		bx	lr
 18654              	.LFE61:
 18656              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 18657              		.align	1
 18658              		.global	TIM_SelectCCDMA
 18659              		.thumb
 18660              		.thumb_func
 18662              	TIM_SelectCCDMA:
 18663              	.LFB62:
1435:stm32f10x_tim.c **** {
 18664              		.loc 1 1435 0
 18665              		@ args = 0, pretend = 0, frame = 0
 18666              		@ frame_needed = 0, uses_anonymous_args = 0
 18667              		@ link register save eliminated.
 18668              	.LVL333:
1439:stm32f10x_tim.c ****   if (NewState != DISABLE)
 18669              		.loc 1 1439 0
 18670 0000 21B1     		cbz	r1, .L98
1442:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCDS_Set;
 18671              		.loc 1 1442 0
 18672 0002 8188     		ldrh	r1, [r0, #4]
 18673              	.LVL334:
 18674 0004 8BB2     		uxth	r3, r1
 18675 0006 43F00803 		orr	r3, r3, #8
 18676 000a 05E0     		b	.L100
 18677              	.LVL335:
 18678              	.L98:
1447:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCDS_Reset;
 18679              		.loc 1 1447 0
 18680 000c B0F804C0 		ldrh	ip, [r0, #4]
 18681 0010 2CF00803 		bic	r3, ip, #8
 18682 0014 1A04     		lsls	r2, r3, #16
 18683 0016 130C     		lsrs	r3, r2, #16
 18684              	.LVL336:
 18685              	.L100:
 18686 0018 8380     		strh	r3, [r0, #4]	@ movhi
1449:stm32f10x_tim.c **** }
 18687              		.loc 1 1449 0
 18688 001a 7047     		bx	lr
 18689              	.LFE62:
 18691              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 18692              		.align	1
 18693              		.global	TIM_CCPreloadControl
 18694              		.thumb
 18695              		.thumb_func
 18697              	TIM_CCPreloadControl:
 18698              	.LFB63:
1459:stm32f10x_tim.c **** { 
 18699              		.loc 1 1459 0
 18700              		@ args = 0, pretend = 0, frame = 0
 18701              		@ frame_needed = 0, uses_anonymous_args = 0
 18702              		@ link register save eliminated.
 18703              	.LVL337:
1463:stm32f10x_tim.c ****   if (NewState != DISABLE)
 18704              		.loc 1 1463 0
 18705 0000 21B1     		cbz	r1, .L102
1466:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCPC_Set;
 18706              		.loc 1 1466 0
 18707 0002 8188     		ldrh	r1, [r0, #4]
 18708              	.LVL338:
 18709 0004 8BB2     		uxth	r3, r1
 18710 0006 43F00103 		orr	r3, r3, #1
 18711 000a 05E0     		b	.L104
 18712              	.LVL339:
 18713              	.L102:
1471:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCPC_Reset;
 18714              		.loc 1 1471 0
 18715 000c B0F804C0 		ldrh	ip, [r0, #4]
 18716 0010 2CF00103 		bic	r3, ip, #1
 18717 0014 1A04     		lsls	r2, r3, #16
 18718 0016 130C     		lsrs	r3, r2, #16
 18719              	.LVL340:
 18720              	.L104:
 18721 0018 8380     		strh	r3, [r0, #4]	@ movhi
1473:stm32f10x_tim.c **** }
 18722              		.loc 1 1473 0
 18723 001a 7047     		bx	lr
 18724              	.LFE63:
 18726              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 18727              		.align	1
 18728              		.global	TIM_OC1PreloadConfig
 18729              		.thumb
 18730              		.thumb_func
 18732              	TIM_OC1PreloadConfig:
 18733              	.LFB64:
1485:stm32f10x_tim.c **** {
 18734              		.loc 1 1485 0
 18735              		@ args = 0, pretend = 0, frame = 0
 18736              		@ frame_needed = 0, uses_anonymous_args = 0
 18737              		@ link register save eliminated.
 18738              	.LVL341:
1490:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18739              		.loc 1 1490 0
 18740 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18741              	.LVL342:
1492:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13PE_Reset;
 18742              		.loc 1 1492 0
 18743 0004 2CF00802 		bic	r2, ip, #8
 18744 0008 1304     		lsls	r3, r2, #16
 18745 000a 1A0C     		lsrs	r2, r3, #16
 18746              	.LVL343:
1494:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 18747              		.loc 1 1494 0
 18748 000c 41EA0203 		orr	r3, r1, r2
 18749              	.LVL344:
1496:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18750              		.loc 1 1496 0
 18751 0010 0383     		strh	r3, [r0, #24]	@ movhi
1497:stm32f10x_tim.c **** }
 18752              		.loc 1 1497 0
 18753 0012 7047     		bx	lr
 18754              	.LFE64:
 18756              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 18757              		.align	1
 18758              		.global	TIM_OC2PreloadConfig
 18759              		.thumb
 18760              		.thumb_func
 18762              	TIM_OC2PreloadConfig:
 18763              	.LFB65:
1509:stm32f10x_tim.c **** {
 18764              		.loc 1 1509 0
 18765              		@ args = 0, pretend = 0, frame = 0
 18766              		@ frame_needed = 0, uses_anonymous_args = 0
 18767              		@ link register save eliminated.
 18768              	.LVL345:
1514:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18769              		.loc 1 1514 0
 18770 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18771              	.LVL346:
1516:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24PE_Reset;
 18772              		.loc 1 1516 0
 18773 0004 2CF40062 		bic	r2, ip, #2048
 18774 0008 1304     		lsls	r3, r2, #16
 18775 000a 1A0C     		lsrs	r2, r3, #16
 18776              	.LVL347:
1518:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 18777              		.loc 1 1518 0
 18778 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18779              	.LVL348:
 18780 0010 8BB2     		uxth	r3, r1
 18781              	.LVL349:
1520:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18782              		.loc 1 1520 0
 18783 0012 0383     		strh	r3, [r0, #24]	@ movhi
1521:stm32f10x_tim.c **** }
 18784              		.loc 1 1521 0
 18785 0014 7047     		bx	lr
 18786              	.LFE65:
 18788              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 18789              		.align	1
 18790              		.global	TIM_OC3PreloadConfig
 18791              		.thumb
 18792              		.thumb_func
 18794              	TIM_OC3PreloadConfig:
 18795              	.LFB66:
1533:stm32f10x_tim.c **** {
 18796              		.loc 1 1533 0
 18797              		@ args = 0, pretend = 0, frame = 0
 18798              		@ frame_needed = 0, uses_anonymous_args = 0
 18799              		@ link register save eliminated.
 18800              	.LVL350:
1538:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18801              		.loc 1 1538 0
 18802 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18803              	.LVL351:
1540:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13PE_Reset;
 18804              		.loc 1 1540 0
 18805 0004 2CF00802 		bic	r2, ip, #8
 18806 0008 1304     		lsls	r3, r2, #16
 18807 000a 1A0C     		lsrs	r2, r3, #16
 18808              	.LVL352:
1542:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 18809              		.loc 1 1542 0
 18810 000c 41EA0203 		orr	r3, r1, r2
 18811              	.LVL353:
1544:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18812              		.loc 1 1544 0
 18813 0010 8383     		strh	r3, [r0, #28]	@ movhi
1545:stm32f10x_tim.c **** }
 18814              		.loc 1 1545 0
 18815 0012 7047     		bx	lr
 18816              	.LFE66:
 18818              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 18819              		.align	1
 18820              		.global	TIM_OC4PreloadConfig
 18821              		.thumb
 18822              		.thumb_func
 18824              	TIM_OC4PreloadConfig:
 18825              	.LFB67:
1557:stm32f10x_tim.c **** {
 18826              		.loc 1 1557 0
 18827              		@ args = 0, pretend = 0, frame = 0
 18828              		@ frame_needed = 0, uses_anonymous_args = 0
 18829              		@ link register save eliminated.
 18830              	.LVL354:
1562:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18831              		.loc 1 1562 0
 18832 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18833              	.LVL355:
1564:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24PE_Reset;
 18834              		.loc 1 1564 0
 18835 0004 2CF40062 		bic	r2, ip, #2048
 18836 0008 1304     		lsls	r3, r2, #16
 18837 000a 1A0C     		lsrs	r2, r3, #16
 18838              	.LVL356:
1566:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 18839              		.loc 1 1566 0
 18840 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18841              	.LVL357:
 18842 0010 8BB2     		uxth	r3, r1
 18843              	.LVL358:
1568:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18844              		.loc 1 1568 0
 18845 0012 8383     		strh	r3, [r0, #28]	@ movhi
1569:stm32f10x_tim.c **** }
 18846              		.loc 1 1569 0
 18847 0014 7047     		bx	lr
 18848              	.LFE67:
 18850              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 18851              		.align	1
 18852              		.global	TIM_OC1FastConfig
 18853              		.thumb
 18854              		.thumb_func
 18856              	TIM_OC1FastConfig:
 18857              	.LFB68:
1581:stm32f10x_tim.c **** {
 18858              		.loc 1 1581 0
 18859              		@ args = 0, pretend = 0, frame = 0
 18860              		@ frame_needed = 0, uses_anonymous_args = 0
 18861              		@ link register save eliminated.
 18862              	.LVL359:
1587:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18863              		.loc 1 1587 0
 18864 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18865              	.LVL360:
1589:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13FE_Reset;
 18866              		.loc 1 1589 0
 18867 0004 2CF00402 		bic	r2, ip, #4
 18868 0008 1304     		lsls	r3, r2, #16
 18869 000a 1A0C     		lsrs	r2, r3, #16
 18870              	.LVL361:
1591:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 18871              		.loc 1 1591 0
 18872 000c 41EA0203 		orr	r3, r1, r2
 18873              	.LVL362:
1593:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18874              		.loc 1 1593 0
 18875 0010 0383     		strh	r3, [r0, #24]	@ movhi
1594:stm32f10x_tim.c **** }
 18876              		.loc 1 1594 0
 18877 0012 7047     		bx	lr
 18878              	.LFE68:
 18880              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 18881              		.align	1
 18882              		.global	TIM_OC2FastConfig
 18883              		.thumb
 18884              		.thumb_func
 18886              	TIM_OC2FastConfig:
 18887              	.LFB69:
1606:stm32f10x_tim.c **** {
 18888              		.loc 1 1606 0
 18889              		@ args = 0, pretend = 0, frame = 0
 18890              		@ frame_needed = 0, uses_anonymous_args = 0
 18891              		@ link register save eliminated.
 18892              	.LVL363:
1612:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18893              		.loc 1 1612 0
 18894 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18895              	.LVL364:
1614:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24FE_Reset;
 18896              		.loc 1 1614 0
 18897 0004 2CF48062 		bic	r2, ip, #1024
 18898 0008 1304     		lsls	r3, r2, #16
 18899 000a 1A0C     		lsrs	r2, r3, #16
 18900              	.LVL365:
1616:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 18901              		.loc 1 1616 0
 18902 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18903              	.LVL366:
 18904 0010 8BB2     		uxth	r3, r1
 18905              	.LVL367:
1618:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18906              		.loc 1 1618 0
 18907 0012 0383     		strh	r3, [r0, #24]	@ movhi
1619:stm32f10x_tim.c **** }
 18908              		.loc 1 1619 0
 18909 0014 7047     		bx	lr
 18910              	.LFE69:
 18912              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 18913              		.align	1
 18914              		.global	TIM_OC3FastConfig
 18915              		.thumb
 18916              		.thumb_func
 18918              	TIM_OC3FastConfig:
 18919              	.LFB70:
1631:stm32f10x_tim.c **** {
 18920              		.loc 1 1631 0
 18921              		@ args = 0, pretend = 0, frame = 0
 18922              		@ frame_needed = 0, uses_anonymous_args = 0
 18923              		@ link register save eliminated.
 18924              	.LVL368:
1637:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18925              		.loc 1 1637 0
 18926 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18927              	.LVL369:
1639:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13FE_Reset;
 18928              		.loc 1 1639 0
 18929 0004 2CF00402 		bic	r2, ip, #4
 18930 0008 1304     		lsls	r3, r2, #16
 18931 000a 1A0C     		lsrs	r2, r3, #16
 18932              	.LVL370:
1641:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 18933              		.loc 1 1641 0
 18934 000c 41EA0203 		orr	r3, r1, r2
 18935              	.LVL371:
1643:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18936              		.loc 1 1643 0
 18937 0010 8383     		strh	r3, [r0, #28]	@ movhi
1644:stm32f10x_tim.c **** }
 18938              		.loc 1 1644 0
 18939 0012 7047     		bx	lr
 18940              	.LFE70:
 18942              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 18943              		.align	1
 18944              		.global	TIM_OC4FastConfig
 18945              		.thumb
 18946              		.thumb_func
 18948              	TIM_OC4FastConfig:
 18949              	.LFB71:
1656:stm32f10x_tim.c **** {
 18950              		.loc 1 1656 0
 18951              		@ args = 0, pretend = 0, frame = 0
 18952              		@ frame_needed = 0, uses_anonymous_args = 0
 18953              		@ link register save eliminated.
 18954              	.LVL372:
1662:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 18955              		.loc 1 1662 0
 18956 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 18957              	.LVL373:
1664:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24FE_Reset;
 18958              		.loc 1 1664 0
 18959 0004 2CF48062 		bic	r2, ip, #1024
 18960 0008 1304     		lsls	r3, r2, #16
 18961 000a 1A0C     		lsrs	r2, r3, #16
 18962              	.LVL374:
1666:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 18963              		.loc 1 1666 0
 18964 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 18965              	.LVL375:
 18966 0010 8BB2     		uxth	r3, r1
 18967              	.LVL376:
1668:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 18968              		.loc 1 1668 0
 18969 0012 8383     		strh	r3, [r0, #28]	@ movhi
1669:stm32f10x_tim.c **** }
 18970              		.loc 1 1669 0
 18971 0014 7047     		bx	lr
 18972              	.LFE71:
 18974              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 18975              		.align	1
 18976              		.global	TIM_ClearOC1Ref
 18977              		.thumb
 18978              		.thumb_func
 18980              	TIM_ClearOC1Ref:
 18981              	.LFB72:
1681:stm32f10x_tim.c **** {
 18982              		.loc 1 1681 0
 18983              		@ args = 0, pretend = 0, frame = 0
 18984              		@ frame_needed = 0, uses_anonymous_args = 0
 18985              		@ link register save eliminated.
 18986              	.LVL377:
1686:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 18987              		.loc 1 1686 0
 18988 0000 B0F818C0 		ldrh	ip, [r0, #24]
 18989              	.LVL378:
1688:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13CE_Reset;
 18990              		.loc 1 1688 0
 18991 0004 2CF08002 		bic	r2, ip, #128
 18992 0008 1304     		lsls	r3, r2, #16
 18993 000a 1A0C     		lsrs	r2, r3, #16
 18994              	.LVL379:
1690:stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 18995              		.loc 1 1690 0
 18996 000c 41EA0203 		orr	r3, r1, r2
 18997              	.LVL380:
1692:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 18998              		.loc 1 1692 0
 18999 0010 0383     		strh	r3, [r0, #24]	@ movhi
1693:stm32f10x_tim.c **** }
 19000              		.loc 1 1693 0
 19001 0012 7047     		bx	lr
 19002              	.LFE72:
 19004              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 19005              		.align	1
 19006              		.global	TIM_ClearOC2Ref
 19007              		.thumb
 19008              		.thumb_func
 19010              	TIM_ClearOC2Ref:
 19011              	.LFB73:
1705:stm32f10x_tim.c **** {
 19012              		.loc 1 1705 0
 19013              		@ args = 0, pretend = 0, frame = 0
 19014              		@ frame_needed = 0, uses_anonymous_args = 0
 19015              		@ link register save eliminated.
 19016              	.LVL381:
1710:stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 19017              		.loc 1 1710 0
 19018 0000 028B     		ldrh	r2, [r0, #24]
 19019              	.LVL382:
1712:stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24CE_Reset;
 19020              		.loc 1 1712 0
 19021 0002 5304     		lsls	r3, r2, #17
 19022 0004 5A0C     		lsrs	r2, r3, #17
 19023              	.LVL383:
1714:stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 19024              		.loc 1 1714 0
 19025 0006 42EA0121 		orr	r1, r2, r1, lsl #8
 19026              	.LVL384:
 19027 000a 8BB2     		uxth	r3, r1
 19028              	.LVL385:
1716:stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 19029              		.loc 1 1716 0
 19030 000c 0383     		strh	r3, [r0, #24]	@ movhi
1717:stm32f10x_tim.c **** }
 19031              		.loc 1 1717 0
 19032 000e 7047     		bx	lr
 19033              	.LFE73:
 19035              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 19036              		.align	1
 19037              		.global	TIM_ClearOC3Ref
 19038              		.thumb
 19039              		.thumb_func
 19041              	TIM_ClearOC3Ref:
 19042              	.LFB74:
1729:stm32f10x_tim.c **** {
 19043              		.loc 1 1729 0
 19044              		@ args = 0, pretend = 0, frame = 0
 19045              		@ frame_needed = 0, uses_anonymous_args = 0
 19046              		@ link register save eliminated.
 19047              	.LVL386:
1734:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 19048              		.loc 1 1734 0
 19049 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 19050              	.LVL387:
1736:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13CE_Reset;
 19051              		.loc 1 1736 0
 19052 0004 2CF08002 		bic	r2, ip, #128
 19053 0008 1304     		lsls	r3, r2, #16
 19054 000a 1A0C     		lsrs	r2, r3, #16
 19055              	.LVL388:
1738:stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 19056              		.loc 1 1738 0
 19057 000c 41EA0203 		orr	r3, r1, r2
 19058              	.LVL389:
1740:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 19059              		.loc 1 1740 0
 19060 0010 8383     		strh	r3, [r0, #28]	@ movhi
1741:stm32f10x_tim.c **** }
 19061              		.loc 1 1741 0
 19062 0012 7047     		bx	lr
 19063              	.LFE74:
 19065              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 19066              		.align	1
 19067              		.global	TIM_ClearOC4Ref
 19068              		.thumb
 19069              		.thumb_func
 19071              	TIM_ClearOC4Ref:
 19072              	.LFB75:
1753:stm32f10x_tim.c **** {
 19073              		.loc 1 1753 0
 19074              		@ args = 0, pretend = 0, frame = 0
 19075              		@ frame_needed = 0, uses_anonymous_args = 0
 19076              		@ link register save eliminated.
 19077              	.LVL390:
1758:stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 19078              		.loc 1 1758 0
 19079 0000 828B     		ldrh	r2, [r0, #28]
 19080              	.LVL391:
1760:stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24CE_Reset;
 19081              		.loc 1 1760 0
 19082 0002 5304     		lsls	r3, r2, #17
 19083 0004 5A0C     		lsrs	r2, r3, #17
 19084              	.LVL392:
1762:stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 19085              		.loc 1 1762 0
 19086 0006 42EA0121 		orr	r1, r2, r1, lsl #8
 19087              	.LVL393:
 19088 000a 8BB2     		uxth	r3, r1
 19089              	.LVL394:
1764:stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 19090              		.loc 1 1764 0
 19091 000c 8383     		strh	r3, [r0, #28]	@ movhi
1765:stm32f10x_tim.c **** }
 19092              		.loc 1 1765 0
 19093 000e 7047     		bx	lr
 19094              	.LFE75:
 19096              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 19097              		.align	1
 19098              		.global	TIM_OC1PolarityConfig
 19099              		.thumb
 19100              		.thumb_func
 19102              	TIM_OC1PolarityConfig:
 19103              	.LFB76:
1777:stm32f10x_tim.c **** {
 19104              		.loc 1 1777 0
 19105              		@ args = 0, pretend = 0, frame = 0
 19106              		@ frame_needed = 0, uses_anonymous_args = 0
 19107              		@ link register save eliminated.
 19108              	.LVL395:
1782:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19109              		.loc 1 1782 0
 19110 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19111              	.LVL396:
1784:stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 19112              		.loc 1 1784 0
 19113 0004 2CF00202 		bic	r2, ip, #2
 19114 0008 1304     		lsls	r3, r2, #16
 19115 000a 1A0C     		lsrs	r2, r3, #16
 19116              	.LVL397:
1785:stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 19117              		.loc 1 1785 0
 19118 000c 41EA0203 		orr	r3, r1, r2
 19119              	.LVL398:
1787:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19120              		.loc 1 1787 0
 19121 0010 0384     		strh	r3, [r0, #32]	@ movhi
1788:stm32f10x_tim.c **** }
 19122              		.loc 1 1788 0
 19123 0012 7047     		bx	lr
 19124              	.LFE76:
 19126              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 19127              		.align	1
 19128              		.global	TIM_OC1NPolarityConfig
 19129              		.thumb
 19130              		.thumb_func
 19132              	TIM_OC1NPolarityConfig:
 19133              	.LFB77:
1800:stm32f10x_tim.c **** {
 19134              		.loc 1 1800 0
 19135              		@ args = 0, pretend = 0, frame = 0
 19136              		@ frame_needed = 0, uses_anonymous_args = 0
 19137              		@ link register save eliminated.
 19138              	.LVL399:
1806:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19139              		.loc 1 1806 0
 19140 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19141              	.LVL400:
1808:stm32f10x_tim.c ****   tmpccer &= CCER_CC1NP_Reset;
 19142              		.loc 1 1808 0
 19143 0004 2CF00802 		bic	r2, ip, #8
 19144 0008 1304     		lsls	r3, r2, #16
 19145 000a 1A0C     		lsrs	r2, r3, #16
 19146              	.LVL401:
1809:stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 19147              		.loc 1 1809 0
 19148 000c 41EA0203 		orr	r3, r1, r2
 19149              	.LVL402:
1811:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19150              		.loc 1 1811 0
 19151 0010 0384     		strh	r3, [r0, #32]	@ movhi
1812:stm32f10x_tim.c **** }
 19152              		.loc 1 1812 0
 19153 0012 7047     		bx	lr
 19154              	.LFE77:
 19156              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 19157              		.align	1
 19158              		.global	TIM_OC2PolarityConfig
 19159              		.thumb
 19160              		.thumb_func
 19162              	TIM_OC2PolarityConfig:
 19163              	.LFB78:
1824:stm32f10x_tim.c **** {
 19164              		.loc 1 1824 0
 19165              		@ args = 0, pretend = 0, frame = 0
 19166              		@ frame_needed = 0, uses_anonymous_args = 0
 19167              		@ link register save eliminated.
 19168              	.LVL403:
1829:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19169              		.loc 1 1829 0
 19170 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19171              	.LVL404:
1831:stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 19172              		.loc 1 1831 0
 19173 0004 2CF02002 		bic	r2, ip, #32
 19174 0008 1304     		lsls	r3, r2, #16
 19175 000a 1A0C     		lsrs	r2, r3, #16
 19176              	.LVL405:
1832:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 19177              		.loc 1 1832 0
 19178 000c 42EA0111 		orr	r1, r2, r1, lsl #4
 19179              	.LVL406:
 19180 0010 8BB2     		uxth	r3, r1
 19181              	.LVL407:
1834:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19182              		.loc 1 1834 0
 19183 0012 0384     		strh	r3, [r0, #32]	@ movhi
1835:stm32f10x_tim.c **** }
 19184              		.loc 1 1835 0
 19185 0014 7047     		bx	lr
 19186              	.LFE78:
 19188              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 19189              		.align	1
 19190              		.global	TIM_OC2NPolarityConfig
 19191              		.thumb
 19192              		.thumb_func
 19194              	TIM_OC2NPolarityConfig:
 19195              	.LFB79:
1847:stm32f10x_tim.c **** {
 19196              		.loc 1 1847 0
 19197              		@ args = 0, pretend = 0, frame = 0
 19198              		@ frame_needed = 0, uses_anonymous_args = 0
 19199              		@ link register save eliminated.
 19200              	.LVL408:
1853:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19201              		.loc 1 1853 0
 19202 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19203              	.LVL409:
1855:stm32f10x_tim.c ****   tmpccer &= CCER_CC2NP_Reset;
 19204              		.loc 1 1855 0
 19205 0004 2CF08002 		bic	r2, ip, #128
 19206 0008 1304     		lsls	r3, r2, #16
 19207 000a 1A0C     		lsrs	r2, r3, #16
 19208              	.LVL410:
1856:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 19209              		.loc 1 1856 0
 19210 000c 42EA0111 		orr	r1, r2, r1, lsl #4
 19211              	.LVL411:
 19212 0010 8BB2     		uxth	r3, r1
 19213              	.LVL412:
1858:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19214              		.loc 1 1858 0
 19215 0012 0384     		strh	r3, [r0, #32]	@ movhi
1859:stm32f10x_tim.c **** }
 19216              		.loc 1 1859 0
 19217 0014 7047     		bx	lr
 19218              	.LFE79:
 19220              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 19221              		.align	1
 19222              		.global	TIM_OC3PolarityConfig
 19223              		.thumb
 19224              		.thumb_func
 19226              	TIM_OC3PolarityConfig:
 19227              	.LFB80:
1871:stm32f10x_tim.c **** {
 19228              		.loc 1 1871 0
 19229              		@ args = 0, pretend = 0, frame = 0
 19230              		@ frame_needed = 0, uses_anonymous_args = 0
 19231              		@ link register save eliminated.
 19232              	.LVL413:
1876:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19233              		.loc 1 1876 0
 19234 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19235              	.LVL414:
1878:stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 19236              		.loc 1 1878 0
 19237 0004 2CF40072 		bic	r2, ip, #512
 19238 0008 1304     		lsls	r3, r2, #16
 19239 000a 1A0C     		lsrs	r2, r3, #16
 19240              	.LVL415:
1879:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 19241              		.loc 1 1879 0
 19242 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 19243              	.LVL416:
 19244 0010 8BB2     		uxth	r3, r1
 19245              	.LVL417:
1881:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19246              		.loc 1 1881 0
 19247 0012 0384     		strh	r3, [r0, #32]	@ movhi
1882:stm32f10x_tim.c **** }
 19248              		.loc 1 1882 0
 19249 0014 7047     		bx	lr
 19250              	.LFE80:
 19252              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 19253              		.align	1
 19254              		.global	TIM_OC3NPolarityConfig
 19255              		.thumb
 19256              		.thumb_func
 19258              	TIM_OC3NPolarityConfig:
 19259              	.LFB81:
1894:stm32f10x_tim.c **** {
 19260              		.loc 1 1894 0
 19261              		@ args = 0, pretend = 0, frame = 0
 19262              		@ frame_needed = 0, uses_anonymous_args = 0
 19263              		@ link register save eliminated.
 19264              	.LVL418:
1901:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19265              		.loc 1 1901 0
 19266 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19267              	.LVL419:
1903:stm32f10x_tim.c ****   tmpccer &= CCER_CC3NP_Reset;
 19268              		.loc 1 1903 0
 19269 0004 2CF40062 		bic	r2, ip, #2048
 19270 0008 1304     		lsls	r3, r2, #16
 19271 000a 1A0C     		lsrs	r2, r3, #16
 19272              	.LVL420:
1904:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 19273              		.loc 1 1904 0
 19274 000c 42EA0121 		orr	r1, r2, r1, lsl #8
 19275              	.LVL421:
 19276 0010 8BB2     		uxth	r3, r1
 19277              	.LVL422:
1906:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19278              		.loc 1 1906 0
 19279 0012 0384     		strh	r3, [r0, #32]	@ movhi
1907:stm32f10x_tim.c **** }
 19280              		.loc 1 1907 0
 19281 0014 7047     		bx	lr
 19282              	.LFE81:
 19284              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 19285              		.align	1
 19286              		.global	TIM_OC4PolarityConfig
 19287              		.thumb
 19288              		.thumb_func
 19290              	TIM_OC4PolarityConfig:
 19291              	.LFB82:
1919:stm32f10x_tim.c **** {
 19292              		.loc 1 1919 0
 19293              		@ args = 0, pretend = 0, frame = 0
 19294              		@ frame_needed = 0, uses_anonymous_args = 0
 19295              		@ link register save eliminated.
 19296              	.LVL423:
1924:stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19297              		.loc 1 1924 0
 19298 0000 B0F820C0 		ldrh	ip, [r0, #32]
 19299              	.LVL424:
1926:stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 19300              		.loc 1 1926 0
 19301 0004 2CF40052 		bic	r2, ip, #8192
 19302 0008 1304     		lsls	r3, r2, #16
 19303 000a 1A0C     		lsrs	r2, r3, #16
 19304              	.LVL425:
1927:stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 19305              		.loc 1 1927 0
 19306 000c 42EA0131 		orr	r1, r2, r1, lsl #12
 19307              	.LVL426:
 19308 0010 8BB2     		uxth	r3, r1
 19309              	.LVL427:
1929:stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19310              		.loc 1 1929 0
 19311 0012 0384     		strh	r3, [r0, #32]	@ movhi
1930:stm32f10x_tim.c **** }
 19312              		.loc 1 1930 0
 19313 0014 7047     		bx	lr
 19314              	.LFE82:
 19316              		.section	.text.TIM_CCxCmd,"ax",%progbits
 19317              		.align	1
 19318              		.global	TIM_CCxCmd
 19319              		.thumb
 19320              		.thumb_func
 19322              	TIM_CCxCmd:
 19323              	.LFB83:
1946:stm32f10x_tim.c **** {
 19324              		.loc 1 1946 0
 19325              		@ args = 0, pretend = 0, frame = 0
 19326              		@ frame_needed = 0, uses_anonymous_args = 0
 19327              		@ link register save eliminated.
 19328              	.LVL428:
1957:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 19329              		.loc 1 1957 0
 19330 0000 0123     		movs	r3, #1
 19331 0002 8B40     		lsls	r3, r3, r1
1960:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 19332              		.loc 1 1960 0
 19333 0004 8A40     		lsls	r2, r2, r1
 19334              	.LVL429:
1957:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 19335              		.loc 1 1957 0
 19336 0006 B0F820C0 		ldrh	ip, [r0, #32]
 19337 000a 1FFA8CFC 		uxth	ip, ip
 19338 000e 2CEA030C 		bic	ip, ip, r3
 19339              	.LVL430:
 19340 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
1960:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 19341              		.loc 1 1960 0
 19342 0016 038C     		ldrh	r3, [r0, #32]
 19343 0018 1A43     		orrs	r2, r2, r3
 19344 001a 91B2     		uxth	r1, r2
 19345              	.LVL431:
 19346 001c 0184     		strh	r1, [r0, #32]	@ movhi
1961:stm32f10x_tim.c **** }
 19347              		.loc 1 1961 0
 19348 001e 7047     		bx	lr
 19349              	.LFE83:
 19351              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 19352              		.align	1
 19353              		.global	TIM_CCxNCmd
 19354              		.thumb
 19355              		.thumb_func
 19357              	TIM_CCxNCmd:
 19358              	.LFB84:
1976:stm32f10x_tim.c **** {
 19359              		.loc 1 1976 0
 19360              		@ args = 0, pretend = 0, frame = 0
 19361              		@ frame_needed = 0, uses_anonymous_args = 0
 19362              		@ link register save eliminated.
 19363              	.LVL432:
1987:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 19364              		.loc 1 1987 0
 19365 0000 0423     		movs	r3, #4
 19366 0002 8B40     		lsls	r3, r3, r1
1990:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 19367              		.loc 1 1990 0
 19368 0004 8A40     		lsls	r2, r2, r1
 19369              	.LVL433:
1987:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 19370              		.loc 1 1987 0
 19371 0006 B0F820C0 		ldrh	ip, [r0, #32]
 19372 000a 1FFA8CFC 		uxth	ip, ip
 19373 000e 2CEA030C 		bic	ip, ip, r3
 19374              	.LVL434:
 19375 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
1990:stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 19376              		.loc 1 1990 0
 19377 0016 038C     		ldrh	r3, [r0, #32]
 19378 0018 1A43     		orrs	r2, r2, r3
 19379 001a 91B2     		uxth	r1, r2
 19380              	.LVL435:
 19381 001c 0184     		strh	r1, [r0, #32]	@ movhi
1991:stm32f10x_tim.c **** }
 19382              		.loc 1 1991 0
 19383 001e 7047     		bx	lr
 19384              	.LFE84:
 19386              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 19387              		.align	1
 19388              		.global	TIM_SelectOCxM
 19389              		.thumb
 19390              		.thumb_func
 19392              	TIM_SelectOCxM:
 19393              	.LFB85:
2017:stm32f10x_tim.c **** {
 19394              		.loc 1 2017 0
 19395              		@ args = 0, pretend = 0, frame = 0
 19396              		@ frame_needed = 0, uses_anonymous_args = 0
 19397              	.LVL436:
2032:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 19398              		.loc 1 2032 0
 19399 0000 4FF0010C 		mov	ip, #1
 19400 0004 0CFA01FC 		lsl	ip, ip, r1
2017:stm32f10x_tim.c **** {
 19401              		.loc 1 2017 0
 19402 0008 10B5     		push	{r4, lr}
 19403              	.LCFI10:
2032:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 19404              		.loc 1 2032 0
 19405 000a 048C     		ldrh	r4, [r0, #32]
2027:stm32f10x_tim.c ****   tmp += CCMR_Offset;
 19406              		.loc 1 2027 0
 19407 000c 00F11803 		add	r3, r0, #24
 19408              	.LVL437:
2032:stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 19409              		.loc 1 2032 0
 19410 0010 A4B2     		uxth	r4, r4
 19411 0012 24EA0C0C 		bic	ip, r4, ip
 19412 0016 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2034:stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 19413              		.loc 1 2034 0
 19414 001a D1F10100 		rsbs	r0, r1, #1
 19415 001e 38BF     		it	cc
 19416 0020 0020     		movcc	r0, #0
 19417              	.LVL438:
 19418 0022 0829     		cmp	r1, #8
 19419 0024 08BF     		it	eq
 19420 0026 40F00100 		orreq	r0, r0, #1
 19421 002a 48B1     		cbz	r0, .L127
 19422              	.LVL439:
2039:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_Mask;
 19423              		.loc 1 2039 0
 19424 002c 4908     		lsrs	r1, r1, #1
 19425              	.LVL440:
 19426 002e 51F803C0 		ldr	ip, [r1, r3]
 19427 0032 4FF68F70 		movw	r0, #65423
 19428 0036 0CEA0000 		and	r0, ip, r0
 19429 003a C850     		str	r0, [r1, r3]
2042:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 19430              		.loc 1 2042 0
 19431 003c C858     		ldr	r0, [r1, r3]
 19432 003e 0CE0     		b	.L129
 19433              	.LVL441:
 19434              	.L127:
2049:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_Mask;
 19435              		.loc 1 2049 0
 19436 0040 0439     		subs	r1, r1, #4
 19437              	.LVL442:
 19438 0042 C1F34E01 		ubfx	r1, r1, #1, #15
 19439 0046 51F803C0 		ldr	ip, [r1, r3]
 19440 004a 48F6FF70 		movw	r0, #36863
 19441 004e 0CEA0000 		and	r0, ip, r0
 19442 0052 C850     		str	r0, [r1, r3]
2052:stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 19443              		.loc 1 2052 0
 19444 0054 1202     		lsls	r2, r2, #8
 19445              	.LVL443:
 19446 0056 C858     		ldr	r0, [r1, r3]
 19447 0058 92B2     		uxth	r2, r2
 19448              	.L129:
 19449 005a 40EA0202 		orr	r2, r0, r2
 19450 005e CA50     		str	r2, [r1, r3]
2054:stm32f10x_tim.c **** }
 19451              		.loc 1 2054 0
 19452 0060 10BD     		pop	{r4, pc}
 19453              	.LFE85:
 19455              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 19456              		.align	1
 19457              		.global	TIM_UpdateDisableConfig
 19458              		.thumb
 19459              		.thumb_func
 19461              	TIM_UpdateDisableConfig:
 19462              	.LFB86:
2064:stm32f10x_tim.c **** {
 19463              		.loc 1 2064 0
 19464              		@ args = 0, pretend = 0, frame = 0
 19465              		@ frame_needed = 0, uses_anonymous_args = 0
 19466              		@ link register save eliminated.
 19467              	.LVL444:
2068:stm32f10x_tim.c ****   if (NewState != DISABLE)
 19468              		.loc 1 2068 0
 19469 0000 21B1     		cbz	r1, .L131
2071:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_UDIS_Set;
 19470              		.loc 1 2071 0
 19471 0002 0188     		ldrh	r1, [r0, #0]
 19472              	.LVL445:
 19473 0004 8BB2     		uxth	r3, r1
 19474 0006 43F00203 		orr	r3, r3, #2
 19475 000a 05E0     		b	.L133
 19476              	.LVL446:
 19477              	.L131:
2076:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_UDIS_Reset;
 19478              		.loc 1 2076 0
 19479 000c B0F800C0 		ldrh	ip, [r0, #0]
 19480 0010 2CF00203 		bic	r3, ip, #2
 19481 0014 9A05     		lsls	r2, r3, #22
 19482 0016 930D     		lsrs	r3, r2, #22
 19483              	.LVL447:
 19484              	.L133:
 19485 0018 0380     		strh	r3, [r0, #0]	@ movhi
2078:stm32f10x_tim.c **** }
 19486              		.loc 1 2078 0
 19487 001a 7047     		bx	lr
 19488              	.LFE86:
 19490              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 19491              		.align	1
 19492              		.global	TIM_UpdateRequestConfig
 19493              		.thumb
 19494              		.thumb_func
 19496              	TIM_UpdateRequestConfig:
 19497              	.LFB87:
2092:stm32f10x_tim.c **** {
 19498              		.loc 1 2092 0
 19499              		@ args = 0, pretend = 0, frame = 0
 19500              		@ frame_needed = 0, uses_anonymous_args = 0
 19501              		@ link register save eliminated.
 19502              	.LVL448:
2096:stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 19503              		.loc 1 2096 0
 19504 0000 21B1     		cbz	r1, .L135
2099:stm32f10x_tim.c ****     TIMx->CR1 |= CR1_URS_Set;
 19505              		.loc 1 2099 0
 19506 0002 0188     		ldrh	r1, [r0, #0]
 19507              	.LVL449:
 19508 0004 8BB2     		uxth	r3, r1
 19509 0006 43F00403 		orr	r3, r3, #4
 19510 000a 05E0     		b	.L137
 19511              	.LVL450:
 19512              	.L135:
2104:stm32f10x_tim.c ****     TIMx->CR1 &= CR1_URS_Reset;
 19513              		.loc 1 2104 0
 19514 000c B0F800C0 		ldrh	ip, [r0, #0]
 19515 0010 2CF00403 		bic	r3, ip, #4
 19516 0014 9A05     		lsls	r2, r3, #22
 19517 0016 930D     		lsrs	r3, r2, #22
 19518              	.LVL451:
 19519              	.L137:
 19520 0018 0380     		strh	r3, [r0, #0]	@ movhi
2106:stm32f10x_tim.c **** }
 19521              		.loc 1 2106 0
 19522 001a 7047     		bx	lr
 19523              	.LFE87:
 19525              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 19526              		.align	1
 19527              		.global	TIM_SelectHallSensor
 19528              		.thumb
 19529              		.thumb_func
 19531              	TIM_SelectHallSensor:
 19532              	.LFB88:
2116:stm32f10x_tim.c **** {
 19533              		.loc 1 2116 0
 19534              		@ args = 0, pretend = 0, frame = 0
 19535              		@ frame_needed = 0, uses_anonymous_args = 0
 19536              		@ link register save eliminated.
 19537              	.LVL452:
2120:stm32f10x_tim.c ****   if (NewState != DISABLE)
 19538              		.loc 1 2120 0
 19539 0000 21B1     		cbz	r1, .L139
2123:stm32f10x_tim.c ****     TIMx->CR2 |= CR2_TI1S_Set;
 19540              		.loc 1 2123 0
 19541 0002 8188     		ldrh	r1, [r0, #4]
 19542              	.LVL453:
 19543 0004 8BB2     		uxth	r3, r1
 19544 0006 43F08003 		orr	r3, r3, #128
 19545 000a 05E0     		b	.L141
 19546              	.LVL454:
 19547              	.L139:
2128:stm32f10x_tim.c ****     TIMx->CR2 &= CR2_TI1S_Reset;
 19548              		.loc 1 2128 0
 19549 000c B0F804C0 		ldrh	ip, [r0, #4]
 19550 0010 2CF08003 		bic	r3, ip, #128
 19551 0014 1A04     		lsls	r2, r3, #16
 19552 0016 130C     		lsrs	r3, r2, #16
 19553              	.LVL455:
 19554              	.L141:
 19555 0018 8380     		strh	r3, [r0, #4]	@ movhi
2130:stm32f10x_tim.c **** }
 19556              		.loc 1 2130 0
 19557 001a 7047     		bx	lr
 19558              	.LFE88:
 19560              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 19561              		.align	1
 19562              		.global	TIM_SelectOnePulseMode
 19563              		.thumb
 19564              		.thumb_func
 19566              	TIM_SelectOnePulseMode:
 19567              	.LFB89:
2142:stm32f10x_tim.c **** {
 19568              		.loc 1 2142 0
 19569              		@ args = 0, pretend = 0, frame = 0
 19570              		@ frame_needed = 0, uses_anonymous_args = 0
 19571              		@ link register save eliminated.
 19572              	.LVL456:
2147:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_OPM_Reset;
 19573              		.loc 1 2147 0
 19574 0000 B0F800C0 		ldrh	ip, [r0, #0]
 19575 0004 2CF00803 		bic	r3, ip, #8
 19576 0008 9A05     		lsls	r2, r3, #22
 19577 000a 930D     		lsrs	r3, r2, #22
 19578              	.LVL457:
 19579 000c 0380     		strh	r3, [r0, #0]	@ movhi
2149:stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 19580              		.loc 1 2149 0
 19581 000e 0288     		ldrh	r2, [r0, #0]
 19582 0010 93B2     		uxth	r3, r2
 19583 0012 1943     		orrs	r1, r1, r3
 19584              	.LVL458:
 19585 0014 0180     		strh	r1, [r0, #0]	@ movhi
2150:stm32f10x_tim.c **** }
 19586              		.loc 1 2150 0
 19587 0016 7047     		bx	lr
 19588              	.LFE89:
 19590              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 19591              		.align	1
 19592              		.global	TIM_SelectOutputTrigger
 19593              		.thumb
 19594              		.thumb_func
 19596              	TIM_SelectOutputTrigger:
 19597              	.LFB90:
2174:stm32f10x_tim.c **** {
 19598              		.loc 1 2174 0
 19599              		@ args = 0, pretend = 0, frame = 0
 19600              		@ frame_needed = 0, uses_anonymous_args = 0
 19601              		@ link register save eliminated.
 19602              	.LVL459:
2179:stm32f10x_tim.c ****   TIMx->CR2 &= CR2_MMS_Mask;
 19603              		.loc 1 2179 0
 19604 0000 B0F804C0 		ldrh	ip, [r0, #4]
 19605 0004 2CF07003 		bic	r3, ip, #112
 19606 0008 1A04     		lsls	r2, r3, #16
 19607 000a 130C     		lsrs	r3, r2, #16
 19608              	.LVL460:
 19609 000c 8380     		strh	r3, [r0, #4]	@ movhi
2181:stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 19610              		.loc 1 2181 0
 19611 000e 8288     		ldrh	r2, [r0, #4]
 19612 0010 93B2     		uxth	r3, r2
 19613 0012 1943     		orrs	r1, r1, r3
 19614              	.LVL461:
 19615 0014 8180     		strh	r1, [r0, #4]	@ movhi
2182:stm32f10x_tim.c **** }
 19616              		.loc 1 2182 0
 19617 0016 7047     		bx	lr
 19618              	.LFE90:
 19620              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 19621              		.align	1
 19622              		.global	TIM_SelectSlaveMode
 19623              		.thumb
 19624              		.thumb_func
 19626              	TIM_SelectSlaveMode:
 19627              	.LFB91:
2197:stm32f10x_tim.c **** {
 19628              		.loc 1 2197 0
 19629              		@ args = 0, pretend = 0, frame = 0
 19630              		@ frame_needed = 0, uses_anonymous_args = 0
 19631              		@ link register save eliminated.
 19632              	.LVL462:
2202:stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_SMS_Mask;
 19633              		.loc 1 2202 0
 19634 0000 B0F808C0 		ldrh	ip, [r0, #8]
 19635 0004 2CF00703 		bic	r3, ip, #7
 19636 0008 1A04     		lsls	r2, r3, #16
 19637 000a 130C     		lsrs	r3, r2, #16
 19638              	.LVL463:
 19639 000c 0381     		strh	r3, [r0, #8]	@ movhi
2204:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 19640              		.loc 1 2204 0
 19641 000e 0289     		ldrh	r2, [r0, #8]
 19642 0010 93B2     		uxth	r3, r2
 19643 0012 1943     		orrs	r1, r1, r3
 19644              	.LVL464:
 19645 0014 0181     		strh	r1, [r0, #8]	@ movhi
2205:stm32f10x_tim.c **** }
 19646              		.loc 1 2205 0
 19647 0016 7047     		bx	lr
 19648              	.LFE91:
 19650              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 19651              		.align	1
 19652              		.global	TIM_SelectMasterSlaveMode
 19653              		.thumb
 19654              		.thumb_func
 19656              	TIM_SelectMasterSlaveMode:
 19657              	.LFB92:
2218:stm32f10x_tim.c **** {
 19658              		.loc 1 2218 0
 19659              		@ args = 0, pretend = 0, frame = 0
 19660              		@ frame_needed = 0, uses_anonymous_args = 0
 19661              		@ link register save eliminated.
 19662              	.LVL465:
2223:stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_MSM_Reset;
 19663              		.loc 1 2223 0
 19664 0000 B0F808C0 		ldrh	ip, [r0, #8]
 19665 0004 2CF08003 		bic	r3, ip, #128
 19666 0008 1A04     		lsls	r2, r3, #16
 19667 000a 130C     		lsrs	r3, r2, #16
 19668              	.LVL466:
 19669 000c 0381     		strh	r3, [r0, #8]	@ movhi
2226:stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 19670              		.loc 1 2226 0
 19671 000e 0289     		ldrh	r2, [r0, #8]
 19672 0010 93B2     		uxth	r3, r2
 19673 0012 1943     		orrs	r1, r1, r3
 19674              	.LVL467:
 19675 0014 0181     		strh	r1, [r0, #8]	@ movhi
2227:stm32f10x_tim.c **** }
 19676              		.loc 1 2227 0
 19677 0016 7047     		bx	lr
 19678              	.LFE92:
 19680              		.section	.text.TIM_SetCounter,"ax",%progbits
 19681              		.align	1
 19682              		.global	TIM_SetCounter
 19683              		.thumb
 19684              		.thumb_func
 19686              	TIM_SetCounter:
 19687              	.LFB93:
2236:stm32f10x_tim.c **** {
 19688              		.loc 1 2236 0
 19689              		@ args = 0, pretend = 0, frame = 0
 19690              		@ frame_needed = 0, uses_anonymous_args = 0
 19691              		@ link register save eliminated.
 19692              	.LVL468:
2240:stm32f10x_tim.c ****   TIMx->CNT = Counter;
 19693              		.loc 1 2240 0
 19694 0000 8184     		strh	r1, [r0, #36]	@ movhi
2241:stm32f10x_tim.c **** }
 19695              		.loc 1 2241 0
 19696 0002 7047     		bx	lr
 19697              	.LFE93:
 19699              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 19700              		.align	1
 19701              		.global	TIM_SetAutoreload
 19702              		.thumb
 19703              		.thumb_func
 19705              	TIM_SetAutoreload:
 19706              	.LFB94:
2250:stm32f10x_tim.c **** {
 19707              		.loc 1 2250 0
 19708              		@ args = 0, pretend = 0, frame = 0
 19709              		@ frame_needed = 0, uses_anonymous_args = 0
 19710              		@ link register save eliminated.
 19711              	.LVL469:
2254:stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 19712              		.loc 1 2254 0
 19713 0000 8185     		strh	r1, [r0, #44]	@ movhi
2255:stm32f10x_tim.c **** }
 19714              		.loc 1 2255 0
 19715 0002 7047     		bx	lr
 19716              	.LFE94:
 19718              		.section	.text.TIM_SetCompare1,"ax",%progbits
 19719              		.align	1
 19720              		.global	TIM_SetCompare1
 19721              		.thumb
 19722              		.thumb_func
 19724              	TIM_SetCompare1:
 19725              	.LFB95:
2264:stm32f10x_tim.c **** {
 19726              		.loc 1 2264 0
 19727              		@ args = 0, pretend = 0, frame = 0
 19728              		@ frame_needed = 0, uses_anonymous_args = 0
 19729              		@ link register save eliminated.
 19730              	.LVL470:
2268:stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 19731              		.loc 1 2268 0
 19732 0000 8186     		strh	r1, [r0, #52]	@ movhi
2269:stm32f10x_tim.c **** }
 19733              		.loc 1 2269 0
 19734 0002 7047     		bx	lr
 19735              	.LFE95:
 19737              		.section	.text.TIM_SetCompare2,"ax",%progbits
 19738              		.align	1
 19739              		.global	TIM_SetCompare2
 19740              		.thumb
 19741              		.thumb_func
 19743              	TIM_SetCompare2:
 19744              	.LFB96:
2278:stm32f10x_tim.c **** {
 19745              		.loc 1 2278 0
 19746              		@ args = 0, pretend = 0, frame = 0
 19747              		@ frame_needed = 0, uses_anonymous_args = 0
 19748              		@ link register save eliminated.
 19749              	.LVL471:
2282:stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 19750              		.loc 1 2282 0
 19751 0000 0187     		strh	r1, [r0, #56]	@ movhi
2283:stm32f10x_tim.c **** }
 19752              		.loc 1 2283 0
 19753 0002 7047     		bx	lr
 19754              	.LFE96:
 19756              		.section	.text.TIM_SetCompare3,"ax",%progbits
 19757              		.align	1
 19758              		.global	TIM_SetCompare3
 19759              		.thumb
 19760              		.thumb_func
 19762              	TIM_SetCompare3:
 19763              	.LFB97:
2292:stm32f10x_tim.c **** {
 19764              		.loc 1 2292 0
 19765              		@ args = 0, pretend = 0, frame = 0
 19766              		@ frame_needed = 0, uses_anonymous_args = 0
 19767              		@ link register save eliminated.
 19768              	.LVL472:
2296:stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 19769              		.loc 1 2296 0
 19770 0000 8187     		strh	r1, [r0, #60]	@ movhi
2297:stm32f10x_tim.c **** }
 19771              		.loc 1 2297 0
 19772 0002 7047     		bx	lr
 19773              	.LFE97:
 19775              		.section	.text.TIM_SetCompare4,"ax",%progbits
 19776              		.align	1
 19777              		.global	TIM_SetCompare4
 19778              		.thumb
 19779              		.thumb_func
 19781              	TIM_SetCompare4:
 19782              	.LFB98:
2306:stm32f10x_tim.c **** {
 19783              		.loc 1 2306 0
 19784              		@ args = 0, pretend = 0, frame = 0
 19785              		@ frame_needed = 0, uses_anonymous_args = 0
 19786              		@ link register save eliminated.
 19787              	.LVL473:
2310:stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 19788              		.loc 1 2310 0
 19789 0000 A0F84010 		strh	r1, [r0, #64]	@ movhi
2311:stm32f10x_tim.c **** }
 19790              		.loc 1 2311 0
 19791 0004 7047     		bx	lr
 19792              	.LFE98:
 19794              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 19795              		.align	1
 19796              		.global	TIM_SetIC1Prescaler
 19797              		.thumb
 19798              		.thumb_func
 19800              	TIM_SetIC1Prescaler:
 19801              	.LFB99:
2325:stm32f10x_tim.c **** {
 19802              		.loc 1 2325 0
 19803              		@ args = 0, pretend = 0, frame = 0
 19804              		@ frame_needed = 0, uses_anonymous_args = 0
 19805              		@ link register save eliminated.
 19806              	.LVL474:
2330:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 19807              		.loc 1 2330 0
 19808 0000 B0F818C0 		ldrh	ip, [r0, #24]
 19809 0004 2CF00C03 		bic	r3, ip, #12
 19810 0008 1A04     		lsls	r2, r3, #16
 19811 000a 130C     		lsrs	r3, r2, #16
 19812              	.LVL475:
 19813 000c 0383     		strh	r3, [r0, #24]	@ movhi
2332:stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 19814              		.loc 1 2332 0
 19815 000e 028B     		ldrh	r2, [r0, #24]
 19816 0010 93B2     		uxth	r3, r2
 19817 0012 1943     		orrs	r1, r1, r3
 19818              	.LVL476:
 19819 0014 0183     		strh	r1, [r0, #24]	@ movhi
2333:stm32f10x_tim.c **** }
 19820              		.loc 1 2333 0
 19821 0016 7047     		bx	lr
 19822              	.LFE99:
 19824              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 19825              		.align	1
 19826              		.global	TIM_SetIC2Prescaler
 19827              		.thumb
 19828              		.thumb_func
 19830              	TIM_SetIC2Prescaler:
 19831              	.LFB100:
2347:stm32f10x_tim.c **** {
 19832              		.loc 1 2347 0
 19833              		@ args = 0, pretend = 0, frame = 0
 19834              		@ frame_needed = 0, uses_anonymous_args = 0
 19835              		@ link register save eliminated.
 19836              	.LVL477:
2352:stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 19837              		.loc 1 2352 0
 19838 0000 B0F818C0 		ldrh	ip, [r0, #24]
 19839 0004 2CF44062 		bic	r2, ip, #3072
 19840 0008 1304     		lsls	r3, r2, #16
 19841 000a 1A0C     		lsrs	r2, r3, #16
 19842              	.LVL478:
 19843 000c 0283     		strh	r2, [r0, #24]	@ movhi
2354:stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 19844              		.loc 1 2354 0
 19845 000e B0F818C0 		ldrh	ip, [r0, #24]
 19846 0012 1FFA8CF3 		uxth	r3, ip
 19847 0016 43EA0122 		orr	r2, r3, r1, lsl #8
 19848 001a 91B2     		uxth	r1, r2
 19849              	.LVL479:
 19850 001c 0183     		strh	r1, [r0, #24]	@ movhi
2355:stm32f10x_tim.c **** }
 19851              		.loc 1 2355 0
 19852 001e 7047     		bx	lr
 19853              	.LFE100:
 19855              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 19856              		.align	1
 19857              		.global	TIM_SetIC3Prescaler
 19858              		.thumb
 19859              		.thumb_func
 19861              	TIM_SetIC3Prescaler:
 19862              	.LFB101:
2369:stm32f10x_tim.c **** {
 19863              		.loc 1 2369 0
 19864              		@ args = 0, pretend = 0, frame = 0
 19865              		@ frame_needed = 0, uses_anonymous_args = 0
 19866              		@ link register save eliminated.
 19867              	.LVL480:
2374:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 19868              		.loc 1 2374 0
 19869 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 19870 0004 2CF00C03 		bic	r3, ip, #12
 19871 0008 1A04     		lsls	r2, r3, #16
 19872 000a 130C     		lsrs	r3, r2, #16
 19873              	.LVL481:
 19874 000c 8383     		strh	r3, [r0, #28]	@ movhi
2376:stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 19875              		.loc 1 2376 0
 19876 000e 828B     		ldrh	r2, [r0, #28]
 19877 0010 93B2     		uxth	r3, r2
 19878 0012 1943     		orrs	r1, r1, r3
 19879              	.LVL482:
 19880 0014 8183     		strh	r1, [r0, #28]	@ movhi
2377:stm32f10x_tim.c **** }
 19881              		.loc 1 2377 0
 19882 0016 7047     		bx	lr
 19883              	.LFE101:
 19885              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 19886              		.align	1
 19887              		.global	TIM_SetIC4Prescaler
 19888              		.thumb
 19889              		.thumb_func
 19891              	TIM_SetIC4Prescaler:
 19892              	.LFB102:
2391:stm32f10x_tim.c **** {  
 19893              		.loc 1 2391 0
 19894              		@ args = 0, pretend = 0, frame = 0
 19895              		@ frame_needed = 0, uses_anonymous_args = 0
 19896              		@ link register save eliminated.
 19897              	.LVL483:
2396:stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 19898              		.loc 1 2396 0
 19899 0000 B0F81CC0 		ldrh	ip, [r0, #28]
 19900 0004 2CF44062 		bic	r2, ip, #3072
 19901 0008 1304     		lsls	r3, r2, #16
 19902 000a 1A0C     		lsrs	r2, r3, #16
 19903              	.LVL484:
 19904 000c 8283     		strh	r2, [r0, #28]	@ movhi
2398:stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 19905              		.loc 1 2398 0
 19906 000e B0F81CC0 		ldrh	ip, [r0, #28]
 19907 0012 1FFA8CF3 		uxth	r3, ip
 19908 0016 43EA0122 		orr	r2, r3, r1, lsl #8
 19909 001a 91B2     		uxth	r1, r2
 19910              	.LVL485:
 19911 001c 8183     		strh	r1, [r0, #28]	@ movhi
2399:stm32f10x_tim.c **** }
 19912              		.loc 1 2399 0
 19913 001e 7047     		bx	lr
 19914              	.LFE102:
 19916              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 19917              		.align	1
 19918              		.global	TIM_SetClockDivision
 19919              		.thumb
 19920              		.thumb_func
 19922              	TIM_SetClockDivision:
 19923              	.LFB103:
2412:stm32f10x_tim.c **** {
 19924              		.loc 1 2412 0
 19925              		@ args = 0, pretend = 0, frame = 0
 19926              		@ frame_needed = 0, uses_anonymous_args = 0
 19927              		@ link register save eliminated.
 19928              	.LVL486:
2417:stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask;
 19929              		.loc 1 2417 0
 19930 0000 0388     		ldrh	r3, [r0, #0]
 19931 0002 5FFA83FC 		uxtb	ip, r3
 19932              	.LVL487:
 19933 0006 A0F800C0 		strh	ip, [r0, #0]	@ movhi
2419:stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 19934              		.loc 1 2419 0
 19935 000a 0288     		ldrh	r2, [r0, #0]
 19936 000c 93B2     		uxth	r3, r2
 19937 000e 1943     		orrs	r1, r1, r3
 19938              	.LVL488:
 19939 0010 0180     		strh	r1, [r0, #0]	@ movhi
2420:stm32f10x_tim.c **** }
 19940              		.loc 1 2420 0
 19941 0012 7047     		bx	lr
 19942              	.LFE103:
 19944              		.section	.text.TIM_GetCapture1,"ax",%progbits
 19945              		.align	1
 19946              		.global	TIM_GetCapture1
 19947              		.thumb
 19948              		.thumb_func
 19950              	TIM_GetCapture1:
 19951              	.LFB104:
2428:stm32f10x_tim.c **** {
 19952              		.loc 1 2428 0
 19953              		@ args = 0, pretend = 0, frame = 0
 19954              		@ frame_needed = 0, uses_anonymous_args = 0
 19955              		@ link register save eliminated.
 19956              	.LVL489:
2432:stm32f10x_tim.c ****   return TIMx->CCR1;
 19957              		.loc 1 2432 0
 19958 0000 808E     		ldrh	r0, [r0, #52]
 19959              	.LVL490:
 19960 0002 80B2     		uxth	r0, r0
2433:stm32f10x_tim.c **** }
 19961              		.loc 1 2433 0
 19962 0004 7047     		bx	lr
 19963              	.LFE104:
 19965              		.section	.text.TIM_GetCapture2,"ax",%progbits
 19966              		.align	1
 19967              		.global	TIM_GetCapture2
 19968              		.thumb
 19969              		.thumb_func
 19971              	TIM_GetCapture2:
 19972              	.LFB105:
2441:stm32f10x_tim.c **** {
 19973              		.loc 1 2441 0
 19974              		@ args = 0, pretend = 0, frame = 0
 19975              		@ frame_needed = 0, uses_anonymous_args = 0
 19976              		@ link register save eliminated.
 19977              	.LVL491:
2445:stm32f10x_tim.c ****   return TIMx->CCR2;
 19978              		.loc 1 2445 0
 19979 0000 008F     		ldrh	r0, [r0, #56]
 19980              	.LVL492:
 19981 0002 80B2     		uxth	r0, r0
2446:stm32f10x_tim.c **** }
 19982              		.loc 1 2446 0
 19983 0004 7047     		bx	lr
 19984              	.LFE105:
 19986              		.section	.text.TIM_GetCapture3,"ax",%progbits
 19987              		.align	1
 19988              		.global	TIM_GetCapture3
 19989              		.thumb
 19990              		.thumb_func
 19992              	TIM_GetCapture3:
 19993              	.LFB106:
2454:stm32f10x_tim.c **** {
 19994              		.loc 1 2454 0
 19995              		@ args = 0, pretend = 0, frame = 0
 19996              		@ frame_needed = 0, uses_anonymous_args = 0
 19997              		@ link register save eliminated.
 19998              	.LVL493:
2458:stm32f10x_tim.c ****   return TIMx->CCR3;
 19999              		.loc 1 2458 0
 20000 0000 808F     		ldrh	r0, [r0, #60]
 20001              	.LVL494:
 20002 0002 80B2     		uxth	r0, r0
2459:stm32f10x_tim.c **** }
 20003              		.loc 1 2459 0
 20004 0004 7047     		bx	lr
 20005              	.LFE106:
 20007              		.section	.text.TIM_GetCapture4,"ax",%progbits
 20008              		.align	1
 20009              		.global	TIM_GetCapture4
 20010              		.thumb
 20011              		.thumb_func
 20013              	TIM_GetCapture4:
 20014              	.LFB107:
2467:stm32f10x_tim.c **** {
 20015              		.loc 1 2467 0
 20016              		@ args = 0, pretend = 0, frame = 0
 20017              		@ frame_needed = 0, uses_anonymous_args = 0
 20018              		@ link register save eliminated.
 20019              	.LVL495:
2471:stm32f10x_tim.c ****   return TIMx->CCR4;
 20020              		.loc 1 2471 0
 20021 0000 B0F84000 		ldrh	r0, [r0, #64]
 20022              	.LVL496:
 20023 0004 80B2     		uxth	r0, r0
2472:stm32f10x_tim.c **** }
 20024              		.loc 1 2472 0
 20025 0006 7047     		bx	lr
 20026              	.LFE107:
 20028              		.section	.text.TIM_GetCounter,"ax",%progbits
 20029              		.align	1
 20030              		.global	TIM_GetCounter
 20031              		.thumb
 20032              		.thumb_func
 20034              	TIM_GetCounter:
 20035              	.LFB108:
2480:stm32f10x_tim.c **** {
 20036              		.loc 1 2480 0
 20037              		@ args = 0, pretend = 0, frame = 0
 20038              		@ frame_needed = 0, uses_anonymous_args = 0
 20039              		@ link register save eliminated.
 20040              	.LVL497:
2484:stm32f10x_tim.c ****   return TIMx->CNT;
 20041              		.loc 1 2484 0
 20042 0000 808C     		ldrh	r0, [r0, #36]
 20043              	.LVL498:
 20044 0002 80B2     		uxth	r0, r0
2485:stm32f10x_tim.c **** }
 20045              		.loc 1 2485 0
 20046 0004 7047     		bx	lr
 20047              	.LFE108:
 20049              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 20050              		.align	1
 20051              		.global	TIM_GetPrescaler
 20052              		.thumb
 20053              		.thumb_func
 20055              	TIM_GetPrescaler:
 20056              	.LFB109:
2493:stm32f10x_tim.c **** {
 20057              		.loc 1 2493 0
 20058              		@ args = 0, pretend = 0, frame = 0
 20059              		@ frame_needed = 0, uses_anonymous_args = 0
 20060              		@ link register save eliminated.
 20061              	.LVL499:
2497:stm32f10x_tim.c ****   return TIMx->PSC;
 20062              		.loc 1 2497 0
 20063 0000 008D     		ldrh	r0, [r0, #40]
 20064              	.LVL500:
 20065 0002 80B2     		uxth	r0, r0
2498:stm32f10x_tim.c **** }
 20066              		.loc 1 2498 0
 20067 0004 7047     		bx	lr
 20068              	.LFE109:
 20070              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 20071              		.align	1
 20072              		.global	TIM_GetFlagStatus
 20073              		.thumb
 20074              		.thumb_func
 20076              	TIM_GetFlagStatus:
 20077              	.LFB110:
2523:stm32f10x_tim.c **** { 
 20078              		.loc 1 2523 0
 20079              		@ args = 0, pretend = 0, frame = 0
 20080              		@ frame_needed = 0, uses_anonymous_args = 0
 20081              		@ link register save eliminated.
 20082              	.LVL501:
2529:stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 20083              		.loc 1 2529 0
 20084 0000 038A     		ldrh	r3, [r0, #16]
 20085 0002 1942     		tst	r1, r3
 20086 0004 0CBF     		ite	eq
 20087 0006 0020     		moveq	r0, #0
 20088 0008 0120     		movne	r0, #1
 20089              	.LVL502:
2538:stm32f10x_tim.c **** }
 20090              		.loc 1 2538 0
 20091 000a 7047     		bx	lr
 20092              	.LFE110:
 20094              		.section	.text.TIM_ClearFlag,"ax",%progbits
 20095              		.align	1
 20096              		.global	TIM_ClearFlag
 20097              		.thumb
 20098              		.thumb_func
 20100              	TIM_ClearFlag:
 20101              	.LFB111:
2563:stm32f10x_tim.c **** {  
 20102              		.loc 1 2563 0
 20103              		@ args = 0, pretend = 0, frame = 0
 20104              		@ frame_needed = 0, uses_anonymous_args = 0
 20105              		@ link register save eliminated.
 20106              	.LVL503:
2569:stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 20107              		.loc 1 2569 0
 20108 0000 CA43     		mvns	r2, r1
 20109 0002 91B2     		uxth	r1, r2
 20110              	.LVL504:
 20111 0004 0182     		strh	r1, [r0, #16]	@ movhi
2570:stm32f10x_tim.c **** }
 20112              		.loc 1 2570 0
 20113 0006 7047     		bx	lr
 20114              	.LFE111:
 20116              		.section	.text.TIM_GetITStatus,"ax",%progbits
 20117              		.align	1
 20118              		.global	TIM_GetITStatus
 20119              		.thumb
 20120              		.thumb_func
 20122              	TIM_GetITStatus:
 20123              	.LFB112:
2591:stm32f10x_tim.c **** {
 20124              		.loc 1 2591 0
 20125              		@ args = 0, pretend = 0, frame = 0
 20126              		@ frame_needed = 0, uses_anonymous_args = 0
 20127              		@ link register save eliminated.
 20128              	.LVL505:
2598:stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 20129              		.loc 1 2598 0
 20130 0000 038A     		ldrh	r3, [r0, #16]
2600:stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 20131              		.loc 1 2600 0
 20132 0002 8289     		ldrh	r2, [r0, #12]
 20133 0004 1142     		tst	r1, r2
 20134 0006 0CBF     		ite	eq
 20135 0008 0020     		moveq	r0, #0
 20136 000a 0120     		movne	r0, #1
 20137              	.LVL506:
 20138 000c 1942     		tst	r1, r3
 20139 000e 0CBF     		ite	eq
 20140 0010 0020     		moveq	r0, #0
 20141 0012 00F00100 		andne	r0, r0, #1
2610:stm32f10x_tim.c **** }
 20142              		.loc 1 2610 0
 20143 0016 7047     		bx	lr
 20144              	.LFE112:
 20146              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 20147              		.align	1
 20148              		.global	TIM_ClearITPendingBit
 20149              		.thumb
 20150              		.thumb_func
 20152              	TIM_ClearITPendingBit:
 20153              	.LFB113:
2631:stm32f10x_tim.c **** {
 20154              		.loc 1 2631 0
 20155              		@ args = 0, pretend = 0, frame = 0
 20156              		@ frame_needed = 0, uses_anonymous_args = 0
 20157              		@ link register save eliminated.
 20158              	.LVL507:
2636:stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 20159              		.loc 1 2636 0
 20160 0000 CA43     		mvns	r2, r1
 20161 0002 91B2     		uxth	r1, r2
 20162              	.LVL508:
 20163 0004 0182     		strh	r1, [r0, #16]	@ movhi
2637:stm32f10x_tim.c **** }
 20164              		.loc 1 2637 0
 20165 0006 7047     		bx	lr
 20166              	.LFE113:
 21002              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16337  .text.TI2_Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16341  .text.TI2_Config:00000000 TI2_Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16394  .text.TIM_DeInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16399  .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16537  .text.TIM_DeInit:000000a8 $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16547  .text.TIM_TimeBaseInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16552  .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16613  .text.TIM_TimeBaseInit:0000004c $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16618  .text.TIM_OC1Init:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16623  .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16741  .text.TIM_OC1Init:0000008c $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16746  .text.TIM_OC2Init:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16751  .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16874  .text.TIM_OC2Init:00000098 $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16879  .text.TIM_OC3Init:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:16884  .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17006  .text.TIM_OC3Init:00000094 $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17011  .text.TIM_OC4Init:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17016  .text.TIM_OC4Init:00000000 TIM_OC4Init
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17115  .text.TIM_OC4Init:00000078 $d
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17120  .text.TIM_ICInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17125  .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17418  .text.TIM_PWMIConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17423  .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17669  .text.TIM_BDTRConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17674  .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17709  .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17714  .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17740  .text.TIM_OCStructInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17745  .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17775  .text.TIM_ICStructInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17780  .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17807  .text.TIM_BDTRStructInit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17812  .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17840  .text.TIM_Cmd:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17845  .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17875  .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17880  .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17911  .text.TIM_ITConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17916  .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17946  .text.TIM_GenerateEvent:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17951  .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17965  .text.TIM_DMAConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17970  .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17986  .text.TIM_DMACmd:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:17991  .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18021  .text.TIM_InternalClockConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18026  .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18045  .text.TIM_ITRxExternalClockConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18050  .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18085  .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18090  .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18192  .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18197  .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18240  .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18245  .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18280  .text.TIM_ETRConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18285  .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18310  .text.TIM_PrescalerConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18315  .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18332  .text.TIM_CounterModeConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18337  .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18362  .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18367  .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18392  .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18397  .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18463  .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18468  .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18493  .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18498  .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18525  .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18530  .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18555  .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18560  .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18587  .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18592  .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18622  .text.TIM_SelectCOM:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18627  .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18657  .text.TIM_SelectCCDMA:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18662  .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18692  .text.TIM_CCPreloadControl:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18697  .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18727  .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18732  .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18757  .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18762  .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18789  .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18794  .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18819  .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18824  .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18851  .text.TIM_OC1FastConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18856  .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18881  .text.TIM_OC2FastConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18886  .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18913  .text.TIM_OC3FastConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18918  .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18943  .text.TIM_OC4FastConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18948  .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18975  .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:18980  .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19005  .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19010  .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19036  .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19041  .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19066  .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19071  .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19097  .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19102  .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19127  .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19132  .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19157  .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19162  .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19189  .text.TIM_OC2NPolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19194  .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19221  .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19226  .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19253  .text.TIM_OC3NPolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19258  .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19285  .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19290  .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19317  .text.TIM_CCxCmd:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19322  .text.TIM_CCxCmd:00000000 TIM_CCxCmd
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19352  .text.TIM_CCxNCmd:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19357  .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19387  .text.TIM_SelectOCxM:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19392  .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19456  .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19461  .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19491  .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19496  .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19526  .text.TIM_SelectHallSensor:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19531  .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19561  .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19566  .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19591  .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19596  .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19621  .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19626  .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19651  .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19656  .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19681  .text.TIM_SetCounter:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19686  .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19700  .text.TIM_SetAutoreload:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19705  .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19719  .text.TIM_SetCompare1:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19724  .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19738  .text.TIM_SetCompare2:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19743  .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19757  .text.TIM_SetCompare3:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19762  .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19776  .text.TIM_SetCompare4:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19781  .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19795  .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19800  .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19825  .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19830  .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19856  .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19861  .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19886  .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19891  .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19917  .text.TIM_SetClockDivision:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19922  .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19945  .text.TIM_GetCapture1:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19950  .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19966  .text.TIM_GetCapture2:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19971  .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19987  .text.TIM_GetCapture3:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:19992  .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20008  .text.TIM_GetCapture4:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20013  .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20029  .text.TIM_GetCounter:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20034  .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20050  .text.TIM_GetPrescaler:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20055  .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20071  .text.TIM_GetFlagStatus:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20076  .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20095  .text.TIM_ClearFlag:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20100  .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20117  .text.TIM_GetITStatus:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20122  .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20147  .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20152  .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
C:\Users\ts\AppData\Local\Temp\cct2THeZ.s:20181  .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
