strict digraph "" {
	node [label="\N"];
	"47:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4f90>",
		fillcolor=turquoise,
		label="47:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2857b4fd0>]",
		style=filled,
		typ=Block];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"47:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd2857b4790>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4950>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4f10>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"42:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2857b4f50>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:BL" -> "42:IF"	[cond="[]",
		lineno=None];
	"42:IF" -> "47:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=42];
	"43:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b88d0>",
		fillcolor=turquoise,
		label="43:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd28578c190>]",
		style=filled,
		typ=Block];
	"42:IF" -> "43:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=42];
	"43:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4ad0>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2857b4b10>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4710>",
		fillcolor=turquoise,
		label="32:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2857b4590>]",
		style=filled,
		typ=Block];
	"31:IF" -> "32:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=31];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4b90>",
		fillcolor=turquoise,
		label="36:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2857b4bd0>]",
		style=filled,
		typ=Block];
	"31:IF" -> "36:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=31];
	"40:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd2857b4e90>",
		fillcolor=lightcyan,
		label="40:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"40:CA" -> "41:BL"	[cond="[]",
		lineno=None];
	"32:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd2857b4990>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd2857b4a50>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"28:CS" -> "40:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"36:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
}
