{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491240784763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491240784765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  3 18:33:04 2017 " "Processing started: Mon Apr  3 18:33:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491240784765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240784765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off isolated_clusters -c isolated_clusters_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off isolated_clusters -c isolated_clusters_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240784765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491240785266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a " "Found design unit 1: counter-a" {  } { { "isolated_clusters_top/active_controller/data_processor/counter.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793885 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "isolated_clusters_top/active_controller/data_processor/counter.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/flagger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/flagger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagger-a " "Found design unit 1: flagger-a" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793886 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagger " "Found entity 1: flagger" {  } { { "isolated_clusters_top/active_controller/data_processor/flagger.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/flagger.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor/sorter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor/sorter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sorter-a " "Found design unit 1: sorter-a" {  } { { "isolated_clusters_top/active_controller/data_processor/sorter.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/sorter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793887 ""} { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Found entity 1: sorter" {  } { { "isolated_clusters_top/active_controller/data_processor/sorter.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor/sorter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller/data_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/active_controller/data_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_processor-dataflow " "Found design unit 1: data_processor-dataflow" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793887 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_processor " "Found entity 1: data_processor" {  } { { "isolated_clusters_top/active_controller/data_processor.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller/data_processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793887 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\" active_controller.vhd(114) " "VHDL syntax error at active_controller.vhd(114) near text \"process\";  expecting \";\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(119) " "VHDL syntax error at active_controller.vhd(119) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(119) " "VHDL syntax error at active_controller.vhd(119) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement active_controller.vhd(124) " "VHDL syntax error at active_controller.vhd(124) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(124) " "VHDL syntax error at active_controller.vhd(124) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement active_controller.vhd(126) " "VHDL syntax error at active_controller.vhd(126) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement active_controller.vhd(129) " "VHDL syntax error at active_controller.vhd(129) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" active_controller.vhd(132) " "VHDL syntax error at active_controller.vhd(132) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(136) " "VHDL syntax error at active_controller.vhd(136) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 136 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(146) " "VHDL syntax error at active_controller.vhd(146) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(146) " "VHDL syntax error at active_controller.vhd(146) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793888 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(154) " "VHDL syntax error at active_controller.vhd(154) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(154) " "VHDL syntax error at active_controller.vhd(154) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(160) " "VHDL syntax error at active_controller.vhd(160) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(160) " "VHDL syntax error at active_controller.vhd(160) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(166) " "VHDL syntax error at active_controller.vhd(166) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(166) " "VHDL syntax error at active_controller.vhd(166) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement active_controller.vhd(172) " "VHDL syntax error at active_controller.vhd(172) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" active_controller.vhd(172) " "VHDL syntax error at active_controller.vhd(172) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "isolated_clusters_top/active_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/active_controller.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/active_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file isolated_clusters_top/active_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/bypass_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/bypass_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bypass_controller-bypass " "Found design unit 1: bypass_controller-bypass" {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/bypass_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793889 ""} { "Info" "ISGN_ENTITY_NAME" "1 bypass_controller " "Found entity 1: bypass_controller" {  } { { "isolated_clusters_top/bypass_controller.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/bypass_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "isolated_clusters_top/isolated_clusters_package.vhd " "Can't analyze file -- file isolated_clusters_top/isolated_clusters_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1491240793890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top/mep_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top/mep_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mep_fifo-fifo " "Found design unit 1: mep_fifo-fifo" {  } { { "isolated_clusters_top/mep_fifo.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/mep_fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mep_fifo " "Found entity 1: mep_fifo" {  } { { "isolated_clusters_top/mep_fifo.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top/mep_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolated_clusters_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isolated_clusters_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isolated_clusters_top-top_level " "Found design unit 1: isolated_clusters_top-top_level" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793891 ""} { "Info" "ISGN_ENTITY_NAME" "1 isolated_clusters_top " "Found entity 1: isolated_clusters_top" {  } { { "isolated_clusters_top.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/isolated_clusters_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_constant_declaration.vhd 1 0 " "Found 1 design units, including 0 entities, in source file detector_constant_declaration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_constant_declaration " "Found design unit 1: detector_constant_declaration" {  } { { "detector_constant_declaration.vhd" "" { Text "/home/velo/donal/isolation_flagging/quartus/detector_constant_declaration.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491240793892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793892 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491240793963 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  3 18:33:13 2017 " "Processing ended: Mon Apr  3 18:33:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491240793963 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491240793963 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491240793963 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240793963 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491240794594 ""}
