/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.41
Hash     : 98521c2
Date     : Feb 20 2024
Type     : Engineering
Log Time   : Tue Feb 20 12:44:16 2024 GMT

INFO: Created design: video_stream_scalar_EDA-2184. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/constraints.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: video_stream_scalar_EDA-2184
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v' to AST representation.
Generating RTLIL representation for module `\streamScaler'.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Generating RTLIL representation for module `\ramDualPort'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v' to AST representation.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top streamScaler_sr_top' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     \streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Generating RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Reprocessing module ramFifo because instantiated module ramDualPort has become available.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\streamScaler'.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler'.

4.5. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Found cached RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.6. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Generating RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Reprocessing module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo because instantiated module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort has become available.
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.8. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.

4.9. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

4.10. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removing unused module `\ramFifo'.
Removing unused module `\ramDualPort'.
Removing unused module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Removing unused module `\streamScaler'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\\ramDualPort"
 Process module "$paramod$35d7ee669ab3f736185a188d54797f87db819916\\streamScaler"
 Process module "$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\\ramFifo"
Dumping file port_info.json ...

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: e2bf208d6a, CPU: user 0.11s system 0.02s, MEM: 15.47 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 54% 6x read_verilog (0 sec), 41% 1x hierarchy (0 sec), ...
INFO: ANL: Design video_stream_scalar_EDA-2184 is analyzed
INFO: ANL: Top Modules: streamScaler_sr_top

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: video_stream_scalar_EDA-2184
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s video_stream_scalar_EDA-2184.ys -l video_stream_scalar_EDA-2184_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s video_stream_scalar_EDA-2184.ys -l video_stream_scalar_EDA-2184_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `video_stream_scalar_EDA-2184.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v' to AST representation.
Generating RTLIL representation for module `\streamScaler'.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Generating RTLIL representation for module `\ramDualPort'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v' to AST representation.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     \streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Generating RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Reprocessing module ramFifo because instantiated module ramDualPort has become available.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\streamScaler'.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler'.

4.5. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Found cached RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.6. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Generating RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Reprocessing module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo because instantiated module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort has become available.
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.8. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.

4.9. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

4.10. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removing unused module `\ramFifo'.
Removing unused module `\ramDualPort'.
Removing unused module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Removing unused module `\streamScaler'.
Removed 4 unused modules.

5. Executing synth_rs pass: v0.4.218

5.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

5.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

5.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

5.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

5.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

5.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

5.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

5.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

5.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

5.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

5.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

5.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

5.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

5.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

5.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.17. Executing HIERARCHY pass (managing design hierarchy).

5.17.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

5.17.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removed 0 unused modules.

5.18. Executing PROC pass (convert processes to netlists).

5.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$566 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$566 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$563 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$563 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$560 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$560 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$557 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$557 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 6 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:686$512 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:630$509 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:612$508 in module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:443$417 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:396$408 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:293$385 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:252$362 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:151$336 in module $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:747$468 in module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:733$460 in module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.
Removed a total of 4 dead cases.

5.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 28 assignments to connections.

5.18.4. Executing PROC_INIT pass (extract init attributes).

5.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:686$512'.
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:630$509'.
Found async reset \rst in `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:612$508'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:293$385'.
Found async reset \rst in `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:252$362'.

5.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~40 debug messages>

5.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$566'.
     1/1: $1$mem2reg_rd$\ramDataOutB$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:683$507_DATA[7:0]$568
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$563'.
     1/1: $1$mem2reg_rd$\ramDataOutB$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:682$506_DATA[7:0]$565
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$560'.
     1/1: $1$mem2reg_rd$\ramDataOutA$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:681$505_DATA[7:0]$562
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$557'.
     1/1: $1$mem2reg_rd$\ramDataOutA$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:680$504_DATA[7:0]$559
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:686$512'.
     1/1: $0\fillCount[2:0]
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:630$509'.
     1/1: $0\writeSelect[3:0]
Creating decoders for process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:612$508'.
     1/1: $0\readSelect[3:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
     1/9: $0\dOut[7:0]
     2/9: $0\product11[16:0]
     3/9: $0\product10[16:0]
     4/9: $0\product01[16:0]
     5/9: $0\product00[16:0]
     6/9: $0\readData11Reg[7:0]
     7/9: $0\readData10Reg[7:0]
     8/9: $0\readData01Reg[7:0]
     9/9: $0\readData00Reg[7:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:443$417'.
     1/8: $0\forceRead[0:0]
     2/8: $0\enableNextDin[0:0]
     3/8: $0\writeColCount[10:0]
     4/8: $0\writeState[1:0]
     5/8: $0\discardCountReg[7:0]
     6/8: $0\discardInput[0:0]
     7/8: $0\writeRowCount[10:0]
     8/8: $0\readyForRead[0:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:396$408'.
     1/4: $0\getNextPlusOne[0:0]
     2/4: $0\writeOutputLine[10:0]
     3/4: $0\writeNextPlusOne[10:0]
     4/4: $0\writeNextValidLine[10:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:293$385'.
     1/5: $0\coeff11[8:0]
     2/5: $0\coeff10[8:0]
     3/5: $0\coeff01[8:0]
     4/5: $0\coeff00[8:0]
     5/5: $0\xBlend[8:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:252$362'.
     1/4: $0\dOutValid[0:0]
     2/4: $0\dOutValid_3[0:0]
     3/4: $0\dOutValid_2[0:0]
     4/4: $0\dOutValid_1[0:0]
Creating decoders for process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:151$336'.
     1/10: $0\yScaleAmountNext[24:0]
     2/10: $0\readState[0:0]
     3/10: $0\dOutValidInt[0:0]
     4/10: $0\lineSwitchOutputDisable[0:0]
     5/10: $0\yScaleAmount[24:0]
     6/10: $0\xScaleAmount[24:0]
     7/10: $0\outputColumn[10:0]
     8/10: $0\outputLine[10:0]
     9/10: $0\advanceRead2[0:0]
    10/10: $0\advanceRead1[0:0]
Creating decoders for process `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:747$468'.
     1/4: $0\qB[7:0]
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:751$459_EN[7:0]$472
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:751$459_DATA[7:0]$473
     4/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:751$459_ADDR[10:0]$474
Creating decoders for process `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:733$460'.
     1/4: $0\qA[7:0]
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:737$458_EN[7:0]$464
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:737$458_DATA[7:0]$465
     4/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:737$458_ADDR[10:0]$466

5.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[1]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[2]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[1]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[2]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[4]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutA[8]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[4]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\ramDataOutB[8]' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$569'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutB$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:683$507_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$566'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutB$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:682$506_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$563'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutA$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:681$505_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$560'.
No latch inferred for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$mem2reg_rd$\ramDataOutA$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:680$504_DATA' from process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:0$557'.

5.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\streamScaler_sr_top.\dIn_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$963' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputDiscardCnt_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$964' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$965' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$966' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$967' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$968' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\xScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$969' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\yScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\leftOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$971' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\topFracOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:117$188'.
  created $dff cell `$procdff$972' with positive edge clock.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\fillCount' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:686$512'.
  created $adff cell `$procdff$973' with positive edge clock and positive level reset.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\writeSelect' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:630$509'.
  created $adff cell `$procdff$974' with positive edge clock and positive level reset.
Creating register for signal `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.\readSelect' using process `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:612$508'.
  created $adff cell `$procdff$975' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\dOut' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$976' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData00Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$977' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData01Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$978' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData10Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$979' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readData11Reg' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$980' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product00' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$981' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product01' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$982' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product10' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$983' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\product11' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:335$448'.
  created $adff cell `$procdff$984' with positive edge clock and positive level reset.
Creating register for signal `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.\readyForRead' using process `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler.v:443$417'.
ERROR: Multiple edge sensitive events found for this signal!
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: video_stream_scalar_EDA-2184
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: ##################################################
INFO: SYN: Analysis for design: video_stream_scalar_EDA-2184
INFO: SYN: ##################################################
INFO: SYN: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:719:1: Compile module "work@ramDualPort".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:576:1: Compile module "work@ramFifo".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:49:1: Compile module "work@streamScaler".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:48:1: Compile module "work@streamScaler_sr_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:49:1: Compile module "work@streamScaler".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:334:3: Compile generate block "work@streamScaler_sr_top.U0.blend_mult_generate[0]".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:576:1: Compile module "work@ramFifo".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[3]".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:48:1: Top level module "work@streamScaler_sr_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 5.
[NTE:EL0510] Nb instances: 7.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Warning: Removing unelaborated module: \streamScaler from the design.
Warning: Removing unelaborated module: \ramFifo from the design.
Warning: Removing unelaborated module: \ramDualPort from the design.
Generating RTLIL representation for module `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort'.
Generating RTLIL representation for module `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo'.
Warning: Replacing memory \ramDataOutB with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:0
Warning: Replacing memory \ramDataOutA with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:0
Generating RTLIL representation for module `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/./rtl/scaler_sr_top.v:0: Warning: Identifier `\synlig_tmp_rst_or_start' is implicitly declared.
Generating RTLIL representation for module `\streamScaler_sr_top'.

-- Running command `hierarchy -top streamScaler_sr_top' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

3.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\\streamScaler"
 Process module "$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\\ramDualPort"
 Process module "$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\\ramFifo"
Dumping file port_info.json ...

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 90269dc72d, CPU: user 2.57s system 0.06s, MEM: 77.75 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 2x read_systemverilog (2 sec), 1% 2x read_verilog (0 sec), ...
INFO: SYN: Design video_stream_scalar_EDA-2184 is analyzed
INFO: SYN: Top Modules: streamScaler_sr_top

INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s video_stream_scalar_EDA-2184.ys -l video_stream_scalar_EDA-2184_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/yosys -s video_stream_scalar_EDA-2184.ys -l video_stream_scalar_EDA-2184_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `video_stream_scalar_EDA-2184.ys' --

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/video_stream_scalar_EDA-2184/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1574:1: Compile module "work@BRAM2x18_SDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1519:1: Compile module "work@BRAM2x18_TDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CARRY_CHAIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:72:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:90:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:188:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:245:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:280:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:550:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:655:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1090:1: Compile module "work@RS_DSP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121:1: Compile module "work@RS_DSP_MULT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1331:1: Compile module "work@RS_DSP_MULTACC".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1357:1: Compile module "work@RS_DSP_MULTACC_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1413:1: Compile module "work@RS_DSP_MULTACC_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1386:1: Compile module "work@RS_DSP_MULTACC_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1207:1: Compile module "work@RS_DSP_MULTADD".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1239:1: Compile module "work@RS_DSP_MULTADD_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1301:1: Compile module "work@RS_DSP_MULTADD_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1270:1: Compile module "work@RS_DSP_MULTADD_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139:1: Compile module "work@RS_DSP_MULT_REGIN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1183:1: Compile module "work@RS_DSP_MULT_REGIN_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160:1: Compile module "work@RS_DSP_MULT_REGOUT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1442:1: Compile module "work@RS_TDP36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:897:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1613:1: Compile module "work@_$_mem_v2_asymmetric".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:719:1: Compile module "work@ramDualPort".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:576:1: Compile module "work@ramFifo".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:49:1: Compile module "work@streamScaler".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:48:1: Compile module "work@streamScaler_sr_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1575:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1520:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1335:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1361:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1417:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1390:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1211:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1243:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1305:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1274:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1143:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1187:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1164:20: Implicit port type (wire) for "z".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1614:61: Implicit port type (wire) for "RD_DATA".
[INF:EL0526] Design Elaboration...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:49:1: Compile module "work@streamScaler".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:334:3: Compile generate block "work@streamScaler_sr_top.U0.blend_mult_generate[0]".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:576:1: Compile module "work@ramFifo".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:650:3: Compile generate block "work@streamScaler_sr_top.U0.ramRB.ram_generate[3]".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:48:1: Top level module "work@streamScaler_sr_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 5.
[NTE:EL0510] Nb instances: 7.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 27
Warning: Removing unelaborated module: \streamScaler from the design.
Warning: Removing unelaborated module: \ramDualPort from the design.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \ramFifo from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Generating RTLIL representation for module `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:0: Warning: Identifier `\synlig_tmp_rst_or_start' is implicitly declared.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Generating RTLIL representation for module `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo'.
Generating RTLIL representation for module `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

2.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.dataB from 32 bits to 8 bits.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

3.17.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.

3.18. Executing PROC pass (convert processes to netlists).

3.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 6 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Removed a total of 0 dead cases.

3.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 16 assignments to connections.

3.18.4. Executing PROC_INIT pass (extract init attributes).

3.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
Found async reset \synlig_tmp_rst_or_start in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
Found async reset \synlig_tmp_rst_or_start in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
Found async reset \synlig_tmp_rst_or_start in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.

3.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~33 debug messages>

3.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
     1/4: $0\qB[7:0]
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_EN[7:0]$203
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_DATA[7:0]$202
     4/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_ADDR[10:0]$201
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
     1/4: $0\qA[7:0]
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_EN[7:0]$195
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_DATA[7:0]$194
     4/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_ADDR[10:0]$193
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124'.
     1/1: $0\fillCount[2:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123'.
     1/1: $0\writeSelect[3:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122'.
     1/1: $0\readSelect[3:0]
Creating decoders for process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
     1/9: $0\dOut[7:0]
     2/9: $0\product11[16:0]
     3/9: $0\product10[16:0]
     4/9: $0\product01[16:0]
     5/9: $0\product00[16:0]
     6/9: $0\readData11Reg[7:0]
     7/9: $0\readData10Reg[7:0]
     8/9: $0\readData01Reg[7:0]
     9/9: $0\readData00Reg[7:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
     1/8: $0\forceRead[0:0]
     2/8: $0\enableNextDin[0:0]
     3/8: $0\writeColCount[10:0]
     4/8: $0\writeState[1:0]
     5/8: $0\discardCountReg[7:0]
     6/8: $0\discardInput[0:0]
     7/8: $0\writeRowCount[10:0]
     8/8: $0\readyForRead[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
     1/4: $0\getNextPlusOne[0:0]
     2/4: $0\writeOutputLine[10:0]
     3/4: $0\writeNextPlusOne[10:0]
     4/4: $0\writeNextValidLine[10:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
     1/5: $0\coeff11[8:0]
     2/5: $0\coeff10[8:0]
     3/5: $0\coeff01[8:0]
     4/5: $0\coeff00[8:0]
     5/5: $0\xBlend[8:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
     1/4: $0\dOutValid[0:0]
     2/4: $0\dOutValid_3[0:0]
     3/4: $0\dOutValid_2[0:0]
     4/4: $0\dOutValid_1[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
     1/10: $0\yScaleAmountNext[24:0]
     2/10: $0\readState[0:0]
     3/10: $0\dOutValidInt[0:0]
     4/10: $0\lineSwitchOutputDisable[0:0]
     5/10: $0\yScaleAmount[24:0]
     6/10: $0\xScaleAmount[24:0]
     7/10: $0\outputColumn[10:0]
     8/10: $0\outputLine[10:0]
     9/10: $0\advanceRead1[0:0]
    10/10: $0\advanceRead2[0:0]

3.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qB' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:751$188_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:737$187_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\fillCount' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124'.
  created $adff cell `$procdff$472' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\writeSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123'.
  created $adff cell `$procdff$473' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\readSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122'.
  created $adff cell `$procdff$474' with positive edge clock and positive level reset.
Creating register for signal `\streamScaler_sr_top.\dIn_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputDiscardCnt_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\xScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\yScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\leftOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\topFracOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOut' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$485' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData10Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$486' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData01Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$487' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData00Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$488' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData11Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$489' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product00' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$490' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product01' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$491' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product10' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$492' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product11' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
  created $adff cell `$procdff$493' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readyForRead' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$494' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeRowCount' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$495' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\discardInput' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$496' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\discardCountReg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$497' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeState' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$498' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeColCount' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$499' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\enableNextDin' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$500' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\forceRead' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
  created $adff cell `$procdff$501' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeNextValidLine' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
  created $adff cell `$procdff$502' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeNextPlusOne' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
  created $adff cell `$procdff$503' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\writeOutputLine' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
  created $adff cell `$procdff$504' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\getNextPlusOne' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
  created $adff cell `$procdff$505' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\xBlend' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
  created $adff cell `$procdff$506' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\coeff00' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
  created $adff cell `$procdff$507' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\coeff01' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
  created $adff cell `$procdff$508' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\coeff10' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
  created $adff cell `$procdff$509' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\coeff11' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
  created $adff cell `$procdff$510' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOutValid' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
  created $adff cell `$procdff$511' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOutValid_1' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
  created $adff cell `$procdff$512' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOutValid_2' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
  created $adff cell `$procdff$513' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOutValid_3' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
  created $adff cell `$procdff$514' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\advanceRead2' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$515' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\advanceRead1' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$516' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\outputLine' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$517' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\outputColumn' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$518' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\xScaleAmount' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$519' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\yScaleAmount' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$520' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\yScaleAmountNext' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$521' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\lineSwitchOutputDisable' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$522' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOutValidInt' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$523' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readState' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
  created $adff cell `$procdff$524' with positive edge clock and positive level reset.

3.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
Removing empty process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:747$197'.
Found and cleaned up 1 empty switch in `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
Removing empty process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:733$189'.
Found and cleaned up 5 empty switches in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124'.
Removing empty process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:686$124'.
Found and cleaned up 1 empty switch in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123'.
Removing empty process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:630$123'.
Found and cleaned up 2 empty switches in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122'.
Removing empty process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:612$122'.
Removing empty process `streamScaler_sr_top.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler_sr_top.v:117$121'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:335$111'.
Found and cleaned up 9 empty switches in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:443$61'.
Found and cleaned up 2 empty switches in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:396$53'.
Found and cleaned up 1 empty switch in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:293$30'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:252$26'.
Found and cleaned up 11 empty switches in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
Removing empty process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:151$1'.
Cleaned up 33 empty switches.

3.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Optimizing module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
<suppressed ~9 debug messages>
Optimizing module streamScaler_sr_top.
Optimizing module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
<suppressed ~38 debug messages>

3.19. Executing DEMUXMAP pass.

3.20. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Deleting now unused module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Deleting now unused module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
<suppressed ~6 debug messages>

3.21. Executing DEMUXMAP pass.

3.22. Executing TRIBUF pass.

3.23. Executing TRIBUF pass.

3.24. Executing DEMINOUT pass (demote inout ports to input or output).

3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.
<suppressed ~16 debug messages>

3.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 121 unused cells and 403 unused wires.
<suppressed ~159 debug messages>

3.27. Executing CHECK pass (checking for obvious problems).
Checking module streamScaler_sr_top...
Found and reported 0 problems.

3.28. Printing statistics.

=== streamScaler_sr_top ===

   Number of wires:                326
   Number of wire bits:           2903
   Number of public wires:         126
   Number of public wire bits:     843
   Number of memories:               2
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                257
     $add                           23
     $adff                          41
     $and                           11
     $dff                            8
     $eq                            17
     $ge                             6
     $gt                             3
     $logic_and                      9
     $logic_not                      8
     $logic_or                       2
     $lt                             7
     $memrd_v2                       4
     $mul                           11
     $mux                           83
     $not                            5
     $or                             3
     $pmux                           7
     $sub                            9

3.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\U0.$procmux$364: \U0.readState -> 1'1
      Replacing known input bits on port A of cell $flatten\U0.$procmux$362: \U0.readState -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 0 changes.

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.34. Executing OPT_SHARE pass.

3.35. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $flatten\U0.$procdff$506 ($adff) from module streamScaler_sr_top.
[#visit=49, #solve=0, #remove=1, time=0.01 sec.]

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

RUN-OPT ITERATIONS DONE : 1

3.38. Executing FSM pass (extract and optimize FSM).

3.38.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register streamScaler_sr_top.U0.writeState.

3.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\U0.writeState' from module `\streamScaler_sr_top'.
  found $adff cell for state register: $flatten\U0.$procdff$498
  root of input selection tree: $flatten\U0.$0\writeState[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\U0.$procmux$268_CMP
  found ctrl input: $flatten\U0.$procmux$292_CMP
  found ctrl input: $flatten\U0.$procmux$271_CMP
  found ctrl input: $flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:493$68_Y
  found ctrl input: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:495$69_Y
  found ctrl input: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:511$75_Y
  found state code: 2'11
  found ctrl input: \dInValid
  found ctrl input: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:483$67_Y
  found state code: 2'10
  found ctrl input: $flatten\U0.$gt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:463$62_Y
  found state code: 2'01
  found ctrl output: \U0.allDataWritten
  found ctrl output: $flatten\U0.$procmux$268_CMP
  found ctrl output: $flatten\U0.$procmux$271_CMP
  found ctrl output: $flatten\U0.$procmux$292_CMP
  ctrl inputs: { $flatten\U0.$gt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:463$62_Y $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:511$75_Y $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:495$69_Y $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:483$67_Y $flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:493$68_Y \dInValid }
  ctrl outputs: { \U0.allDataWritten $flatten\U0.$procmux$292_CMP $flatten\U0.$procmux$271_CMP $flatten\U0.$procmux$268_CMP $flatten\U0.$0\writeState[1:0] }
  transition:       2'00 6'0----- ->       2'10 6'001010
  transition:       2'00 6'1----- ->       2'01 6'001001
  transition:       2'10 6'----0- ->       2'10 6'000110
  transition:       2'10 6'--0-1- ->       2'10 6'000110
  transition:       2'10 6'-01-1- ->       2'10 6'000110
  transition:       2'10 6'-11-1- ->       2'11 6'000111
  transition:       2'01 6'-----0 ->       2'01 6'010001
  transition:       2'01 6'---0-1 ->       2'01 6'010001
  transition:       2'01 6'---1-1 ->       2'10 6'010010
  transition:       2'11 6'------ ->       2'11 6'100011

3.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\U0.writeState$528' from module `\streamScaler_sr_top'.

3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 12 unused cells and 12 unused wires.
<suppressed ~13 debug messages>

3.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\U0.writeState$528' from module `\streamScaler_sr_top'.
  Removing unused output signal $flatten\U0.$0\writeState[1:0] [0].
  Removing unused output signal $flatten\U0.$0\writeState[1:0] [1].

3.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\U0.writeState$528' from module `\streamScaler_sr_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

3.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\U0.writeState$528' from module `streamScaler_sr_top':
-------------------------------------

  Information on FSM $fsm$\U0.writeState$528 (\U0.writeState):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \dInValid
    1: $flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:493$68_Y
    2: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:483$67_Y
    3: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:495$69_Y
    4: $flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:511$75_Y
    5: $flatten\U0.$gt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:463$62_Y

  Output signals:
    0: $flatten\U0.$procmux$268_CMP
    1: $flatten\U0.$procmux$271_CMP
    2: $flatten\U0.$procmux$292_CMP
    3: \U0.allDataWritten

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0-----   ->     1 4'0010
      1:     0 6'1-----   ->     2 4'0010
      2:     1 6'----0-   ->     1 4'0001
      3:     1 6'--0-1-   ->     1 4'0001
      4:     1 6'-01-1-   ->     1 4'0001
      5:     1 6'-11-1-   ->     3 4'0001
      6:     2 6'---1-1   ->     1 4'0100
      7:     2 6'-----0   ->     2 4'0100
      8:     2 6'---0-1   ->     2 4'0100
      9:     3 6'------   ->     3 4'1000

-------------------------------------

3.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\U0.writeState$528' from module `\streamScaler_sr_top'.

3.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell streamScaler_sr_top.$auto$fsm_map.cc:77:implement_pattern_cache$564 ($eq).
Removed top 30 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:708$128 ($sub).
Removed top 29 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:708$128 ($sub).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:699$125 ($sub).
Removed top 29 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:699$125 ($sub).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.\ramRB.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:701$126 ($add).
Removed top 29 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.\ramRB.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:701$126 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:189$4 ($add).
Removed top 20 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:189$4 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:204$10 ($add).
Removed top 20 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:204$10 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:213$12 ($add).
Removed top 20 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:213$12 ($add).
Removed top 7 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15 ($add).
Removed top 7 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15 ($add).
Removed top 18 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$25 ($add).
Removed top 7 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$25 ($add).
Removed top 7 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$25 ($add).
Removed top 25 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$87 ($add).
Removed top 25 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$93 ($add).
Removed top 25 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$99 ($add).
Removed top 25 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$34 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:411$55 ($add).
Removed top 21 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:411$55 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:414$56 ($add).
Removed top 21 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:414$56 ($add).
Removed top 15 bits (of 29) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$58 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:497$70 ($add).
Removed top 20 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:497$70 ($add).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:523$77 ($add).
Removed top 21 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:523$77 ($add).
Removed top 8 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$89 ($and).
Removed top 9 bits (of 18) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$89 ($and).
Removed top 23 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$89 ($and).
Removed top 15 bits (of 24) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$89 ($and).
Removed top 8 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$95 ($and).
Removed top 9 bits (of 18) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$95 ($and).
Removed top 23 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$95 ($and).
Removed top 15 bits (of 24) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$95 ($and).
Removed top 8 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$101 ($and).
Removed top 9 bits (of 18) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$101 ($and).
Removed top 23 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$101 ($and).
Removed top 15 bits (of 24) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$101 ($and).
Removed top 8 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$36 ($and).
Removed top 9 bits (of 18) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$36 ($and).
Removed top 23 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$36 ($and).
Removed top 15 bits (of 24) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$36 ($and).
Removed top 8 bits (of 17) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$120 ($and).
Removed top 9 bits (of 17) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$120 ($and).
Removed top 9 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$120 ($and).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$120 ($and).
Removed top 14 bits (of 29) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60 ($and).
Removed top 18 bits (of 29) from port B of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60 ($and).
Removed top 18 bits (of 29) from port Y of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60 ($and).
Removed top 4 bits (of 15) from port A of cell streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60 ($and).
Removed top 20 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:189$5 ($eq).
Removed top 20 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:497$71 ($eq).
Removed top 20 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:498$73 ($eq).
Removed top 30 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$ge$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:229$16 ($ge).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$ge$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:320$41 ($ge).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$ge$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:320$41 ($ge).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$ge$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:321$46 ($ge).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$ge$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:321$46 ($ge).
Removed top 20 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$gt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:195$8 ($gt).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$gt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:463$62 ($gt).
Removed top 30 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:192$6 ($lt).
Removed top 29 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:198$9 ($lt).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:319$37 ($lt).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:319$37 ($lt).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:319$38 ($lt).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:319$38 ($lt).
Removed top 20 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$14 ($mul).
Removed top 7 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$14 ($mul).
Removed top 20 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$24 ($mul).
Removed top 7 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$24 ($mul).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91 ($mul).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97 ($mul).
Removed top 1 bits (of 9) from port A of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$32 ($mul).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$32 ($mul).
Removed top 16 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$32 ($mul).
Removed top 1 bits (of 3) from port B of cell streamScaler_sr_top.$auto$fsm_map.cc:77:implement_pattern_cache$551 ($eq).
Removed top 1 bits (of 2) from port B of cell streamScaler_sr_top.$auto$fsm_map.cc:77:implement_pattern_cache$547 ($eq).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$83 ($sub).
Removed top 22 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$83 ($sub).
Removed top 1 bits (of 9) from port B of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$84 ($sub).
Removed top 22 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$84 ($sub).
Removed top 31 bits (of 32) from port B of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:482$65 ($sub).
Removed top 23 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:482$65 ($sub).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$87 ($add).
Removed top 15 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$87 ($add).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$93 ($add).
Removed top 15 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$93 ($add).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$99 ($add).
Removed top 15 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$99 ($add).
Removed top 16 bits (of 32) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$34 ($add).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$34 ($add).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$118 ($add).
Removed top 1 bits (of 17) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$118 ($add).
Removed top 1 bits (of 17) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$118 ($add).
Removed top 4 bits (of 29) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$58 ($add).
Removed top 4 bits (of 29) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$58 ($add).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$117 ($add).
Removed top 1 bits (of 17) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$117 ($add).
Removed top 1 bits (of 17) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$117 ($add).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$85 ($mul).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91 ($mul).
Removed top 15 bits (of 32) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97 ($mul).
Removed top 4 bits (of 29) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$57 ($mul).
Removed top 1 bits (of 17) from FF cell streamScaler_sr_top.$flatten\U0.$procdff$493 ($adff).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$116 ($add).
Removed top 1 bits (of 17) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$116 ($add).
Removed top 1 bits (of 17) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:373$116 ($add).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:366$115 ($mul).
Removed top 1 bits (of 17) from FF cell streamScaler_sr_top.$flatten\U0.$procdff$492 ($adff).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:365$114 ($mul).
Removed top 1 bits (of 17) from FF cell streamScaler_sr_top.$flatten\U0.$procdff$490 ($adff).
Removed top 1 bits (of 17) from FF cell streamScaler_sr_top.$flatten\U0.$procdff$491 ($adff).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:363$112 ($mul).
Removed top 1 bits (of 17) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:364$113 ($mul).
Removed top 1 bits (of 17) from wire streamScaler_sr_top.$flatten\U0.$0\product00[16:0].
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:189$4_Y.
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:204$10_Y.
Removed top 7 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$87_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$93_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$34_Y.
Removed top 29 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.\ramRB.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:701$126_Y.
Removed top 29 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:699$125_Y.
Removed top 29 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.\ramRB.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:708$128_Y.

3.40. Executing PEEPOPT pass (run peephole optimizers).

3.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

3.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.
<suppressed ~4 debug messages>

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

3.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 0 changes.

3.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.47. Executing OPT_SHARE pass.

3.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\U0.\ramRB.$procdff$474 ($adff) from module streamScaler_sr_top (D = $flatten\U0.\ramRB.$0\readSelect[3:0], Q = \U0.ramRB.readSelect).
Adding EN signal on $flatten\U0.\ramRB.$procdff$472 ($adff) from module streamScaler_sr_top (D = $flatten\U0.\ramRB.$0\fillCount[2:0], Q = \U0.ramRB.fillCount).
Adding EN signal on $flatten\U0.$procdff$523 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\dOutValidInt[0:0], Q = \U0.dOutValidInt).
Adding EN signal on $flatten\U0.$procdff$522 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$procmux$398_Y, Q = \U0.lineSwitchOutputDisable).
Adding EN signal on $flatten\U0.$procdff$520 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\yScaleAmount[24:0], Q = \U0.yScaleAmount).
Adding EN signal on $flatten\U0.$procdff$519 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\xScaleAmount[24:0], Q = \U0.xScaleAmount).
Adding EN signal on $flatten\U0.$procdff$518 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$procmux$426_Y, Q = \U0.outputColumn).
Adding EN signal on $flatten\U0.$procdff$517 ($adff) from module streamScaler_sr_top (D = $auto$wreduce.cc:455:run$579 [10:0], Q = \U0.outputLine).
Adding EN signal on $flatten\U0.$procdff$516 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$procmux$447_Y, Q = \U0.advanceRead1).
Adding EN signal on $flatten\U0.$procdff$515 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$procmux$460_Y, Q = \U0.advanceRead2).
Adding EN signal on $flatten\U0.$procdff$504 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:414$56_Y [10:0], Q = \U0.writeOutputLine).
Adding EN signal on $flatten\U0.$procdff$503 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:411$55_Y [10:0], Q = \U0.writeNextPlusOne).
Adding EN signal on $flatten\U0.$procdff$502 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60_Y [10:0], Q = \U0.writeNextValidLine).
Adding EN signal on $flatten\U0.$procdff$500 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\enableNextDin[0:0], Q = \U0.enableNextDin).
Adding EN signal on $flatten\U0.$procdff$499 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$procmux$273_Y, Q = \U0.writeColCount).
Adding EN signal on $flatten\U0.$procdff$497 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\discardCountReg[7:0], Q = \U0.discardCountReg).
Adding EN signal on $flatten\U0.$procdff$496 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$0\discardInput[0:0], Q = \U0.discardInput).
Adding EN signal on $flatten\U0.$procdff$495 ($adff) from module streamScaler_sr_top (D = $flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:497$70_Y [10:0], Q = \U0.writeRowCount).
Adding EN signal on $flatten\U0.$procdff$494 ($adff) from module streamScaler_sr_top (D = 1'1, Q = \U0.readyForRead).
[#visit=49, #solve=0, #remove=0, time=0.01 sec.]

3.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 21 unused cells and 22 unused wires.
<suppressed ~22 debug messages>

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.
<suppressed ~12 debug messages>

3.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

3.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$622: { $auto$opt_dff.cc:195:make_patterns_logic$615 $auto$opt_dff.cc:195:make_patterns_logic$617 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$613: { $auto$opt_dff.cc:195:make_patterns_logic$608 $auto$opt_dff.cc:195:make_patterns_logic$606 }
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 2 changes.

3.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.54. Executing OPT_SHARE pass.

3.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=49, #solve=0, #remove=0, time=0.01 sec.]

3.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

3.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

3.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 0 changes.

3.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.61. Executing OPT_SHARE pass.

3.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=49, #solve=0, #remove=0, time=0.01 sec.]

3.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..

3.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

RUN-OPT ITERATIONS DONE : 3

3.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 0 changes.

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.70. Executing OPT_SHARE pass.

3.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=49, #solve=0, #remove=0, time=0.01 sec.]

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

RUN-OPT ITERATIONS DONE : 1

3.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

3.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \streamScaler_sr_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

3.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \streamScaler_sr_top.
Performed a total of 0 changes.

3.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\streamScaler_sr_top'.
Removed a total of 0 cells.

3.79. Executing OPT_SHARE pass.

3.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=49, #solve=0, #remove=0, time=0.01 sec.]

3.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=49, #solve=330, #remove=0, time=0.36 sec.]

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module streamScaler_sr_top.

RUN-OPT ITERATIONS DONE : 1

3.84. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell streamScaler_sr_top.$auto$opt_dff.cc:196:make_patterns_logic$601 ($ne).
Removed top 11 bits (of 25) from FF cell streamScaler_sr_top.$auto$ff.cc:294:slice$614 ($adffe).
Removed top 11 bits (of 25) from mux cell streamScaler_sr_top.$flatten\U0.$procmux$419 ($pmux).
Removed top 11 bits (of 25) from mux cell streamScaler_sr_top.$flatten\U0.$procmux$417 ($mux).
Removed top 11 bits (of 25) from mux cell streamScaler_sr_top.$flatten\U0.$procmux$415 ($mux).
Removed top 11 bits (of 25) from mux cell streamScaler_sr_top.$flatten\U0.$procmux$412 ($mux).
Removed top 11 bits (of 25) from port Y of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15 ($add).
Removed top 11 bits (of 25) from port A of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15 ($add).
Removed top 11 bits (of 25) from port B of cell streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$15 ($add).
Removed top 1 bits (of 25) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 11 bits (of 25) from port Y of cell streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$14 ($mul).
Removed top 1 bits (of 24) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 23) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 22) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 21) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 20) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 19) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 18) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 17) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 16) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 15) from FF cell streamScaler_sr_top.$procdff$483 ($dff).
Removed top 1 bits (of 17) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$577.
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$578.
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$579.
Removed top 18 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$580.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$581.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$582.
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$583.
Removed top 30 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$584.
Removed top 29 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$585.
Removed top 30 bits (of 32) from wire streamScaler_sr_top.$auto$wreduce.cc:455:run$586.
Removed top 1 bits (of 17) from wire streamScaler_sr_top.$flatten\U0.$0\product01[16:0].
Removed top 1 bits (of 17) from wire streamScaler_sr_top.$flatten\U0.$0\product10[16:0].
Removed top 20 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:213$12_Y.
Removed top 21 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:414$56_Y.
Removed top 23 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$36_Y.
Removed top 18 bits (of 29) from wire streamScaler_sr_top.$flatten\U0.$and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$60_Y.
Removed top 18 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:214$14_Y.
Removed top 7 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:241$24_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$85_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91_Y.
Removed top 15 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97_Y.
Removed top 16 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:313$32_Y.
Removed top 4 bits (of 29) from wire streamScaler_sr_top.$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:415$57_Y.
Removed top 11 bits (of 25) from wire streamScaler_sr_top.$flatten\U0.$procmux$412_Y.
Removed top 11 bits (of 25) from wire streamScaler_sr_top.$flatten\U0.$procmux$415_Y.
Removed top 11 bits (of 25) from wire streamScaler_sr_top.$flatten\U0.$procmux$417_Y.
Removed top 23 bits (of 32) from wire streamScaler_sr_top.$flatten\U0.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:288$84_Y.
Removed top 11 bits (of 25) from wire streamScaler_sr_top.leftOffset_reg.

3.85. Executing PEEPOPT pass (run peephole optimizers).

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~4 debug messages>

3.87. Executing DEMUXMAP pass.

3.88. Printing statistics.

=== streamScaler_sr_top ===

   Number of wires:                312
   Number of wire bits:           2182
   Number of public wires:         123
   Number of public wire bits:     801
   Number of memories:               2
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                248
     $add                           18
     $adff                          22
     $adffe                         19
     $and                           20
     $dff                            8
     $eq                            11
     $ge                             4
     $gt                             2
     $logic_and                      8
     $logic_not                      4
     $logic_or                       2
     $lt                             4
     $memrd_v2                       4
     $mul                           11
     $mux                           56
     $ne                            14
     $not                            6
     $or                             2
     $pmux                           6
     $reduce_and                    14
     $reduce_bool                    5
     $reduce_or                      3
     $sub                            5

3.89. Executing RS_DSP_MULTADD pass.

3.90. Executing WREDUCE pass (reducing word size of cells).

3.91. Executing RS_DSP_MACC pass.

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \streamScaler_sr_top..

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~542 debug messages>

3.94. Printing statistics.

=== streamScaler_sr_top ===

   Number of wires:                372
   Number of wire bits:           8041
   Number of public wires:         123
   Number of public wire bits:     801
   Number of memories:               2
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                244
     $__RS_MUL10X9                   5
     $__soft_mul                     6
     $add                           18
     $adff                          18
     $adffe                         19
     $and                           20
     $dff                            8
     $eq                            11
     $ge                             4
     $gt                             2
     $logic_and                      8
     $logic_not                      4
     $logic_or                       2
     $lt                             4
     $memrd_v2                       4
     $mux                           56
     $ne                            14
     $not                            6
     $or                             2
     $pmux                           6
     $reduce_and                    14
     $reduce_bool                    5
     $reduce_or                      3
     $sub                            5

3.95. Executing TECHMAP pass (map to technology primitives).

3.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~523 debug messages>

3.96. Printing statistics.

=== streamScaler_sr_top ===

   Number of wires:                408
   Number of wire bits:          11728
   Number of public wires:         123
   Number of public wire bits:     801
   Number of memories:               2
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                244
     $__RS_MUL10X9                   5
     $__RS_MUL20X18                  3
     $__soft_mul                     3
     $add                           18
     $adff                          18
     $adffe                         19
     $and                           20
     $dff                            8
     $eq                            11
     $ge                             4
     $gt                             2
     $logic_and                      8
     $logic_not                      4
     $logic_or                       2
     $lt                             4
     $memrd_v2                       4
     $mux                           56
     $ne                            14
     $not                            6
     $or                             2
     $pmux                           6
     $reduce_and                    14
     $reduce_bool                    5
     $reduce_or                      3
     $sub                            5

3.97. Executing TECHMAP pass (map to technology primitives).

3.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~753 debug messages>

3.98. Executing TECHMAP pass (map to technology primitives).

3.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~283 debug messages>

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~265 debug messages>

3.100. Executing RS_DSP_SIMD pass.
 SIMD: $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[2].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[2].mul (RS_DSP3)
 SIMD: $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul (dsp_t1_10x9x32_cfg_params) + $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:290$97.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul (dsp_t1_10x9x32_cfg_params) + $flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:366$115 (dsp_t1_10x9x32_cfg_params) => simd_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:289$91.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul_$flatten\U0.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-2528/rtl/scaler.v:366$115 (RS_DSP3)
ERROR: Assert `dsp_a->getParam(RTLIL::escape_id(it)) == dsp_b->getParam(RTLIL::escape_id(it))' failed in src/rs-dsp-simd.cc:242.

    while executing
"synthesize delay"
    (file "raptor.tcl" line 9)
