{"Source Block": ["oh/spi/hdl/spi_master.v@50:60@HdlIdDef", "   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n   spi_master_regs #(.AW(AW))\n   spi_master_regs (/*AUTOINST*/\n\t\t    // Outputs\n"], "Clone Blocks": [["oh/spi/hdl/spi_master.v@49:59", "   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n   spi_master_regs #(.AW(AW))\n   spi_master_regs (/*AUTOINST*/\n"], ["oh/spi/hdl/spi_master.v@48:58", "   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n   spi_master_regs #(.AW(AW))\n"], ["oh/spi/hdl/spi_master.v@47:57", "   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n"]], "Diff Content": {"Delete": [[55, "   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n"]], "Add": [[55, "   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"]]}}