$date
	Thu Oct 13 11:05:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_a_tb $end
$var wire 1 ! f $end
$var reg 3 " W [0:2] $end
$scope module ex $end
$var wire 3 # W [0:2] $end
$var wire 1 $ m0 $end
$var wire 1 % m1 $end
$var wire 1 ! f $end
$scope module M2 $end
$var wire 1 & s $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
b0 #
b0 "
0!
$end
#20
1%
b1 "
b1 #
#40
b10 "
b10 #
#60
1!
1$
b11 "
b11 #
#80
0!
0$
0%
1&
b100 "
b100 #
#100
1!
1%
b101 "
b101 #
#120
b110 "
b110 #
#140
1$
b111 "
b111 #
#160
