---
ADC12_Common:
  ADC12_CCR:
    DUAL:
      B_0x0: [0, Independent mode]
      B_0x1: [1, Combined regular simultaneous + injected simultaneous mode]
      B_0x2: [2, Combined regular simultaneous + alternate trigger mode]
      B_0x3: [3, Combined Interleaved mode + injected simultaneous mode]
      B_0x5: [5, Injected simultaneous mode only]
      B_0x6: [6, Regular simultaneous mode only]
      B_0x7: [7, Interleaved mode only]
      B_0x9: [9, Alternate trigger mode only]
    DAMDF:
      B_0x0: [0, Dual ADC mode without data packing (ADC12_CDR and ADC12_CDR2 registers not used).]
      B_0x2: [2, Data formatting mode for 32 down to 10-bit resolution]
      B_0x3: [3, Data formatting mode for 8-bit resolution]
    PRESC:
      B_0x0: [0, input ADC clock not divided]
      B_0x1: [1, input ADC clock divided by 2]
      B_0x2: [2, input ADC clock divided by 4]
      B_0x3: [3, input ADC clock divided by 6]
      B_0x4: [4, input ADC clock divided by 8]
      B_0x5: [5, input ADC clock divided by 10]
      B_0x6: [6, input ADC clock divided by 12]
      B_0x7: [7, input ADC clock divided by 16]
      B_0x8: [8, input ADC clock divided by 32]
      B_0x9: [9, input ADC clock divided by 64]
      B_0xA: [10, input ADC clock divided by 128]
      B_0xB: [11, input ADC clock divided by 256]
    VREFEN:
      B_0x0: [0, VREFINT channel disabled]
      B_0x1: [1, VREFINT channel enabled]
    VSENSESEL:
      B_0x0: [0, Temperature sensor channel disabled]
      B_0x1: [1, Temperature sensor channel enabled]
    VBATEN:
      B_0x0: [0, VBAT channel disabled]
      B_0x1: [1, VBAT channel enabled]
DSI:
  DSI_CR:
    EN:
      B_0x0: [0, DSI Host disabled (under reset)]
      B_0x1: [1, DSI Host enabled]
  DSI_LCOLCR:
    COLC:
      B_0x0: [0, 16-bit configuration 1]
      B_0x1: [1, 16-bit configuration 2]
      B_0x2: [2, 16-bit configuration 3]
      B_0x3: [3, 18-bit configuration 1]
      B_0x4: [4, 18-bit configuration 2]
      B_0x5: [5, 24-bit]
    LPE:
      B_0x0: [0, Loosely packet variant disabled]
      B_0x1: [1, Loosely packet variant enabled]
  DSI_LPCR:
    DEP:
      B_0x0: [0, Data enable pin active high (default)]
      B_0x1: [1, Data enable pin active low]
    VSP:
      B_0x0: [0, Shutdown pin active high (default)]
      B_0x1: [1, Shutdown pin active low]
    HSP:
      B_0x0: [0, HSYNC pin active high (default)]
      B_0x1: [1, VSYNC pin active low]
  DSI_PCR:
    ETTXE:
      B_0x0: [0, EoTp transmission is disabled.]
      B_0x1: [1, EoTp transmission is enabled.]
    ETRXE:
      B_0x0: [0, EoTp reception is disabled.]
      B_0x1: [1, EoTp reception is enabled.]
    BTAE:
      B_0x0: [0, Bus-turn-around request is disabled.]
      B_0x1: [1, Bus-turn-around request is enabled.]
    ECCRXE:
      B_0x0: [0, ECC reception is disabled.]
      B_0x1: [1, ECC reception is enabled.]
    CRCRXE:
      B_0x0: [0, CRC reception is disabled.]
      B_0x1: [1, CRC reception is enabled.]
    ETTXLPE:
      B_0x0: [0, EoTp transmission in low-power is disabled.]
      B_0x1: [1, EoTp transmission in low-power is enabled.]
  DSI_MCR:
    CMDM:
      B_0x0: [0, DSI Host is configured in video mode.]
      B_0x1: [1, DSI Host is configured in command mode.]
  DSI_VMCR:
    VMT:
      B_0x0: [0, Non-burst with sync pulses.]
      B_0x1: [1, Non-burst with sync events.]
    LPVSAE:
      B_0x0: [0, Return to low-power inside the VSA is disabled.]
      B_0x1: [1, Return to low-power inside the VSA is enabled]
    LPVBPE:
      B_0x0: [0, Return to low-power inside the VBP is disabled.]
      B_0x1: [1, Return to low-power inside the VBP is enabled.]
    LPVFPE:
      B_0x0: [0, Return to low-power inside the VFP is disabled.]
      B_0x1: [1, Return to low-power inside the VFP is enabled.]
    LPVAE:
      B_0x0: [0, Return to low-power inside the VACT is disabled.]
      B_0x1: [1, Return to low-power inside the VACT is enabled.]
    LPHBPE:
      B_0x0: [0, Return to low-power inside the HBP period is disabled.]
      B_0x1: [1, Return to low-power inside the HBP period is enabled.]
    LPHFPE:
      B_0x0: [0, Return to low-power inside the HFP period is disabled.]
      B_0x1: [1, Return to low-power inside the HFP period is enabled.]
    FBTAAE:
      B_0x0: [0, Acknowledge response at the end of a frame is disabled.]
      B_0x1: [1, Acknowledge response at the end of a frame is enabled.]
    LPCE:
      B_0x0: [0, Command transmission in low-power mode is disabled.]
      B_0x1: [1, Command transmission in low-power mode is enabled.]
    PGE:
      B_0x0: [0, Pattern generator is disabled.]
      B_0x1: [1, Pattern generator is enabled.]
    PGM:
      B_0x0: [0, Color bars (horizontal or vertical).]
      B_0x1: [1, BER pattern (vertical only).]
    PGO:
      B_0x0: [0, Vertical color bars.]
      B_0x1: [1, Horizontal color bars.]
  DSI_CMCR:
    TEARE:
      B_0x0: [0, Tearing effect acknowledge request is disabled.]
      B_0x1: [1, Tearing effect acknowledge request is enabled.]
    ARE:
      B_0x0: [0, Acknowledge request is disabled.]
      B_0x1: [1, Acknowledge request is enabled.]
    GSW0TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GSW1TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GSW2TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GSR0TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GSR1TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GSR2TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    GLWTX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    DSW0TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    DSW1TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    DSR0TX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    DLWTX:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
    MRDPS:
      B_0x0: [0, High-speed]
      B_0x1: [1, Low-power]
  DSI_GPSR:
    CMDFE:
      B_0x0: [0, Write payload FIFO not empty]
      B_0x1: [1, Write payload FIFO empty]
    CMDFF:
      B_0x0: [0, Write payload FIFO not full]
      B_0x1: [1, Write payload FIFO full]
    PWRFE:
      B_0x0: [0, Write payload FIFO not empty]
      B_0x1: [1, Write payload FIFO empty]
    PWRFF:
      B_0x0: [0, Write payload FIFO not full]
      B_0x1: [1, Write payload FIFO full]
    PRDFE:
      B_0x0: [0, Read payload FIFO not empty]
      B_0x1: [1, Read payload FIFO empty]
    PRDFF:
      B_0x0: [0, Read payload FIFO not full]
      B_0x1: [1, Read payload FIFO ful.]
    RCB:
      B_0x0: [0, No read command on going]
      B_0x1: [1, Read command on going]
    CMDBE:
      B_0x0: [0, Payload internal buffer not full]
      B_0x1: [1, Payload internal buffer full]
    CMDBF:
      B_0x0: [0, Command internal buffer not full]
      B_0x1: [1, Command internal buffer full]
    PBE:
      B_0x0: [0, Payload internal buffer not empty]
      B_0x1: [1, Payload internal buffer empty]
    PBF:
      B_0x0: [0, Payload internal buffer not full]
      B_0x1: [1, Payload internal buffer full]
  DSI_CLCR:
    DPCC:
      B_0x0: [0, Clock lane is in low-power mode.]
      B_0x1: [1, Clock lane runs in high-speed mode.]
    ACR:
      B_0x0: [0, Automatic clock lane control disabled]
      B_0x1: [1, Automatic clock lane control enabled]
  DSI_PCTLR:
    DEN:
      B_0x0: [0, The digital section of the D-PHY is in the reset state.]
      B_0x1: [1, The digital section of the D-PHY is enabled.]
    CKE:
      B_0x0: [0, D-PHY clock lane module is disabled.]
      B_0x1: [1, D-PHY clock lane module is enabled.]
  DSI_PCONFR:
    NL:
      B_0x0: [0, One data lane (lane 0)]
      B_0x1: [1, Two data lanes (lanes 0 and 1) - Reset value]
  DSI_PUCR:
    URCL:
      B_0x0: [0, No ULPS request]
      B_0x1: [1, Request ULPS mode on clock lane]
    UECL:
      B_0x0: [0, No exit request]
      B_0x1: [1, Exit ULPS mode on clock lane]
    URDL:
      B_0x0: [0, No ULPS request]
      B_0x1: [1, Request ULPS mode on all active data lane UECL]
    UEDL:
      B_0x0: [0, No exit request]
      B_0x1: [1, Exit ULPS mode on all active data lane URDL]
  DSI_IER0:
    AE0IE:
      B_0x0: [0, Interrupt on acknowledge error 0 disabled]
      B_0x1: [1, Interrupt on acknowledge error 0 enabled]
    AE1IE:
      B_0x0: [0, Interrupt on acknowledge error 1 disabled]
      B_0x1: [1, Interrupt on acknowledge error 1 enabled]
    AE2IE:
      B_0x0: [0, Interrupt on acknowledge error 2 disabled]
      B_0x1: [1, Interrupt on acknowledge error 2 enabled]
    AE3IE:
      B_0x0: [0, Interrupt on acknowledge error 3 disabled]
      B_0x1: [1, Interrupt on acknowledge error 3 enabled]
    AE4IE:
      B_0x0: [0, Interrupt on acknowledge error 4 disabled]
      B_0x1: [1, Interrupt on acknowledge error 4 enabled]
    AE5IE:
      B_0x0: [0, Interrupt on acknowledge error 5 disabled]
      B_0x1: [1, Interrupt on acknowledge error 5 enabled]
    AE6IE:
      B_0x0: [0, Interrupt on acknowledge error 6 disabled]
      B_0x1: [1, Interrupt on acknowledge error 6 enabled]
    AE7IE:
      B_0x0: [0, Interrupt on acknowledge error 7 disabled]
      B_0x1: [1, Interrupt on acknowledge error 7 enabled]
    AE8IE:
      B_0x0: [0, Interrupt on acknowledge error 8 disabled]
      B_0x1: [1, Interrupt on acknowledge error 8 enabled]
    AE9IE:
      B_0x0: [0, Interrupt on acknowledge error 9 disabled]
      B_0x1: [1, Interrupt on acknowledge error 9 enabled]
    AE10IE:
      B_0x0: [0, Interrupt on acknowledge error 10 disabled]
      B_0x1: [1, Interrupt on acknowledge error 10 enable.]
    AE11IE:
      B_0x0: [0, Interrupt on acknowledge error 11 disabled]
      B_0x1: [1, Interrupt on acknowledge error 11 enabled]
    AE12IE:
      B_0x0: [0, Interrupt on acknowledge error 12 disabled]
      B_0x1: [1, Interrupt on acknowledge error 12 enabled]
    AE13IE:
      B_0x0: [0, Interrupt on acknowledge error 13 disabled]
      B_0x1: [1, Interrupt on acknowledge error 13 enabled]
    AE14IE:
      B_0x0: [0, Interrupt on acknowledge error 14 disabled]
      B_0x1: [1, Interrupt on acknowledge error 14 enabled]
    AE15IE:
      B_0x0: [0, Interrupt on acknowledge error 15 disabled]
      B_0x1: [1, Interrupt on acknowledge error 15 enabled]
    PE0IE:
      B_0x0: [0, Interrupt on PHY error 0 disabled]
      B_0x1: [1, Interrupt on PHY error 0 enabled]
    PE1IE:
      B_0x0: [0, Interrupt on PHY error 1 disabled]
      B_0x1: [1, Interrupt on PHY error 1 enabled]
    PE2IE:
      B_0x0: [0, Interrupt on PHY error 2 disabled]
      B_0x1: [1, Interrupt on PHY error 2 enabled]
    PE3IE:
      B_0x0: [0, Interrupt on PHY error 3 disabled]
      B_0x1: [1, Interrupt on PHY error 3 enabled]
    PE4IE:
      B_0x0: [0, Interrupt on PHY error 4 disabled]
      B_0x1: [1, Interrupt on PHY error 4 enabled]
  DSI_IER1:
    TOHSTXIE:
      B_0x0: [0, Interrupt on timeout high-speed transmission disabled]
      B_0x1: [1, Interrupt on timeout high-speed transmission enabled]
    TOLPRXIE:
      B_0x0: [0, Interrupt on timeout low-power reception disabled]
      B_0x1: [1, Interrupt on timeout low-power reception enabled]
    ECCSEIE:
      B_0x0: [0, Interrupt on ECC single-bit error disabled]
      B_0x1: [1, Interrupt on ECC single-bit error enabled]
    ECCMEIE:
      B_0x0: [0, Interrupt on ECC multi-bit error disabled]
      B_0x1: [1, Interrupt on ECC multi-bit error enabled]
    CRCEIE:
      B_0x0: [0, Interrupt on CRC error disabled]
      B_0x1: [1, Interrupt on CRC error enabled]
    PSEIE:
      B_0x0: [0, Interrupt on packet size error disabled]
      B_0x1: [1, Interrupt on packet size error enabled]
    EOTPEIE:
      B_0x0: [0, Interrupt on EoTp error disabled]
      B_0x1: [1, Interrupt on EoTp error enabled]
    LPWREIE:
      B_0x0: [0, Interrupt on LTDC payload write error disabled]
      B_0x1: [1, Interrupt on LTDC payload write error enabled]
    GCWREIE:
      B_0x0: [0, Interrupt on generic command write error disabled]
      B_0x1: [1, Interrupt on generic command write error enabled]
    GPWREIE:
      B_0x0: [0, Interrupt on generic payload write error disabled]
      B_0x1: [1, Interrupt on generic payload write error enabled]
    GPTXEIE:
      B_0x0: [0, Interrupt on generic payload transmit error disabled]
      B_0x1: [1, Interrupt on generic payload transmit error enabled]
    GPRDEIE:
      B_0x0: [0, Interrupt on generic payload read error disabled]
      B_0x1: [1, Interrupt on generic payload read error enabled]
    GPRXEIE:
      B_0x0: [0, Interrupt on generic payload receive error disabled]
      B_0x1: [1, Interrupt on generic payload receive error enabled]
    PBUEIE:
      B_0x0: [0, Interrupt on payload buffer underflow error disabled]
      B_0x1: [1, Interrupt on payload buffer underflow error enabled]
  DSI_VSCR:
    EN:
      B_0x0: [0, Register update is disabled.]
      B_0x1: [1, Register update is enabled.]
    UR:
      B_0x0: [0, No update requested]
      B_0x1: [1, Register update requested]
  DSI_LCCCR:
    COLC:
      B_0x0: [0, 16-bit configuration 1]
      B_0x1: [1, 16-bit configuration 2]
      B_0x2: [2, 16-bit configuration 3]
      B_0x3: [3, 18-bit configuration 1]
      B_0x4: [4, 18-bit configuration 2]
      B_0x5: [5, 24-bit]
    LPE:
      B_0x0: [0, Loosely packed variant disabled]
      B_0x1: [1, Loosely packed variant enabled]
  DSI_VMCCR:
    VMT:
      B_0x0: [0, Non-burst with sync pulses]
      B_0x1: [1, Non-burst with sync events]
    LPVSAE:
      B_0x0: [0, Return to low-power inside the VSA is disabled.]
      B_0x1: [1, Return to low-power inside the VSA is enabled]
    LPVBPE:
      B_0x0: [0, Return to low-power inside the VBP is disabled.]
      B_0x1: [1, Return to low-power inside the VBP is enabled.]
    LPVFPE:
      B_0x0: [0, Return to low-power inside the VFP is disabled.]
      B_0x1: [1, Return to low-power inside the VFP is enabled.]
    LPVAE:
      B_0x0: [0, Return to low-power inside the VACT is disabled.]
      B_0x1: [1, Return to low-power inside the VACT is enabled.]
    LPHBPE:
      B_0x0: [0, Return to low-power inside the HBP period is disabled.]
      B_0x1: [1, Return to low-power inside the HBP period is enabled.]
    LPHFE:
      B_0x0: [0, Return to low-power inside the HFP period is disabled.]
      B_0x1: [1, Return to low-power inside the HFP period is enabled.]
    FBTAAE:
      B_0x0: [0, Acknowledge response at the end of a frame is disabled.]
      B_0x1: [1, Acknowledge response at the end of a frame is enabled.]
    LPCE:
      B_0x0: [0, Command transmission in low-power mode is disabled.]
      B_0x1: [1, Command transmission in low-power mode is enabled.]
  DSI_FBSR:
    VCWFE:
      B_0x0: [0, Write command FIFO not empty]
      B_0x1: [1, Write command FIFO empty]
    VCWFF:
      B_0x0: [0, Write command FIFO not full]
      B_0x1: [1, Write command FIFO full]
    VPWFE:
      B_0x0: [0, Write payload FIFO not empty]
      B_0x1: [1, Write payload FIFO empty]
    VPWFF:
      B_0x0: [0, Write payload FIFO not full]
      B_0x1: [1, Write payload FIFO full]
    ACWFE:
      B_0x0: [0, Write command FIFO not empty]
      B_0x1: [1, Write command FIFO empty]
    ACWFF:
      B_0x0: [0, Write command FIFO not full]
      B_0x1: [1, Write command FIFO full]
    APWFE:
      B_0x0: [0, Write payload FIFO not empty]
      B_0x1: [1, Write payload FIFO empty]
    APWFF:
      B_0x0: [0, Write payload FIFO not full]
      B_0x1: [1, Write payload FIFO full]
    VPBE:
      B_0x0: [0, Payload internal buffer not empty]
      B_0x1: [1, Payload internal buffer empty]
    VPBF:
      B_0x0: [0, Payload internal buffer not full]
      B_0x1: [1, Payload internal buffer full]
    ACBE:
      B_0x0: [0, Command internal buffer not empty]
      B_0x1: [1, Command internal buffer empty]
    ACBF:
      B_0x0: [0, Command internal buffer not full]
      B_0x1: [1, Command internal buffer full]
    APBE:
      B_0x0: [0, Payload internal buffer not empty]
      B_0x1: [1, Payload internal buffer empty]
    APBF:
      B_0x0: [0, Payload internal buffer not full]
      B_0x1: [1, Payload internal buffer full]
  DSI_WCFGR:
    DSIM:
      B_0x0: [0, Video mode]
      B_0x1: [1, Adapted command mode]
    COLMUX:
      B_0x0: [0, 16-bit configuration 1]
      B_0x1: [1, 16-bit configuration 2]
      B_0x2: [2, 16-bit configuration 3]
      B_0x3: [3, 18-bit configuration 1]
      B_0x4: [4, 18-bit configuration 2]
      B_0x5: [5, 24-bit]
    TESRC:
      B_0x0: [0, DSI Link]
      B_0x1: [1, External pin]
    TEPOL:
      B_0x0: [0, rising edge.]
      B_0x1: [1, falling edge.]
    AR:
      B_0x0: [0, automatic refresh mode disabled]
      B_0x1: [1, automatic refresh mode enabled]
    VSPOL:
      B_0x0: [0, LTDC halted on a falling edge]
      B_0x1: [1, LTDC halted on a rising edge]
  DSI_WCR:
    COLM:
      B_0x0: [0, Full color mode]
      B_0x1: [1, Eight color mode]
    SHTDN:
      B_0x0: [0, display ON]
      B_0x1: [1, display OFF]
    LTDCEN:
      B_0x0: [0, LTDC disabled]
      B_0x1: [1, LTDC enabled]
    DSIEN:
      B_0x0: [0, DSI disabled]
      B_0x1: [1, DSI enabled]
  DSI_WIER:
    TEIE:
      B_0x0: [0, Tearing effect interrupt disabled]
      B_0x1: [1, Tearing effect interrupt enabled]
    ERIE:
      B_0x0: [0, End of refresh interrupt disabled]
      B_0x1: [1, End of refresh interrupt enabled]
    PLLLIE:
      B_0x0: [0, PLL lock interrupt disabled]
      B_0x1: [1, PLL lock interrupt enabled]
    PLLUIE:
      B_0x0: [0, PLL unlock interrupt disabled]
      B_0x1: [1, PLL unlock interrupt enabled]
  DSI_WISR:
    TEIF:
      B_0x0: [0, No tearing effect event occurred]
      B_0x1: [1, Tearing effect event occurred]
    ERIF:
      B_0x0: [0, No end of refresh event occurred]
      B_0x1: [1, End of refresh event occurred]
    BUSY:
      B_0x0: [0, No transfer on going]
      B_0x1: [1, Transfer on going]
    PLLLS:
      B_0x0: [0, PLL is unlocked.]
      B_0x1: [1, PLL is locked.]
    PLLLIF:
      B_0x0: [0, No PLL lock event occurred]
      B_0x1: [1, PLL lock event occurred]
    PLLUIF:
      B_0x0: [0, No PLL unlock event occurred]
      B_0x1: [1, PLL unlock event occurred]
  DSI_WPCR0:
    SWCL:
      B_0x0: [0, Regular clock lane pin configuration]
      B_0x1: [1, Swapped clock lane pin]
    SWDL0:
      B_0x0: [0, Regular clock lane pin configuration]
      B_0x1: [1, Swapped clock lane pin]
    SWDL1:
      B_0x0: [0, Regular clock lane pin configuration]
      B_0x1: [1, Swapped clock lane pin]
    FTXSMCL:
      B_0x0: [0, No effect]
      B_0x1: [1, Force the clock lane in TX Stop mode]
    FTXSMDL:
      B_0x0: [0, No effect]
      B_0x1: [1, Force the data lanes in TX Stop mode]
  DSI_WRPCR:
    PLLEN:
      B_0x0: [0, PLL disabled]
      B_0x1: [1, PLL enabled]
    NDIV:
      B_0x0: [0, PLL loop divided by 1x2]
      B_0x1: [1, PLL loop divided by 1x2]
    IDF:
      B_0x0: [0, PLL input divided by 1]
      B_0x1: [1, PLL input divided by 1]
    ODF:
      B_0x0: [0, PLL output divided by 1]
      B_0x1: [1, PLL output divided by 1]
  DSI_BCFGR:
    PWRUP:
      B_0x0: [0, Reference bias is powered down.]
      B_0x1: [1, Reference bias is powered up.]
  DSI_DPCBCR:
    BC:
      B_0x0: [0, 80 to 100 MHz]
      B_0x1: [1, 100 to 120 MHz]
      B_0x2: [2, 120 to 160 MHz]
      B_0x3: [3, 160 to 200 MHz]
      B_0x4: [4, 200 to 240 MHz]
      B_0x5: [5, 240 to 320 MHz]
      B_0x6: [6, 320 to 390 MHz]
      B_0x7: [7, 390 to 450 MHz]
      B_0x8: [8, 450 to 510 MHz]
  DSI_DPCSRCR:
    SRC:
      B_0xE: [14, 80 to 750 Mbit/s]
  DSI_DPDL0BCR:
    BC:
      B_0x0: [0, 80 to 100 MHz]
      B_0x1: [1, 100 to 120 MHz]
      B_0x2: [2, 120 to 160 MHz]
      B_0x3: [3, 160 to 200 MHz]
      B_0x4: [4, 200 to 240 MHz]
      B_0x5: [5, 240 to 320 MHz]
      B_0x6: [6, 320 to 390 MHz]
      B_0x7: [7, 390 to 450 MHz]
      B_0x8: [8, 450 to 510 MHz]
  DSI_DPDL0SRCR:
    SRC:
      B_0xE: [14, 80 to 750 Mbit/s]
  DSI_DPDL1BCR:
    BC:
      B_0x0: [0, 80 to 100 MHz]
      B_0x1: [1, 100 to 120 MHz]
      B_0x2: [2, 120 to 160 MHz]
      B_0x3: [3, 160 to 200 MHz]
      B_0x4: [4, 200 to 240 MHz]
      B_0x5: [5, 240 to 320 MHz]
      B_0x6: [6, 320 to 390 MHz]
      B_0x7: [7, 390 to 450 MHz]
      B_0x8: [8, 450 to 510 MHz]
  DSI_DPDL1SRCR:
    SRC:
      B_0xE: [14, 80 to 750 Mbit/s]
EXTI:
  EXTI_RTSR1:
    RT0:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT1:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT2:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT3:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT4:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT5:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT6:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT7:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT8:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT9:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT10:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT11:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT12:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT13:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT14:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT15:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT16:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT17:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT18:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT19:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT20:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT21:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT22:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT23:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT24:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT25:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
  EXTI_FTSR1:
    FT0:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT1:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT2:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT3:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT4:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT5:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT6:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT7:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT8:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT9:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT10:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT11:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT12:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT13:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT14:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT15:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT16:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT17:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT18:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT19:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT20:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT21:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT22:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT23:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT24:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT25:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
  EXTI_SWIER1:
    SWI0:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI1:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI2:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI3:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI4:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI5:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI6:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI7:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI8:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI9:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI10:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI11:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI12:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI13:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI14:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI15:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI16:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI17:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI18:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI19:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI20:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI21:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI22:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI23:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI24:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI25:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
  EXTI_RPR1:
    RPIF0:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF1:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF2:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF3:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF4:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF5:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF6:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF7:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF8:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF9:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF10:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF11:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF12:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF13:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF14:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF15:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF16:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF17:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF18:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF19:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF20:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF21:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF22:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF23:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF24:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF25:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
  EXTI_FPR1:
    FPIF0:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF1:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF2:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF3:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF4:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF5:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF6:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF7:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF8:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF9:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF10:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF11:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF12:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF13:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF14:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF15:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF16:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF17:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF18:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF19:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF20:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF21:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF22:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF23:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF24:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF25:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
  EXTI_SECCFGR1:
    SEC0:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC1:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC2:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC3:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC4:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC5:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC6:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC7:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC8:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC9:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC10:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC11:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC12:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC13:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC14:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC15:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC16:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC17:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC18:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC19:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC20:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC21:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC22:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC23:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC24:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC25:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
  EXTI_PRIVCFGR1:
    PRIV0:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV1:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV2:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV3:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV4:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV5:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV6:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV7:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV8:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV9:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV10:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV11:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV12:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV13:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV14:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV15:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV16:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV17:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV18:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV19:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV20:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV21:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV22:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV23:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV24:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV25:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
  EXTI_LOCKR:
    LOCK:
      B_0x0: [0, "Security and privilege configuration open, can be modified."]
      B_0x1: [1, "Security and privilege configuration locked, can no longer be modified."]
  EXTI_IMR1:
    IM0:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM1:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM2:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM3:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM4:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM5:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM6:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM7:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM8:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM9:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM10:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM11:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM12:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM13:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM14:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM15:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM16:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM17:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM18:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM19:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM20:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM21:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM22:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM23:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM24:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM25:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
  EXTI_EMR1:
    EM0:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM1:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM2:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM3:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM4:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM5:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM6:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM7:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM8:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM9:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM10:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM11:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM12:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM13:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM14:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM15:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM16:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM17:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM18:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM19:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM20:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM21:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM22:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM23:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM24:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM25:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
FLASH:
  FLASH_ACR:
    LATENCY:
      B_0x0: [0, Zero wait state]
      B_0x1: [1, One wait state]
      B_0x2: [2, Two wait states]
      B_0xF: [15, Fifteen wait states]
    PRFTEN:
      B_0x0: [0, Prefetch disabled]
      B_0x1: [1, Prefetch enabled]
    LPM:
      B_0x0: [0, Flash not in low-power read mode]
      B_0x1: [1, Flash in low-power read mode]
    PDREQ1:
      B_0x0: [0, No request for bank 1 to enter power-down mode]
      B_0x1: [1, Bank 1 requested to enter power-down mode]
    PDREQ2:
      B_0x0: [0, No request for bank 2 to enter power-down mode]
      B_0x1: [1, Bank 2 requested to enter power-down mode]
    SLEEP_PD:
      B_0x0: [0, Flash in Idle mode during Sleep mode]
      B_0x1: [1, Flash in power-down mode during Sleep mode]
  FLASH_NSCR:
    PG:
      B_0x0: [0, Non-secure Flash programming disabled]
      B_0x1: [1, Non-secure Flash programming enabled]
    PER:
      B_0x0: [0, Non-secure page erase disabled]
      B_0x1: [1, Non-secure page erase enabled]
    PNB:
      B_0x0: [0, page 0]
      B_0x1: [1, page 1]
      B_0x7F: [127, page 127 (upper page for STM32U575/585)]
      B_0xFF: [255, page 255 (upper page for STM32U59x/5Ax)]
    BKER:
      B_0x0: [0, Bank 1 selected for non-secure page erase]
      B_0x1: [1, Bank 2 selected for non-secure page erase]
    EOPIE:
      B_0x0: [0, Non-secure EOP Interrupt disabled]
      B_0x1: [1, Non-secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Non-secure OPERR error interrupt disabled]
      B_0x1: [1, Non-secure OPERR error interrupt enabled]
    OBL_LAUNCH:
      B_0x0: [0, Option byte loading complete]
      B_0x1: [1, Option byte loading requested]
  FLASH_SECCR:
    PG:
      B_0x0: [0, Secure Flash programming disabled]
      B_0x1: [1, Secure Flash programming enabled]
    PER:
      B_0x0: [0, Secure page erase disabled]
      B_0x1: [1, Secure page erase enabled]
    PNB:
      B_0x0: [0, page 0]
      B_0x1: [1, page 1]
      B_0x7F: [127, page 127 (upper page for STM32U575/585)]
      B_0xFF: [255, page 255 (upper page for STM32U59x/5Ax)]
    BKER:
      B_0x0: [0, Bank 1 selected for secure page erase]
      B_0x1: [1, Bank 2 selected for secure page erase]
    EOPIE:
      B_0x0: [0, Secure EOP Interrupt disabled]
      B_0x1: [1, Secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Secure OPERR error interrupt disabled]
      B_0x1: [1, Secure OPERR error interrupt enabled]
    RDERRIE:
      B_0x0: [0, Secure PCROP read error interrupt disabled]
      B_0x1: [1, Secure PCROP read error interrupt enabled]
  FLASH_ECCR:
    BK_ECC:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    ECCIE:
      B_0x0: [0, ECCC interrupt disabled]
      B_0x1: [1, ECCC interrupt enabled.]
  FLASH_OPSR:
    BK_OP:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    CODE_OP:
      B_0x0: [0, No Flash operation interrupted by previous reset]
      B_0x1: [1, Single write operation interrupted]
      B_0x2: [2, Burst write operation interrupted]
      B_0x3: [3, Page erase operation interrupted]
      B_0x4: [4, Bank erase operation interrupted]
      B_0x5: [5, Mass erase operation interrupted]
      B_0x6: [6, Option change operation interrupted]
  FLASH_OPTR:
    RDP:
      B_0xAA: [170, Level 0 (readout protection not active)]
      B_0x55: [85, "Level 0.5 (readout protection not active, only non-secure debug access is possible). Only available when TrustZone is active (TZEN=1)"]
      B_0xCC: [204, Level 2 (chip readout protection active)]
    BOR_LEV:
      B_0x0: [0, BOR level 0 (reset level threshold around 1.7 V)]
      B_0x1: [1, BOR level 1 (reset level threshold around 2.0 V)]
      B_0x2: [2, BOR level 2 (reset level threshold around 2.2 V)]
      B_0x3: [3, BOR level 3 (reset level threshold around 2.5 V)]
      B_0x4: [4, BOR level 4 (reset level threshold around 2.8 V)]
    nRST_STOP:
      B_0x0: [0, Reset generated when entering the Stop mode]
      B_0x1: [1, No reset generated when entering the Stop mode]
    nRST_STDBY:
      B_0x0: [0, Reset generated when entering the Standby mode]
      B_0x1: [1, No reset generate when entering the Standby mode]
    nRST_SHDW:
      B_0x0: [0, Reset generated when entering the Shutdown mode]
      B_0x1: [1, No reset generated when entering the Shutdown mode]
    SRAM1345_RST:
      B_0x0: [0, "SRAM1, SRAM3, SRAM4 and SRAM5 erased when a system reset occurs"]
      B_0x1: [1, "SRAM1, SRAM3, SRAM4 and SRAM5 not erased when a system reset occurs"]
    IWDG_SW:
      B_0x0: [0, Hardware independent watchdog selected]
      B_0x1: [1, Software independent watchdog selected]
    IWDG_STOP:
      B_0x0: [0, Independent watchdog counter frozen in Stop mode]
      B_0x1: [1, Independent watchdog counter running in Stop mode]
    IWDG_STDBY:
      B_0x0: [0, Independent watchdog counter frozen in Standby mode]
      B_0x1: [1, Independent watchdog counter running in Standby mode]
    WWDG_SW:
      B_0x0: [0, Hardware window watchdog selected]
      B_0x1: [1, Software window watchdog selected]
    SWAP_BANK:
      B_0x0: [0, Bank 1 and bank 2 addresses not swapped]
      B_0x1: [1, Bank 1 and bank 2 addresses swapped]
    DUALBANK:
      B_0x0: [0, Single bank Flash with contiguous address in bank 1]
      B_0x1: [1, Dual-bank Flash with contiguous addresses]
    BKPRAM_ECC:
      B_0x0: [0, Backup RAM ECC check enabled]
      B_0x1: [1, Backup RAM ECC check disabled]
    SRAM3_ECC:
      B_0x0: [0, SRAM3 ECC check enabled]
      B_0x1: [1, SRAM3 ECC check disabled]
    SRAM2_ECC:
      B_0x0: [0, SRAM2 ECC check enabled]
      B_0x1: [1, SRAM2 ECC check disabled]
    SRAM2_RST:
      B_0x0: [0, SRAM2 erased when a system reset occurs]
      B_0x1: [1, SRAM2 not erased when a system reset occurs]
    nSWBOOT0:
      B_0x0: [0, BOOT0 taken from the option bit nBOOT0]
      B_0x1: [1, BOOT0 taken from PH3/BOOT0 pin]
    nBOOT0:
      B_0x0: [0, nBOOT0 = 0]
      B_0x1: [1, nBOOT0 = 1]
    PA15_PUPEN:
      B_0x0: [0, USB power delivery dead-battery enabled/TDI pull-up deactivated]
      B_0x1: [1, USB power delivery dead-battery disabled/TDI pull-up activated]
    IO_VDD_HSLV:
      B_0x0: [0, High-speed IO at low VDD voltage feature disabled (VDD can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDD voltage feature enabled (VDD remains below 2.5 V)]
    IO_VDDIO2_HSLV:
      B_0x0: [0, High-speed IO at low VDDIO2 voltage feature disabled (VDDIO2 can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDDIO2 voltage feature enabled (VDDIO2 remains below 2.5 V)]
    TZEN:
      B_0x0: [0, Global TrustZone security disabled]
      B_0x1: [1, Global TrustZone security enabled]
  FLASH_SECWM1R2:
    PCROP1EN:
      B_0x0: [0, PCROP1 area disabled]
      B_0x1: [1, PCROP1 area enabled]
    HDP1EN:
      B_0x0: [0, No HDP area 1]
      B_0x1: [1, HDP first area enabled]
  FLASH_WRP1AR:
    UNLOCK:
      B_0x0: [0, WRP1A start and end pages locked]
      B_0x1: [1, WRP1A start and end pages unlocked]
  FLASH_WRP1BR:
    UNLOCK:
      B_0x0: [0, WRP1B start and end pages locked]
      B_0x1: [1, WRP1B start and end pages unlocked]
  FLASH_SECWM2R2:
    PCROP2EN:
      B_0x0: [0, PCROP2 area is disabled]
      B_0x1: [1, PCROP2 area is enabled]
    HDP2EN:
      B_0x0: [0, No HDP area 2]
      B_0x1: [1, HDP second area is enabled.]
  FLASH_WRP2AR:
    UNLOCK:
      B_0x0: [0, WRP2A start and end pages locked]
      B_0x1: [1, WRP2A start and end pages unlocked]
  FLASH_WRP2BR:
    UNLOCK:
      B_0x0: [0, WRP2B start and end pages locked]
      B_0x1: [1, WRP2B start and end pages unlocked]
  FLASH_SECHDPCR:
    HDP1_ACCDIS:
      B_0x0: [0, Access to HDP1 area granted]
      B_0x1: [1, Access to HDP1 area denied (SECWM1Ry option bytes modification blocked - refer to )]
    HDP2_ACCDIS:
      B_0x0: [0, Access to HDP2 area granted]
      B_0x1: [1, Access to HDP2 area denied (SECWM2Ry option bytes modification bocked -refer to )]
GFXMMU:
  GFXMMU_CR:
    B0OIE:
      B_0x0: [0, Interrupt disable]
      B_0x1: [1, Interrupt enabled]
    B1OIE:
      B_0x0: [0, Interrupt disable]
      B_0x1: [1, Interrupt enabled]
    B2OIE:
      B_0x0: [0, Interrupt disable]
      B_0x1: [1, Interrupt enabled]
    B3OIE:
      B_0x0: [0, Interrupt disable]
      B_0x1: [1, Interrupt enabled]
    AMEIE:
      B_0x0: [0, Interrupt disable]
      B_0x1: [1, Interrupt enabled]
    BM192:
      B_0x0: [0, 256 blocks per line]
      B_0x1: [1, 192 blocks per line]
    CE:
      B_0x0: [0, Cache disable]
      B_0x1: [1, Cache enable]
    CL:
      B_0x0: [0, Cache not locked]
      B_0x1: [1, Cache locked to a buffer]
    CLB:
      B_0x0: [0, Cache locked on buffer 0]
      B_0x1: [1, Cache locked on buffer 1]
      B_0x2: [2, Cache locked on buffer 2]
      B_0x3: [3, Cache locked on buffer 3]
    FC:
      B_0x0: [0, Caching not forced]
      B_0x1: [1, Caching forced]
    PD:
      B_0x0: [0, Prefetch enable]
      B_0x1: [1, Prefetch disable]
    OC:
      B_0x0: [0, No cachable]
      B_0x1: [1, Cachable]
    OB:
      B_0x0: [0, No bufferable]
      B_0x1: [1, Bufferable]
  GFXMMU_CCR:
    FF:
      B_0x0: [0, Flushing process complete]
      B_0x1: [1, Force flush/flushing process on going]
    FI:
      B_0x0: [0, Invalidation process complete]
      B_0x1: [1, Force invalidation/invalidation process on going]
  GFXMMU_LUT0L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT2L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT3L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT4L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT5L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT6L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT7L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT8L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT9L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT10L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT11L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT12L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT13L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT14L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT15L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT16L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT17L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT18L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT19L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT20L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT21L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT22L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT23L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT24L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT25L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT26L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT27L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT28L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT29L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT30L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT31L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT32L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT33L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT34L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT35L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT36L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT37L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT38L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT39L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT40L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT41L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT42L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT43L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT44L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT45L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT46L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT47L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT48L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT49L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT50L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT51L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT52L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT53L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT54L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT55L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT56L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT57L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT58L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT59L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT60L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT61L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT62L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT63L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT64L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT65L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT66L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT67L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT68L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT69L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT70L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT71L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT72L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT73L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT74L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT75L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT76L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT77L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT78L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT79L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT80L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT81L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT82L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT83L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT84L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT85L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT86L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT87L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT88L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT89L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT90L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT91L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT92L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT93L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT94L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT95L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT96L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT97L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT98L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT99L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT100L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT101L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT102L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT103L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT104L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT105L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT106L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT107L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT108L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT109L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT110L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT111L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT112L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT113L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT114L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT115L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT116L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT117L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT118L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT119L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT120L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT121L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT122L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT123L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT124L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT125L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT126L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT127L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT128L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT129L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT130L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT131L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT132L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT133L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT134L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT135L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT136L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT137L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT138L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT139L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT140L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT141L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT142L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT143L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT144L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT145L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT146L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT147L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT148L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT149L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT150L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT151L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT152L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT153L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT154L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT155L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT156L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT157L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT158L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT159L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT160L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT161L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT162L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT163L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT164L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT165L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT166L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT167L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT168L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT169L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT170L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT171L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT172L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT173L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT174L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT175L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT176L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT177L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT178L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT179L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT180L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT181L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT182L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT183L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT184L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT185L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT186L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT187L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT188L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT189L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT190L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT191L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT192L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT193L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT194L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT195L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT196L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT197L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT198L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT199L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT200L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT201L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT202L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT203L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT204L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT205L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT206L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT207L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT208L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT209L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT210L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT211L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT212L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT213L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT214L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT215L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT216L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT217L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT218L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT219L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT220L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT221L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT222L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT223L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT224L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT225L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT226L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT227L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT228L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT229L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT230L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT231L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT232L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT233L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT234L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT235L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT236L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT237L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT238L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT239L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT240L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT241L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT242L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT243L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT244L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT245L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT246L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT247L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT248L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT249L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT250L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT251L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT252L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT253L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT254L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT255L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT256L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT257L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT258L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT259L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT260L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT261L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT262L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT263L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT264L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT265L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT266L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT267L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT268L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT269L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT270L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT271L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT272L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT273L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT274L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT275L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT276L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT277L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT278L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT279L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT280L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT281L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT282L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT283L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT284L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT285L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT286L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT287L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT288L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT289L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT290L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT291L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT292L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT293L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT294L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT295L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT296L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT297L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT298L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT299L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT300L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT301L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT302L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT303L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT304L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT305L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT306L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT307L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT308L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT309L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT310L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT311L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT312L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT313L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT314L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT315L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT316L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT317L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT318L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT319L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT320L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT321L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT322L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT323L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT324L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT325L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT326L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT327L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT328L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT329L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT330L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT331L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT332L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT333L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT334L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT335L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT336L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT337L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT338L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT339L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT340L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT341L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT342L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT343L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT344L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT345L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT346L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT347L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT348L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT349L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT350L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT351L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT352L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT353L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT354L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT355L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT356L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT357L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT358L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT359L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT360L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT361L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT362L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT363L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT364L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT365L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT366L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT367L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT368L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT369L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT370L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT371L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT372L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT373L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT374L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT375L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT376L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT377L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT378L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT379L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT380L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT381L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT382L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT383L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT384L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT385L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT386L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT387L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT388L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT389L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT390L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT391L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT392L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT393L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT394L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT395L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT396L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT397L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT398L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT399L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT400L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT401L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT402L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT403L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT404L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT405L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT406L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT407L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT408L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT409L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT410L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT411L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT412L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT413L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT414L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT415L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT416L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT417L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT418L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT419L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT420L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT421L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT422L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT423L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT424L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT425L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT426L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT427L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT428L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT429L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT430L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT431L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT432L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT433L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT434L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT435L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT436L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT437L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT438L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT439L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT440L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT441L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT442L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT443L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT444L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT445L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT446L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT447L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT448L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT449L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT450L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT451L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT452L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT453L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT454L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT455L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT456L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT457L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT458L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT459L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT460L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT461L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT462L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT463L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT464L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT465L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT466L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT467L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT468L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT469L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT470L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT471L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT472L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT473L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT474L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT475L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT476L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT477L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT478L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT479L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT480L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT481L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT482L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT483L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT484L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT485L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT486L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT487L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT488L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT489L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT490L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT491L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT492L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT493L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT494L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT495L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT496L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT497L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT498L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT499L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT500L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT501L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT502L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT503L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT504L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT505L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT506L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT507L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT508L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT509L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT510L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT511L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT512L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT513L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT514L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT515L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT516L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT517L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT518L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT519L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT520L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT521L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT522L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT523L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT524L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT525L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT526L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT527L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT528L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT529L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT530L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT531L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT532L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT533L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT534L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT535L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT536L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT537L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT538L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT539L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT540L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT541L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT542L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT543L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT544L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT545L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT546L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT547L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT548L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT549L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT550L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT551L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT552L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT553L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT554L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT555L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT556L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT557L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT558L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT559L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT560L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT561L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT562L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT563L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT564L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT565L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT566L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT567L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT568L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT569L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT570L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT571L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT572L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT573L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT574L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT575L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT576L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT577L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT578L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT579L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT580L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT581L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT582L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT583L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT584L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT585L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT586L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT587L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT588L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT589L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT590L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT591L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT592L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT593L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT594L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT595L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT596L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT597L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT598L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT599L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT600L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT601L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT602L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT603L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT604L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT605L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT606L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT607L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT608L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT609L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT610L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT611L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT612L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT613L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT614L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT615L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT616L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT617L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT618L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT619L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT620L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT621L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT622L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT623L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT624L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT625L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT626L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT627L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT628L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT629L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT630L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT631L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT632L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT633L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT634L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT635L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT636L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT637L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT638L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT639L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT640L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT641L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT642L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT643L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT644L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT645L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT646L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT647L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT648L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT649L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT650L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT651L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT652L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT653L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT654L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT655L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT656L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT657L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT658L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT659L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT660L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT661L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT662L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT663L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT664L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT665L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT666L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT667L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT668L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT669L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT670L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT671L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT672L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT673L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT674L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT675L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT676L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT677L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT678L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT679L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT680L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT681L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT682L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT683L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT684L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT685L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT686L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT687L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT688L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT689L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT690L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT691L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT692L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT693L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT694L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT695L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT696L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT697L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT698L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT699L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT700L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT701L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT702L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT703L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT704L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT705L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT706L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT707L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT708L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT709L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT710L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT711L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT712L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT713L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT714L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT715L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT716L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT717L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT718L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT719L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT720L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT721L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT722L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT723L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT724L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT725L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT726L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT727L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT728L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT729L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT730L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT731L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT732L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT733L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT734L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT735L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT736L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT737L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT738L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT739L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT740L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT741L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT742L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT743L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT744L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT745L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT746L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT747L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT748L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT749L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT750L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT751L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT752L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT753L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT754L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT755L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT756L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT757L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT758L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT759L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT760L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT761L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT762L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT763L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT764L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT765L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT766L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT767L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT768L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT769L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT770L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT771L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT772L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT773L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT774L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT775L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT776L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT777L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT778L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT779L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT780L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT781L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT782L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT783L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT784L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT785L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT786L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT787L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT788L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT789L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT790L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT791L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT792L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT793L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT794L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT795L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT796L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT797L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT798L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT799L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT800L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT801L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT802L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT803L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT804L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT805L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT806L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT807L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT808L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT809L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT810L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT811L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT812L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT813L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT814L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT815L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT816L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT817L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT818L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT819L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT820L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT821L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT822L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT823L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT824L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT825L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT826L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT827L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT828L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT829L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT830L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT831L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT832L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT833L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT834L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT835L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT836L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT837L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT838L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT839L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT840L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT841L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT842L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT843L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT844L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT845L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT846L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT847L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT848L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT849L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT850L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT851L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT852L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT853L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT854L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT855L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT856L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT857L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT858L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT859L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT860L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT861L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT862L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT863L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT864L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT865L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT866L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT867L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT868L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT869L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT870L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT871L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT872L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT873L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT874L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT875L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT876L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT877L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT878L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT879L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT880L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT881L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT882L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT883L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT884L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT885L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT886L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT887L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT888L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT889L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT890L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT891L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT892L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT893L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT894L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT895L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT896L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT897L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT898L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT899L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT900L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT901L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT902L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT903L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT904L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT905L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT906L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT907L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT908L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT909L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT910L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT911L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT912L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT913L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT914L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT915L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT916L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT917L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT918L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT919L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT920L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT921L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT922L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT923L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT924L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT925L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT926L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT927L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT928L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT929L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT930L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT931L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT932L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT933L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT934L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT935L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT936L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT937L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT938L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT939L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT940L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT941L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT942L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT943L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT944L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT945L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT946L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT947L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT948L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT949L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT950L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT951L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT952L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT953L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT954L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT955L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT956L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT957L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT958L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT959L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT960L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT961L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT962L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT963L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT964L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT965L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT966L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT967L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT968L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT969L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT970L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT971L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT972L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT973L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT974L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT975L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT976L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT977L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT978L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT979L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT980L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT981L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT982L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT983L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT984L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT985L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT986L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT987L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT988L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT989L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT990L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT991L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT992L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT993L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT994L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT995L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT996L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT997L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT998L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT999L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1000L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1001L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1002L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1003L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1004L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1005L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1006L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1007L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1008L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1009L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1010L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1011L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1012L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1013L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1014L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1015L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1016L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1017L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1018L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1019L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1020L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1021L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1022L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
  GFXMMU_LUT1023L:
    EN:
      B_0x0: [0, Line is disabled (no MMU evaluation is performed)]
      B_0x1: [1, Line is enabled (MMU evaluation is performed)]
GPIOA:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOB:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOC:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOH:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOI:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOJ:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
HSPI1:
  HSPI_CR:
    EN:
      B_0x0: [0, HSPI disabled]
      B_0x1: [1, HSPI enabled]
    ABORT:
      B_0x0: [0, No abort requested]
      B_0x1: [1, Abort requested]
    DMAEN:
      B_0x0: [0, DMA disabled for Indirect mode]
      B_0x1: [1, DMA enabled for Indirect mode]
    TCEN:
      B_0x0: [0, "Timeout counter is disabled, and thus the chip-select (nCS) remains active indefinitely after an access in Memory-mapped mode."]
      B_0x1: [1, "Timeout counter is enabled, and thus the chip-select is released in the Memory-mapped mode after TIMEOUT[15:0] cycles of external device inactivity."]
    DMM:
      B_0x0: [0, Dual-quad mode disabled]
      B_0x1: [1, Dual-quad mode enabled]
    FTHRES:
      B_0x0: [0, "FTF is set if there are one or more free bytes available to be written to in the FIFO in Indirect-write mode, or if there are one or more valid bytes can be read from the FIFO in Indirect-read mode."]
      B_0x1: [1, "FTF is set if there are two or more free bytes available to be written to in the FIFO in Indirect-write mode, or if there are two or more valid bytes can be read from the FIFO in Indirect-read mode."]
      B_0x3F: [63, "FTF is set if there are 64 free bytes available to be written to in the FIFO in Indirect-write mode, or if there are 64 valid bytes can be read from the FIFO in Indirect-read mode."]
    TEIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    TCIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    FTIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    SMIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    TOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    APMS:
      B_0x0: [0, Automatic-polling mode is stopped only by abort or by disabling the HSPI.]
      B_0x1: [1, Automatic-polling mode stops as soon as there is a match.]
    PMM:
      B_0x0: [0, "AND-match mode, SMF is set if all the unmasked bits received from the device match the corresponding bits in the match register."]
      B_0x1: [1, "OR-match mode, SMF is set if any of the unmasked bits received from the device matches its corresponding bit in the match register."]
    FMODE:
      B_0x0: [0, Indirect-write mode]
      B_0x1: [1, Indirect-read mode]
      B_0x2: [2, Automatic-polling mode]
      B_0x3: [3, Memory-mapped mode]
    MSEL:
      B_0x0: [0, "data exchanged over IO[3:0]"]
      B_0x1: [1, "data exchanged over IO[7:4]"]
      B_0x2: [2, "data exchanged over IO11:8]"]
      B_0x3: [3, "data exchanged over IO[15:12]"]
  HSPI_DCR1:
    CKMODE:
      B_0x0: [0, CLK must stay low while nCS is high (chip-select released). This is referred to as Mode 0.]
      B_0x1: [1, CLK must stay high while nCS is high (chip-select released). This is referred to as Mode 3.]
    FRCK:
      B_0x0: [0, CLK is not free running.]
      B_0x1: [1, CLK is free running (always provided).]
    DLYBYP:
      B_0x0: [0, "The internal sampling clock (called feedback clock) or the DQS data strobe external signal is delayed by the delay block (for more details on this block, refer to the dedicated section of the reference manual as it is not part of the HSPI)."]
      B_0x1: [1, "The delay block is bypassed, so the internal sampling clock or the DQS data strobe external signal is not affected by the delay block. The delay is shorter than when the delay block is not bypassed, even with the delay value set to minimum value in delay block."]
    CSHT:
      B_0x0: [0, nCS stays high for at least 1 cycle between external device commands.]
      B_0x1: [1, nCS stays high for at least 2 cycles between external device commands.]
    MTYP:
      B_0x0: [0, "Micron mode, D0/D1 ordering in DTR 8-data-bit mode. Regular SPI protocol in Octal-, Quad-, Dual- and Single-SPI modes"]
      B_0x1: [1, "Macronix mode, D1/D0 ordering in DTR 8-data-bit mode. Regular SPI protocol in Octal-, Quad-, Dual-, and Single-SPI modes"]
      B_0x2: [2, Standard mode]
      B_0x3: [3, "Macronix RAM mode, D1/D0 ordering in DTR 8-data-bit mode. Regular SPI protocol in Octal-, Quad-, Dual-, and Single-SPI with dedicated address mapping."]
      B_0x4: [4, "HyperBus memory mode, the protocol follows the HyperBus specification. 8-data-bit DTR mode must be selected."]
      B_0x5: [5, "HyperBus register mode, addressing register space. The memory-mapped accesses in this mode must be non-cacheable, or Indirect read/write modes must be used."]
  HSPI_DCR2:
    PRESCALER:
      B_0x0: [0, "FCLK = FKERNEL, kernel clock used directly as HSPICLK (prescaler bypassed). In this case, if the DDR mode is used, it is mandatory to provide to the HSPI a kernel clock that has 50% duty-cycle."]
      B_0x1: [1, FCLK = FKERNEL/2]
    WRAPSIZE:
      B_0x0: [0, Wrapped reads are not supported by the memory.]
      B_0x2: [2, External memory supports wrap size of 16 bytes.]
      B_0x3: [3, External memory supports wrap size of 32 bytes.]
      B_0x4: [4, External memory supports wrap size of 64 bytes.]
      B_0x5: [5, External memory supports wrap size of 128 bytes.]
  HSPI_DCR3:
    MAXTRAN:
      B_0x0: [0, Maximum communication disabled]
    CSBOUND:
      B_0x0: [0, CS boundary disabled]
  HSPI_DCR4:
    REFRESH:
      B_0x0: [0, Refresh disabled]
  HSPI_PSMKR:
    MASK:
      B_0x0: [0, Bit n of the data received in Automatic-polling mode is masked and its value is not considered in the matching logic.]
      B_0x1: [1, Bit n of the data received in Automatic-polling mode is unmasked and its value is considered in the matching logic.]
  HSPI_CCR:
    IMODE:
      B_0x0: [0, No instruction]
      B_0x1: [1, Instruction on a single line]
      B_0x2: [2, Instruction on two lines]
      B_0x3: [3, Instruction on four lines]
      B_0x4: [4, Instruction on eight lines]
    IDTR:
      B_0x0: [0, DTR mode disabled for instruction phase]
      B_0x1: [1, DTR mode enabled for instruction phase]
    ISIZE:
      B_0x0: [0, 8-bit instruction]
      B_0x1: [1, 16-bit instruction]
      B_0x2: [2, 24-bit instruction]
      B_0x3: [3, 32-bit instruction]
    ADMODE:
      B_0x0: [0, No address]
      B_0x1: [1, Address on a single line]
      B_0x2: [2, Address on two lines]
      B_0x3: [3, Address on four lines]
      B_0x4: [4, Address on eight lines]
    ADDTR:
      B_0x0: [0, DTR mode disabled for address phase]
      B_0x1: [1, DTR mode enabled for address phase]
    ADSIZE:
      B_0x0: [0, 8-bit address]
      B_0x1: [1, 16-bit address]
      B_0x2: [2, 24-bit address]
      B_0x3: [3, 32-bit address]
    ABMODE:
      B_0x0: [0, No alternate bytes]
      B_0x1: [1, Alternate bytes on a single line]
      B_0x2: [2, Alternate bytes on two lines]
      B_0x3: [3, Alternate bytes on four lines]
    ABDTR:
      B_0x0: [0, DTR mode disabled for alternate bytes phase]
      B_0x1: [1, DTR mode enabled for alternate bytes phase]
    ABSIZE:
      B_0x0: [0, 8-bit alternate bytes]
      B_0x1: [1, 16-bit alternate bytes]
      B_0x2: [2, 24-bit alternate bytes]
      B_0x3: [3, 32-bit alternate bytes]
    DMODE:
      B_0x0: [0, No data]
      B_0x1: [1, Data on a single line]
      B_0x2: [2, Data on two lines]
      B_0x3: [3, Data on four lines]
      B_0x4: [4, Data on eight lines]
      B_0x5: [5, data on 16 lines]
    DDTR:
      B_0x0: [0, DTR mode disabled for data phase]
      B_0x1: [1, DTR mode enabled for data phase]
    DQSE:
      B_0x0: [0, DQS disabled]
      B_0x1: [1, DQS enabled]
    SIOO:
      B_0x0: [0, Send instruction on every transaction]
      B_0x1: [1, Send instruction only for the first command]
  HSPI_TCR:
    DHQC:
      B_0x0: [0, No delay hold]
      B_0x1: [1, 1/4 cycle hold]
    SSHIFT:
      B_0x0: [0, No shift]
      B_0x1: [1, 1/2 cycle shift]
  HSPI_WPCCR:
    IMODE:
      B_0x0: [0, No instruction]
      B_0x1: [1, Instruction on a single line]
      B_0x2: [2, Instruction on two lines]
      B_0x3: [3, Instruction on four lines]
      B_0x4: [4, Instruction on eight lines]
    IDTR:
      B_0x0: [0, DTR mode disabled for instruction phase]
      B_0x1: [1, DTR mode enabled for instruction phase]
    ISIZE:
      B_0x0: [0, 8-bit instruction]
      B_0x1: [1, 16-bit instruction]
      B_0x2: [2, 24-bit instruction]
      B_0x3: [3, 32-bit instruction]
    ADMODE:
      B_0x0: [0, No address]
      B_0x1: [1, Address on a single line]
      B_0x2: [2, Address on two lines]
      B_0x3: [3, Address on four lines]
      B_0x4: [4, Address on eight lines]
    ADDTR:
      B_0x0: [0, DTR mode disabled for address phase]
      B_0x1: [1, DTR mode enabled for address phase]
    ADSIZE:
      B_0x0: [0, 8-bit address]
      B_0x1: [1, 16-bit address]
      B_0x2: [2, 24-bit address]
      B_0x3: [3, 32-bit address]
    ABMODE:
      B_0x0: [0, No alternate bytes]
      B_0x1: [1, Alternate bytes on a single line]
      B_0x2: [2, Alternate bytes on two lines]
      B_0x3: [3, Alternate bytes on four lines]
      B_0x4: [4, Alternate bytes on eight lines]
      B_0x5: [5, Alternate bytes on 16 lines]
    ABDTR:
      B_0x0: [0, DTR mode disabled for alternate bytes phase]
      B_0x1: [1, DTR mode enabled for alternate bytes phase]
    ABSIZE:
      B_0x0: [0, 8-bit alternate bytes]
      B_0x1: [1, 16-bit alternate bytes]
      B_0x2: [2, 24-bit alternate bytes]
      B_0x3: [3, 32-bit alternate bytes]
    DMODE:
      B_0x0: [0, No data]
      B_0x1: [1, Data on a single line]
      B_0x2: [2, Data on two lines]
      B_0x3: [3, Data on four lines]
      B_0x4: [4, Data on eight lines]
    DDTR:
      B_0x0: [0, DTR mode disabled for data phase]
      B_0x1: [1, DTR mode enabled for data phase]
    DQSE:
      B_0x0: [0, DQS disabled]
      B_0x1: [1, DQS enabled]
  HSPI_WPTCR:
    DHQC:
      B_0x0: [0, No quarter cycle delay]
      B_0x1: [1, Quarter cycle delay inserted]
    SSHIFT:
      B_0x0: [0, No shift]
      B_0x1: [1, 1/2 cycle shift]
  HSPI_WCCR:
    IMODE:
      B_0x0: [0, No instruction]
      B_0x1: [1, Instruction on a single line]
      B_0x2: [2, Instruction on two lines]
      B_0x3: [3, Instruction on four lines]
      B_0x4: [4, Instruction on eight lines]
    IDTR:
      B_0x0: [0, DTR mode disabled for instruction phase]
      B_0x1: [1, DTR mode enabled for instruction phase]
    ISIZE:
      B_0x0: [0, 8-bit instruction]
      B_0x1: [1, 16-bit instruction]
      B_0x2: [2, 24-bit instruction]
      B_0x3: [3, 32-bit instruction]
    ADMODE:
      B_0x0: [0, No address]
      B_0x1: [1, Address on a single line]
      B_0x2: [2, Address on two lines]
      B_0x3: [3, Address on four lines]
      B_0x4: [4, Address on eight lines]
    ADDTR:
      B_0x0: [0, DTR mode disabled for address phase]
      B_0x1: [1, DTR mode enabled for address phase]
    ADSIZE:
      B_0x0: [0, 8-bit address]
      B_0x1: [1, 16-bit address]
      B_0x2: [2, 24-bit address]
      B_0x3: [3, 32-bit address]
    ABMODE:
      B_0x0: [0, No alternate bytes]
      B_0x1: [1, Alternate bytes on a single line]
      B_0x2: [2, Alternate bytes on two lines]
      B_0x3: [3, Alternate bytes on four lines]
      B_0x4: [4, Alternate bytes on eight lines]
    ABDTR:
      B_0x0: [0, DTR mode disabled for alternate-bytes phase]
      B_0x1: [1, DTR mode enabled for alternate-bytes phase]
    ABSIZE:
      B_0x0: [0, 8-bit alternate bytes]
      B_0x1: [1, 16-bit alternate bytes]
      B_0x2: [2, 24-bit alternate bytes]
      B_0x3: [3, 32-bit alternate bytes]
    DMODE:
      B_0x0: [0, No data]
      B_0x1: [1, Data on a single line]
      B_0x2: [2, Data on two lines]
      B_0x3: [3, Data on four lines]
      B_0x4: [4, Data on eight lines]
      B_0x5: [5, Data on 16 lines]
    DDTR:
      B_0x0: [0, DTR mode disabled for data phase]
      B_0x1: [1, DTR mode enabled for data phase]
    DQSE:
      B_0x0: [0, DQS disabled]
      B_0x1: [1, DQS enabled]
  HSPI_HLCR:
    LM:
      B_0x0: [0, Variable initial latency]
      B_0x1: [1, Fixed latency]
    WZL:
      B_0x0: [0, Latency on write accesses]
      B_0x1: [1, No latency on write accesses]
LTDC:
  LTDC_GCR:
    LTDCEN:
      B_0x0: [0, LTDC disabled]
      B_0x1: [1, LTDC enabled]
    DEN:
      B_0x0: [0, dither disabled]
      B_0x1: [1, dither enabled]
    PCPOL:
      B_0x0: [0, pixel clock polarity is active low.]
      B_0x1: [1, pixel clock is active high.]
    DEPOL:
      B_0x0: [0, not data enable polarity is active low.]
      B_0x1: [1, not data enable polarity is active high.]
    VSPOL:
      B_0x0: [0, vertical synchronization is active low.]
      B_0x1: [1, vertical synchronization is active high.]
    HSPOL:
      B_0x0: [0, horizontal synchronization polarity is active low.]
      B_0x1: [1, horizontal synchronization polarity is active high.]
  LTDC_SRCR:
    IMR:
      B_0x0: [0, no effect]
      B_0x1: [1, The shadow registers are reloaded immediately.]
    VBR:
      B_0x0: [0, no effect]
      B_0x1: [1, The shadow registers are reloaded during the vertical blanking period (at the beginning of the first line after the active display area).]
  LTDC_IER:
    LIE:
      B_0x0: [0, line interrupt disable]
      B_0x1: [1, line interrupt enable]
    FUIE:
      B_0x0: [0, FIFO underrun interrupt disable]
      B_0x1: [1, FIFO underrun Interrupt enable]
    TERRIE:
      B_0x0: [0, transfer error interrupt disable]
      B_0x1: [1, transfer error interrupt enable]
    RRIE:
      B_0x0: [0, register reload interrupt disable]
      B_0x1: [1, register reload interrupt enable]
  LTDC_ISR:
    LIF:
      B_0x0: [0, no line interrupt generated]
      B_0x1: [1, line interrupt generated when a programmed line is reached]
    FUIF:
      B_0x0: [0, no FIFO underrun interrupt generated.]
      B_0x1: [1, "FIFO underrun interrupt generated, if one of the layer FIFOs is empty and pixel data is read from the FIFO"]
    TERRIF:
      B_0x0: [0, no transfer error interrupt generated]
      B_0x1: [1, transfer error interrupt generated when a bus error occurs]
    RRIF:
      B_0x0: [0, no register reload interrupt generated]
      B_0x1: [1, register reload interrupt generated when a vertical blanking reload occurs (and the first line after the active area is reached)]
  LTDC_ICR:
    CLIF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the LIF flag in the LTDC_ISR register.]
    CFUIF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the FUDERRIF flag in the LTDC_ISR register.]
    CTERRIF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the TERRIF flag in the LTDC_ISR register.]
    CRRIF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the RRIF flag in the LTDC_ISR register]
  LTDC_CDSR:
    VDES:
      B_0x0: [0, active low]
      B_0x1: [1, active high]
    HDES:
      B_0x0: [0, active low]
      B_0x1: [1, active high]
    VSYNCS:
      B_0x0: [0, active low]
      B_0x1: [1, active high]
    HSYNCS:
      B_0x0: [0, active low]
      B_0x1: [1, active high]
  LTDC_L1CR:
    LEN:
      B_0x0: [0, layer disable]
      B_0x1: [1, layer enable]
    COLKEN:
      B_0x0: [0, color keying disable]
      B_0x1: [1, color keying enable]
    CLUTEN:
      B_0x0: [0, color look-up table disable]
      B_0x1: [1, color look-up table enable]
  LTDC_L1PFCR:
    PF:
      B_0x0: [0, ARGB8888]
      B_0x1: [1, RGB888]
      B_0x2: [2, RGB565]
      B_0x3: [3, ARGB1555]
      B_0x4: [4, ARGB4444]
      B_0x5: [5, L8 (8-bit luminance)]
      B_0x6: [6, "AL44 (4-bit alpha, 4-bit luminance)"]
      B_0x7: [7, "AL88 (8-bit alpha, 8-bit luminance)"]
  LTDC_L1BFCR:
    BF2:
      B_0x5: [5, 1 - constant alpha]
      B_0x7: [7, 1 - (pixel alpha x constant alpha)]
    BF1:
      B_0x4: [4, constant alpha]
      B_0x6: [6, pixel alpha x constant alpha]
  LTDC_L2CR:
    LEN:
      B_0x0: [0, layer disable]
      B_0x1: [1, layer enable]
    COLKEN:
      B_0x0: [0, color keying disable]
      B_0x1: [1, color keying enable]
    CLUTEN:
      B_0x0: [0, color look-up table disable]
      B_0x1: [1, color look-up table enable]
  LTDC_L2PFCR:
    PF:
      B_0x0: [0, ARGB8888]
      B_0x1: [1, RGB888]
      B_0x2: [2, RGB565]
      B_0x3: [3, ARGB1555]
      B_0x4: [4, ARGB4444]
      B_0x5: [5, L8 (8-bit luminance)]
      B_0x6: [6, "AL44 (4-bit alpha, 4-bit luminance)"]
      B_0x7: [7, "AL88 (8-bit alpha, 8-bit luminance)"]
  LTDC_L2BFCR:
    BF2:
      B_0x5: [5, 1 - constant alpha]
      B_0x7: [7, 1 - (pixel alpha x constant alpha)]
    BF1:
      B_0x4: [4, constant alpha]
      B_0x6: [6, pixel alpha x constant alpha]
OPAMP:
  OPAMP1_CSR:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also in PGA mode for filtering)]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200�mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, ‘factory’ trim code used]
      B_0x1: [1, ‘user’ trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]
    OPA_RANGE:
      B_0x0: [0, reserved]
      B_0x1: [1, OPAMP range set]
  OPAMP2_CRS:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200 mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, ‘factory’ trim code used]
      B_0x1: [1, ‘user’ trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]
OTG_HS:
  HCSPLT0:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT1:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT2:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT3:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT4:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT5:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT6:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT7:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT8:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT9:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT10:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT11:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT12:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT13:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT14:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
  HCSPLT15:
    XACTPOS:
      B_0x3: [3, All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)]
      B_0x2: [2, Begin. This is the first data payload of this transaction (which is larger than 188 bytes)]
      B_0x0: [0, Mid. This is the middle payload of this transaction (which is larger than 188 bytes)]
      B_0x1: [1, End. This is the last payload of this transaction (which is larger than 188 bytes)]
PWR:
  PWR_CR1:
    LPMS:
      B_0x0: [0, Stop 0 mode]
      B_0x1: [1, Stop 1 mode]
      B_0x2: [2, Stop 2 mode]
      B_0x3: [3, Stop 3 mode]
    RRSB1:
      B_0x0: [0, SRAM2 page1 content not retained in Stop 3 and Standby modes]
      B_0x1: [1, SRAM2 page1 content retained in Stop 3 and Standby modes]
    RRSB2:
      B_0x0: [0, SRAM2 page2 content not retained in Stop3 and Standby modes]
      B_0x1: [1, SRAM2 page2 content retained in Stop 3 and Standby modes]
    ULPMEN:
      B_0x0: [0, "BOR operating in continuous (normal) mode in Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
      B_0x1: [1, "BOR operating in discontinuous (ultra-low power) mode in Stop 1, Stop 2, Stop 3 and Standby modes, and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
    SRAM1PD:
      B_0x0: [0, SRAM1 powered on]
      B_0x1: [1, SRAM1 powered off]
    SRAM2PD:
      B_0x0: [0, SRAM2 powered on]
      B_0x1: [1, SRAM2 powered off]
    SRAM3PD:
      B_0x0: [0, SRAM3 powered on]
      B_0x1: [1, SRAM3 powered off]
    SRAM4PD:
      B_0x0: [0, SRAM4 powered on]
      B_0x1: [1, SRAM4 powered off]
    SRAM5PD:
      B_0x0: [0, SRAM5 powered on]
      B_0x1: [1, SRAM5 powered off]
  PWR_CR2:
    SRAM1PDS1:
      B_0x0: [0, SRAM1 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 1 content lost in Stop modes]
    SRAM1PDS2:
      B_0x0: [0, SRAM1 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 2 content lost in Stop modes]
    SRAM1PDS3:
      B_0x0: [0, SRAM1 page 3 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 3 content lost in Stop modes]
    SRAM2PDS1:
      B_0x0: [0, SRAM2 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 1 content lost in Stop modes]
    SRAM2PDS2:
      B_0x0: [0, SRAM2 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 2 content lost in Stop modes]
    SRAM4PDS:
      B_0x0: [0, SRAM4 content retained in Stop modes]
      B_0x1: [1, SRAM4 content lost in Stop modes]
    DC2RAMPDS:
      B_0x0: [0, DCACHE2 SRAM content retained in Stop modes]
      B_0x1: [1, DCACHE2 SRAM content lost in Stop modes]
    ICRAMPDS:
      B_0x0: [0, ICACHE SRAM content retained in Stop modes]
      B_0x1: [1, ICACHE SRAM content lost in Stop modes]
    DC1RAMPDS:
      B_0x0: [0, DCACHE1 SRAM content retained in Stop modes]
      B_0x1: [1, DCACHE1 SRAM content lost in Stop modes]
    DMA2DRAMPDS:
      B_0x0: [0, DMA2D SRAM content retained in Stop modes]
      B_0x1: [1, DMA2D SRAM content lost in Stop modes]
    PRAMPDS:
      B_0x0: [0, "FMAC, FDCAN and USB peripherals SRAM content retained in Stop modes"]
      B_0x1: [1, "FMAC, FDCAN and USB peripherals SRAM content lost in Stop modes"]
    PKARAMPDS:
      B_0x0: [0, PKA SRAM content retained in Stop modes]
      B_0x1: [1, PKA SRAM content lost in Stop modes]
    SRAM4FWU:
      B_0x0: [0, "SRAM4 enters low-power mode in Stop 0, 1 and 2 modes (source biasing for lower-power consumption)."]
      B_0x1: [1, "SRAM4 remains in normal mode in Stop 0, 1 and 2 modes (higher consumption but no SRAM4 wakeup time)."]
    FLASHFWU:
      B_0x0: [0, Flash memory enters low-power mode in Stop 0 and Stop 1 modes (lower-power consumption).]
      B_0x1: [1, Flash memory remains in normal mode in Stop 0 and Stop 1 modes (faster wakeup time).]
    SRAM3PDS1:
      B_0x0: [0, SRAM3 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 1 content lost in Stop modes]
    SRAM3PDS2:
      B_0x0: [0, SRAM3 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 2 content lost in Stop modes]
    SRAM3PDS3:
      B_0x0: [0, SRAM3 page 3 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 3 content lost in Stop modes]
    SRAM3PDS4:
      B_0x0: [0, SRAM3 page 4 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 4 content lost in Stop modes]
    SRAM3PDS5:
      B_0x0: [0, SRAM3 page 5 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 5 content lost in Stop modes]
    SRAM3PDS6:
      B_0x0: [0, SRAM3 page 6 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 6 content lost in Stop modes]
    SRAM3PDS7:
      B_0x0: [0, SRAM3 page 7 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 7 content lost in Stop modes]
    SRAM3PDS8:
      B_0x0: [0, SRAM3 page 8 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 8 content lost in Stop modes]
    GPRAMPDS:
      B_0x0: [0, Graphic peripherals SRAM content retained in Stop modes]
      B_0x1: [1, Graphic peripherals SRAM content lost in Stop modes]
    DSIRAMPDS:
      B_0x0: [0, DSI SRAM content retained in Stop 0 and Stop 1 modes]
      B_0x1: [1, DSI SRAM content lost in Stop 0 and Stop 1 modes]
    SRDRUN:
      B_0x0: [0, "SmartRun domain AHB3 and APB3 clocks disabled by default in Stop 0,1, 2 modes"]
      B_0x1: [1, "SmartRun domain AHB3 and APB3 clocks kept enabled in Stop 0,1, 2 modes"]
  PWR_CR3:
    REGSEL:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    FSTEN:
      B_0x0: [0, LDO/SMPS fast startup disabled (limited inrush current)]
      B_0x1: [1, LDO/SMPS fast startup enabled]
  PWR_VOSR:
    USBBOOSTRDY:
      B_0x0: [0, USB power booster not ready]
      B_0x1: [1, USB power booster ready]
    BOOSTRDY:
      B_0x0: [0, Power booster not ready]
      B_0x1: [1, Power booster ready]
    VOSRDY:
      B_0x0: [0, "Not ready, voltage level < VOS selected level"]
      B_0x1: [1, "Ready, voltage level ≥ VOS selected level"]
    VOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency). This value cannot be written when VCOREMEN = 1 in   TAMP_OR register.]
    BOOSTEN:
      B_0x0: [0, Booster disabled]
      B_0x1: [1, Booster enabled]
    USBPWREN:
      B_0x0: [0, USB power disabled]
      B_0x1: [1, USB power enabled]
    USBBOOSTEN:
      B_0x0: [0, USB booster disabled]
      B_0x1: [1, USB booster enabled]
  PWR_SVMCR:
    PVDE:
      B_0x0: [0, Power voltage detector disabled]
      B_0x1: [1, Power voltage detector enabled]
    PVDLS:
      B_0x0: [0, VPVD0 around 2.0 V]
      B_0x1: [1, VPVD1 around 2.2 V]
      B_0x2: [2, VPVD2 around 2.4 V]
      B_0x3: [3, VPVD3 around 2.5 V]
      B_0x4: [4, VPVD4 around 2.6 V]
      B_0x5: [5, VPVD5 around 2.8 V]
      B_0x6: [6, VPVD6 around 2.9 V]
      B_0x7: [7, External input analog voltage PVD_IN (compared internally to VREFINT)]
    UVMEN:
      B_0x0: [0, VDDUSB voltage monitor disabled]
      B_0x1: [1, VDDUSB voltage monitor enabled]
    IO2VMEN:
      B_0x0: [0, VDDIO2 voltage monitor disabled]
      B_0x1: [1, VDDIO2 voltage monitor enabled]
    AVM1EN:
      B_0x0: [0, VDDA voltage monitor 1 disabled]
      B_0x1: [1, VDDA voltage monitor 1 enabled]
    AVM2EN:
      B_0x0: [0, VDDA voltage monitor 2 disabled]
      B_0x1: [1, VDDA voltage monitor 2 enabled]
    USV:
      B_0x0: [0, "VDDUSB not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDUSB valid]
    IO2SV:
      B_0x0: [0, "VDDIO2 not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDIO2 valid]
    ASV:
      B_0x0: [0, "VDDA not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDA valid]
  PWR_WUCR1:
    WUPEN1:
      B_0x0: [0, Wakeup pin WKUP1 disabled]
      B_0x1: [1, Wakeup pin WKUP1 enabled]
    WUPEN2:
      B_0x0: [0, Wakeup pin WKUP2 disabled]
      B_0x1: [1, Wakeup pin WKUP2 enabled]
    WUPEN3:
      B_0x0: [0, Wakeup pin WKUP3 disabled]
      B_0x1: [1, Wakeup pin WKUP3 enabled]
    WUPEN4:
      B_0x0: [0, Wakeup pin WKUP4 disabled]
      B_0x1: [1, Wakeup pin WKUP4 enabled]
    WUPEN5:
      B_0x0: [0, Wakeup pin WKUP5 disabled]
      B_0x1: [1, Wakeup pin WKUP5 enabled]
    WUPEN6:
      B_0x0: [0, Wakeup pin WKUP6 disabled]
      B_0x1: [1, Wakeup pin WKUP6 enabled]
    WUPEN7:
      B_0x0: [0, Wakeup pin WKUP7 disabled]
      B_0x1: [1, Wakeup pin WKUP7 enabled]
    WUPEN8:
      B_0x0: [0, Wakeup pin WKUP8 disabled]
      B_0x1: [1, Wakeup pin WKUP8 enabled]
  PWR_WUCR2:
    WUPP1:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP2:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP3:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP4:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP5:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP6:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP7:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP8:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
  PWR_WUCR3:
    WUSEL1:
      B_0x0: [0, WKUP0_0]
      B_0x1: [1, WKUP0_1]
      B_0x2: [2, WKUP0_2]
      B_0x3: [3, WKUP0_3]
    WUSEL2:
      B_0x0: [0, WKUP2_0]
      B_0x1: [1, WKUP2_1]
      B_0x2: [2, WKUP2_2]
      B_0x3: [3, WKUP2_3]
    WUSEL3:
      B_0x0: [0, WKUP3_0]
      B_0x1: [1, WKUP3_1]
      B_0x2: [2, WKUP3_2]
      B_0x3: [3, WKUP3_3]
    WUSEL4:
      B_0x0: [0, WKUP4_0]
      B_0x1: [1, WKUP4_1]
      B_0x2: [2, WKUP4_2]
      B_0x3: [3, WKUP4_3]
    WUSEL5:
      B_0x0: [0, WKUP5_0]
      B_0x1: [1, WKUP5_1]
      B_0x2: [2, WKUP5_2]
      B_0x3: [3, WKUP5_3]
    WUSEL6:
      B_0x0: [0, WKUP6_0]
      B_0x1: [1, WKUP6_1]
      B_0x2: [2, WKUP6_2]
      B_0x3: [3, WKUP6_3]
    WUSEL7:
      B_0x0: [0, WKUP7_0]
      B_0x1: [1, WKUP7_1]
      B_0x2: [2, WKUP7_2]
      B_0x3: [3, WKUP7_3]
    WUSEL8:
      B_0x0: [0, WKUP8_0]
      B_0x1: [1, WKUP8_1]
      B_0x2: [2, WKUP8_2]
      B_0x3: [3, WKUP8_3]
  PWR_BDCR1:
    BREN:
      B_0x0: [0, Backup RAM content lost in Standby and VBAT modes]
      B_0x1: [1, Backup RAM content preserved in Standby and VBAT modes]
    MONEN:
      B_0x0: [0, Backup domain voltage and temperature monitoring disabled]
      B_0x1: [1, Backup domain voltage and temperature monitoring enabled]
  PWR_BDCR2:
    VBE:
      B_0x0: [0, VBAT battery charging disabled]
      B_0x1: [1, VBAT battery charging enabled]
    VBRS:
      B_0x0: [0, Charge VBAT through a 5 kΩ resistor]
      B_0x1: [1, Charge VBAT through a 1.5 kΩ resistor]
  PWR_DBPR:
    DBP:
      B_0x0: [0, Write access to Backup domain disabled]
      B_0x1: [1, Write access to Backup domain enabled]
  PWR_UCPDR:
    UCPD_DBDIS:
      B_0x0: [0, UCPD dead battery pull-down behavior enabled on UCPDx_CC1 and UCPDx_CC2 pins]
      B_0x1: [1, UCPD dead battery pull-down behavior disabled on UCPDx_CC1 and UCPDx_CC2 pins]
  PWR_SECCFGR:
    WUP1SEC:
      B_0x0: [0, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP2SEC:
      B_0x0: [0, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP3SEC:
      B_0x0: [0, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP4SEC:
      B_0x0: [0, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP5SEC:
      B_0x0: [0, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP6SEC:
      B_0x0: [0, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP7SEC:
      B_0x0: [0, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP8SEC:
      B_0x0: [0, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    LPMSEC:
      B_0x0: [0, "PWR_CR1, PWR_CR2 and CSSF in the PWR_SR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_CR1, PWR_CR2, and CSSF in the PWR_SR can be read and written only with secure access."]
    VDMSEC:
      B_0x0: [0, PWR_SVMCR and PWR_CR3 can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_SVMCR and PWR_CR3 can be read and written only with secure access.]
    VBSEC:
      B_0x0: [0, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written only with secure access."]
    APCSEC:
      B_0x0: [0, PWR_APCR can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_APCR can be read and written only with secure access.]
  PWR_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to PWR secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to PWR non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR non-secure functions can be done by privileged access only.]
  PWR_SR:
    STOPF:
      B_0x0: [0, The device did not enter any Stop mode.]
      B_0x1: [1, The device entered a Stop mode.]
    SBF:
      B_0x0: [0, The device did not enter Standby mode.]
      B_0x1: [1, The device entered Standby mode.]
  PWR_SVMSR:
    REGS:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    PVDO:
      B_0x0: [0, "VDD is equal or above the PVD threshold selected by PVDLS[2:0]."]
      B_0x1: [1, "VDD is below the PVD threshold selected by PVDLS[2:0]."]
    ACTVOSRDY:
      B_0x0: [0, "VCORE is above or below the current voltage scaling provided by ACTVOS[1:0]."]
      B_0x1: [1, "VCORE is equal to the current voltage scaling provided by ACTVOS[1:0]"]
    ACTVOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency)]
    VDDUSBRDY:
      B_0x0: [0, VDDUSB is below the threshold of the VDDUSB voltage monitor.]
      B_0x1: [1, VDDUSB is equal or above the threshold of the VDDUSB voltage monitor.]
    VDDIO2RDY:
      B_0x0: [0, VDDIO2 is below the threshold of the VDDIO2 voltage monitor.]
      B_0x1: [1, VDDIO2 is equal or above the threshold of the VDDIO2 voltage monitor.]
    VDDA1RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
    VDDA2RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
  PWR_BDSR:
    VBATH:
      B_0x0: [0, Backup domain voltage level < high threshold]
      B_0x1: [1, Backup domain voltage level ≥ high threshold]
    TEMPL:
      B_0x0: [0, Temperature > low threshold]
      B_0x1: [1, Temperature ≤ low threshold]
    TEMPH:
      B_0x0: [0, Temperature < high threshold]
      B_0x1: [1, Temperature ≥ high threshold]
RAMCFG:
  M6ISR:
    SEDC:
      B_0x0: [0, No single error]
      B_0x1: [1, Single error detected and corrected]
    DED:
      B_0x0: [0, No double error]
      B_0x1: [1, Double error detected]
    SRAMBUSY:
      B_0x0: [0, No erase operation on going]
      B_0x1: [1, Erase operation on going]
RCC:
  RCC_CR:
    MSISON:
      B_0x0: [0, MSIS (MSI system) oscillator off]
      B_0x1: [1, MSIS (MSI system) oscillator on]
    MSIKERON:
      B_0x0: [0, No effect on MSI oscillator]
      B_0x1: [1, MSI oscillator forced ON even in Stop mode]
    MSISRDY:
      B_0x0: [0, MSIS (MSI system) oscillator not ready]
      B_0x1: [1, MSIS (MSI system) oscillator ready]
    MSIPLLEN:
      B_0x0: [0, MSI PLL-mode OFF]
      B_0x1: [1, MSI PLL-mode ON]
    MSIKON:
      B_0x0: [0, MSIK (MSI kernel) oscillator disabled]
      B_0x1: [1, MSIK (MSI kernel) oscillator enabled]
    MSIKRDY:
      B_0x0: [0, MSIK (MSI kernel) oscillator not ready]
      B_0x1: [1, MSIK (MSI kernel) oscillator ready]
    MSIPLLSEL:
      B_0x0: [0, PLL mode applied to MSIK (MSI kernel) clock output]
      B_0x1: [1, PLL mode applied to MSIS (MSI system) clock output]
    MSIPLLFAST:
      B_0x0: [0, MSI PLL normal start-up]
      B_0x1: [1, MSI PLL fast start-up]
    HSION:
      B_0x0: [0, HSI16 oscillator off]
      B_0x1: [1, HSI16 oscillator on]
    HSIKERON:
      B_0x0: [0, No effect on HSI16 oscillator]
      B_0x1: [1, HSI16 oscillator forced on even in Stop mode]
    HSIRDY:
      B_0x0: [0, HSI16 oscillator not ready]
      B_0x1: [1, HSI16 oscillator ready]
    HSI48ON:
      B_0x0: [0, HSI48 oscillator off]
      B_0x1: [1, HSI48 oscillator on]
    HSI48RDY:
      B_0x0: [0, HSI48 oscillator not ready]
      B_0x1: [1, HSI48 oscillator ready]
    SHSION:
      B_0x0: [0, SHSI oscillator off]
      B_0x1: [1, SHSI oscillator on]
    SHSIRDY:
      B_0x0: [0, SHSI oscillator not ready]
      B_0x1: [1, SHSI oscillator ready]
    HSEON:
      B_0x0: [0, HSE oscillator off]
      B_0x1: [1, HSE oscillator on]
    HSERDY:
      B_0x0: [0, HSE oscillator not ready]
      B_0x1: [1, HSE oscillator ready]
    HSEBYP:
      B_0x0: [0, HSE crystal oscillator not bypassed]
      B_0x1: [1, HSE crystal oscillator bypassed with external clock]
    CSSON:
      B_0x0: [0, clock security system OFF (clock detector OFF)]
      B_0x1: [1, "clock security system ON (clock detector ON if the HSE oscillator is stable, OFF if not)."]
    HSEEXT:
      B_0x0: [0, external HSE clock analog mode]
      B_0x1: [1, external HSE clock digital mode (through I/O Schmitt trigger)]
    PLL1ON:
      B_0x0: [0, PLL1 OFF]
      B_0x1: [1, PLL1 ON]
    PLL1RDY:
      B_0x0: [0, PLL1 unlocked]
      B_0x1: [1, PLL1 locked]
    PLL2ON:
      B_0x0: [0, PLL2 OFF]
      B_0x1: [1, PLL2 ON]
    PLL2RDY:
      B_0x0: [0, PLL2 unlocked]
      B_0x1: [1, PLL2 locked]
    PLL3ON:
      B_0x0: [0, PLL3 OFF]
      B_0x1: [1, PLL3 ON]
    PLL3RDY:
      B_0x0: [0, PLL3 unlocked]
      B_0x1: [1, PLL3 locked]
  RCC_ICSCR1:
    MSIBIAS:
      B_0x0: [0, MSI bias continuous mode (clock accuracy fast settling time)]
      B_0x1: [1, "MSI bias sampling mode when the regulator is in range 4, or when the device is in�Stop�1�or Stop 2 (ultra-low-power mode)"]
    MSIRGSEL:
      B_0x0: [0, "MSIS/MSIK ranges provided by MSISSRANGE[3:0] and MSIKSRANGE[3:0] in RCC_CSR"]
      B_0x1: [1, "MSIS/MSIK ranges provided by MSISRANGE[3:0] and MSIKRANGE[3:0] in�RCC_ICSCR1"]
    MSIKRANGE:
      B_0x0: [0, range 0 around 48�MHz]
      B_0x1: [1, range 1 around 24�MHz]
      B_0x2: [2, range 2 around 16�MHz]
      B_0x3: [3, range 3 around 12�MHz]
      B_0x4: [4, range 4 around 4�MHz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
      B_0x9: [9, range 9 around 1.536�MHz]
      B_0xA: [10, range 10 around 1.024�MHz]
      B_0xB: [11, range 11 around 768�kHz]
      B_0xC: [12, range 12 around 400�kHz]
      B_0xD: [13, range 13 around 200�kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100�kHz]
    MSISRANGE:
      B_0x0: [0, range 0 around 48�MHz]
      B_0x1: [1, range 1 around 24�MHz]
      B_0x2: [2, range 2 around 16�MHz]
      B_0x3: [3, range 3 around 12�MHz]
      B_0x4: [4, range 4 around 4�MHz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
      B_0x9: [9, range 9 around 1.536�MHz]
      B_0xA: [10, range 10 around 1.024�MHz]
      B_0xB: [11, range 11 around 768�kHz]
      B_0xC: [12, range 12 around 400�kHz]
      B_0xD: [13, range 13 around 200�kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100�kHz]
  RCC_CFGR1:
    SW:
      B_0x0: [0, MSIS selected as system clock]
      B_0x1: [1, HSI16 selected as system clock]
      B_0x2: [2, HSE selected as system clock]
      B_0x3: [3, PLL pll1_r_ck selected as system clock]
    SWS:
      B_0x0: [0, MSIS oscillator used as system clock]
      B_0x1: [1, HSI16 oscillator used as system clock]
      B_0x2: [2, HSE used as system clock]
      B_0x3: [3, PLL pll1_r_ck used as system clock]
    STOPWUCK:
      B_0x0: [0, MSIS oscillator selected as wake-up from stop clock and CSS backup clock]
      B_0x1: [1, HSI16 oscillator selected as wake-up from stop clock and CSS backup clock]
    STOPKERWUCK:
      B_0x0: [0, MSIK oscillator automatically enabled when exiting Stop mode]
      B_0x1: [1, HSI16 oscillator automatically enabled when exiting Stop mode]
    MCOSEL:
      B_0x0: [0, "MCO output disabled, no clock on MCO"]
      B_0x1: [1, SYSCLK system clock selected]
      B_0x2: [2, MSIS clock selected]
      B_0x3: [3, HSI16 clock selected]
      B_0x4: [4, HSE clock selected]
      B_0x5: [5, Main PLL clock pll1_r_ck selected]
      B_0x6: [6, LSI clock selected]
      B_0x7: [7, LSE clock selected]
      B_0x8: [8, Internal HSI48 clock selected]
      B_0x9: [9, MSIK clock selected]
    MCOPRE:
      B_0x0: [0, MCO divided by 1]
      B_0x1: [1, MCO divided by 2]
      B_0x2: [2, MCO divided by 4]
      B_0x3: [3, MCO divided by 8]
      B_0x4: [4, MCO divided by 16]
  RCC_CFGR2:
    HPRE:
      B_0x8: [8, SYSCLK divided by 2]
      B_0x9: [9, SYSCLK divided by 4]
      B_0xA: [10, SYSCLK divided by 8]
      B_0xB: [11, SYSCLK divided by 16]
      B_0xC: [12, SYSCLK divided by 64]
      B_0xD: [13, SYSCLK divided by 128]
      B_0xE: [14, SYSCLK divided by 256]
      B_0xF: [15, SYSCLK divided by 512]
    PPRE1:
      B_0x4: [4, PCLK1 divided by 2]
      B_0x5: [5, PCLK1 divided by 4]
      B_0x6: [6, PCLK1 divided by 8]
      B_0x7: [7, PCLK1 divided by 16]
    PPRE2:
      B_0x4: [4, PCLK2 divided by 2]
      B_0x5: [5, PCLK2 divided by 4]
      B_0x6: [6, PCLK2 divided by 8]
      B_0x7: [7, PCLK2 divided by 16]
    DPRE:
      B_0x4: [4, DCLK divided by 2]
      B_0x5: [5, DCLK divided by 4]
      B_0x6: [6, DCLK divided by 8]
      B_0x7: [7, DCLK divided by 16]
    AHB1DIS:
      B_0x0: [0, "AHB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB1 clock disabled]
    AHB2DIS1:
      B_0x0: [0, "AHB2_1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_1 clock disabled]
    AHB2DIS2:
      B_0x0: [0, "AHB2_2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_2 clock disabled]
    APB1DIS:
      B_0x0: [0, "APB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB1 clock disabled]
    APB2DIS:
      B_0x0: [0, "APB2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB2 clock disabled]
  RCC_CFGR3:
    PPRE3:
      B_0x4: [4, HCLK divided by 2]
      B_0x5: [5, HCLK divided by 4]
      B_0x6: [6, HCLK divided by 8]
      B_0x7: [7, HCLK divided by 16]
    AHB3DIS:
      B_0x0: [0, "AHB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB3 clock disabled]
    APB3DIS:
      B_0x0: [0, "APB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB3 clock disabled]
  RCC_PLL1CFGR:
    PLL1SRC:
      B_0x0: [0, No clock sent to PLL1]
      B_0x1: [1, MSIS clock selected as PLL1 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL1 clock entry]
      B_0x3: [3, HSE clock selected as PLL1 clock entry]
    PLL1RGE:
      B_0x3: [3, PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz]
    PLL1M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL1MBOOST:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 4]
      B_0x3: [3, division by 6]
      B_0x4: [4, division by 8]
      B_0x5: [5, division by 10]
      B_0x6: [6, division by 12]
      B_0x7: [7, division by 14]
      B_0x8: [8, division by 16]
    PLL1PEN:
      B_0x0: [0, pll1_p_ck output disabled]
      B_0x1: [1, pll1_p_ck output enabled]
    PLL1QEN:
      B_0x0: [0, pll1_q_ck output disabled]
      B_0x1: [1, pll1_q_ck output enabled]
    PLL1REN:
      B_0x0: [0, pll1_r_ck output disabled]
      B_0x1: [1, pll1_r_ck output enabled]
  RCC_PLL2CFGR:
    PLL2SRC:
      B_0x0: [0, No clock sent to PLL2]
      B_0x1: [1, MSIS clock selected as PLL2 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL2 clock entry]
      B_0x3: [3, HSE clock selected as PLL2 clock entry]
    PLL2RGE:
      B_0x3: [3, PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz]
    PLL2M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL2PEN:
      B_0x0: [0, pll2_p_ck output disabled]
      B_0x1: [1, pll2_p_ck output enabled]
    PLL2QEN:
      B_0x0: [0, pll2_q_ck output disabled]
      B_0x1: [1, pll2_q_ck output enabled]
    PLL2REN:
      B_0x0: [0, pll2_r_ck output disabled]
      B_0x1: [1, pll2_r_ck output enabled]
  RCC_PLL3CFGR:
    PLL3SRC:
      B_0x0: [0, No clock sent to PLL3]
      B_0x1: [1, MSIS clock selected as PLL3 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL3 clock entry]
      B_0x3: [3, HSE clock selected as PLL3 clock entry]
    PLL3RGE:
      B_0x3: [3, PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz]
    PLL3M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL3PEN:
      B_0x0: [0, pll3_p_ck output disabled]
      B_0x1: [1, pll3_p_ck output enabled]
    PLL3QEN:
      B_0x0: [0, pll3_q_ck output disabled]
      B_0x1: [1, pll3_q_ck output enabled]
    PLL3REN:
      B_0x0: [0, pll3_r_ck output disabled]
      B_0x1: [1, pll3_r_ck output enabled]
  RCC_PLL1DIVR:
    PLL1N:
      B_0x003: [3, PLL1N = 4]
      B_0x004: [4, PLL1N = 5]
      B_0x005: [5, PLL1N = 6]
      B_0x080: [128, PLL1N = 129 (default after reset)]
      B_0x1FF: [511, PLL1N = 512]
    PLL1P:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_p_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_p_ck = vco1_ck]
      B_0x3: [3, pll1_p_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_p_ck = vco1_ck / 128]
    PLL1Q:
      B_0x0: [0, pll1_q_ck = vco1_ck]
      B_0x1: [1, pll1_q_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_q_ck = vco1_ck / 3]
      B_0x3: [3, pll1_q_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_q_ck = vco1_ck / 128]
    PLL1R:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_r_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_r_ck = vco1_ck / 3]
      B_0x3: [3, pll1_r_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_r_ck = vco1_ck / 128]
  RCC_PLL2DIVR:
    PLL2N:
      B_0x003: [3, PLL2N = 4]
      B_0x004: [4, PLL2N = 5]
      B_0x005: [5, PLL2N = 6]
      B_0x080: [128, PLL2N = 129 (default after reset)]
      B_0x1FF: [511, PLL2N = 512]
    PLL2P:
      B_0x0: [0, pll2_p_ck = vco2_ck]
      B_0x1: [1, pll2_p_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_p_ck = vco2_ck / 3]
      B_0x3: [3, pll2_p_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_p_ck = vco2_ck / 128]
    PLL2Q:
      B_0x0: [0, pll2_q_ck = vco2_ck]
      B_0x1: [1, pll2_q_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_q_ck = vco2_ck / 3]
      B_0x3: [3, pll2_q_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_q_ck = vco2_ck / 128]
    PLL2R:
      B_0x0: [0, pll2_r_ck = vco2_ck]
      B_0x1: [1, pll2_r_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_r_ck = vco2_ck / 3]
      B_0x3: [3, pll2_r_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_r_ck = vco2_ck / 128]
  RCC_PLL3DIVR:
    PLL3N:
      B_0x003: [3, PLL3N = 4]
      B_0x004: [4, PLL3N = 5]
      B_0x005: [5, PLL3N = 6]
      B_0x080: [128, PLL3N = 129 (default after reset)]
      B_0x1FF: [511, PLL3N = 512]
    PLL3P:
      B_0x0: [0, pll3_p_ck = vco3_ck]
      B_0x1: [1, pll3_p_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_p_ck = vco3_ck / 3]
      B_0x3: [3, pll3_p_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_p_ck = vco3_ck / 128]
    PLL3Q:
      B_0x0: [0, pll3_q_ck = vco3_ck]
      B_0x1: [1, pll3_q_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_q_ck = vco3_ck / 3]
      B_0x3: [3, pll3_q_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_q_ck = vco3_ck / 128]
    PLL3R:
      B_0x0: [0, pll3_r_ck = vco3_ck]
      B_0x1: [1, pll3_r_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_r_ck = vco3_ck / 3]
      B_0x3: [3, pll3_r_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_r_ck = vco3_ck / 128]
  RCC_CIER:
    LSIRDYIE:
      B_0x0: [0, LSI ready interrupt disabled]
      B_0x1: [1, LSI ready interrupt enabled]
    LSERDYIE:
      B_0x0: [0, LSE ready interrupt disabled]
      B_0x1: [1, LSE ready interrupt enabled]
    MSISRDYIE:
      B_0x0: [0, MSIS ready interrupt disabled]
      B_0x1: [1, MSIS ready interrupt enabled]
    HSIRDYIE:
      B_0x0: [0, HSI16 ready interrupt disabled]
      B_0x1: [1, HSI16 ready interrupt enabled]
    HSERDYIE:
      B_0x0: [0, HSE ready interrupt disabled]
      B_0x1: [1, HSE ready interrupt enabled]
    HSI48RDYIE:
      B_0x0: [0, HSI48 ready interrupt disabled]
      B_0x1: [1, HSI48 ready interrupt enabled]
    PLL1RDYIE:
      B_0x0: [0, PLL1 lock interrupt disabled]
      B_0x1: [1, PLL1 lock interrupt enabled]
    PLL2RDYIE:
      B_0x0: [0, PLL2 lock interrupt disabled]
      B_0x1: [1, PLL2 lock interrupt enabled]
    PLL3RDYIE:
      B_0x0: [0, PLL3 lock interrupt disabled]
      B_0x1: [1, PLL3 lock interrupt enabled]
    MSIKRDYIE:
      B_0x0: [0, MSIK ready interrupt disabled]
      B_0x1: [1, MSIK ready interrupt enabled]
    SHSIRDYIE:
      B_0x0: [0, SHSI ready interrupt disabled]
      B_0x1: [1, SHSI ready interrupt enabled]
  RCC_CIFR:
    LSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSI oscillator]
    LSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSE oscillator]
    MSISRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIS oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIS oscillator]
    HSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI16 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI16 oscillator]
    HSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSE oscillator]
    HSI48RDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI48 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI48 oscillator]
    PLL1RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL1 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL1 lock]
    PLL2RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL2 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL2 lock]
    PLL3RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL3 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL3 lock]
    CSSF:
      B_0x0: [0, No clock security interrupt caused by HSE clock failure]
      B_0x1: [1, Clock security interrupt caused by HSE clock failure]
    MSIKRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIK oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIK oscillator]
    SHSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the SHSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the SHSI oscillator]
  RCC_AHB1RSTR:
    GPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPDMA1.]
    CORDICRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CORDIC.]
    FMACRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FMAC.]
    MDF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the MDF1.]
    CRCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRC.]
    JPEGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the JPEG.]
    TSCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TSC.]
    RAMCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RAMCFG.]
    DMA2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DMA2D.]
    GFXMMURST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXMMU.]
    GPU2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPU2D.]
  RCC_AHB2RSTR1:
    GPIOARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port A.]
    GPIOBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port B.]
    GPIOCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port C.]
    GPIODRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port D.]
    GPIOERST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port E.]
    GPIOFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I/O port F]
    GPIOGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port G.]
    GPIOHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port H.]
    GPIOIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port .I]
    GPIOJRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port J.]
    ADC12RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC1 and ADC2.]
    DCMI_PSSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DCMI and PSSI.]
    OTGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTG_FS or OTG_HS.]
    AESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the AES.]
    HASHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HASH.]
    RNGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RNG.]
    PKARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the PKA.]
    SAESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAES.]
    OCTOSPIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPIM.]
    OTFDEC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC1.]
    OTFDEC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC2.]
    SDMMC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC1.]
    SDMMC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC2.]
  RCC_AHB2RSTR2:
    FSMCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FSMC]
    OCTOSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI1.]
    OCTOSPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI2.]
    HSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HSPI1.]
  RCC_AHB3RSTR:
    LPGPIO1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPGPIO1.]
    ADC4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC4 interface.]
    DAC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DAC1.]
    LPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPDMA1.]
    ADF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADF1.]
  RCC_APB1RSTR1:
    TIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM2.]
    TIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM3.]
    TIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM4.]
    TIM5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM5.]
    TIM6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM6.]
    TIM7RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM7.]
    SPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI2.]
    USART2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART2]
    USART3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART3.]
    UART4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART4.]
    UART5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART5.]
    I2C1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C1.]
    I2C2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C2.]
    CRSRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRS.]
    USART6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART6.]
  RCC_APB1RSTR2:
    I2C4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C4.]
    LPTIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM2.]
    I2C5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C5.]
    I2C6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C6.]
    FDCAN1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FDCAN1.]
    UCPD1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UCPD1.]
  RCC_APB2RSTR:
    TIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM1.]
    SPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI1.]
    TIM8RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM8.]
    USART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART1.]
    TIM15RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM15.]
    TIM16RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM16.]
    TIM17RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM17.]
    SAI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI1.]
    SAI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI2.]
    USBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USB.]
    GFXTIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXTIM.]
    LTDCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LTDC.]
    DSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DSI.]
  RCC_APB3RSTR:
    SYSCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SYSCFG.]
    SPI3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI3.]
    LPUART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPUART1.]
    I2C3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C3.]
    LPTIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM1.]
    LPTIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM3.]
    LPTIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM4.]
    OPAMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OPAMP.]
    COMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the COMP.]
    VREFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the VREFBUF.]
  RCC_AHB1ENR:
    GPDMA1EN:
      B_0x0: [0, GPDMA1 clock disabled]
      B_0x1: [1, GPDMA1 clock enabled]
    CORDICEN:
      B_0x0: [0, CORDIC clock disabled]
      B_0x1: [1, CORDIC clock enabled]
    FMACEN:
      B_0x0: [0, FMAC clock disabled]
      B_0x1: [1, FMAC clock enabled]
    MDF1EN:
      B_0x0: [0, MDF1 clock disabled]
      B_0x1: [1, MDF1 clock enabled]
    FLASHEN:
      B_0x0: [0, FLASH clock disabled]
      B_0x1: [1, FLASH clock enabled]
    CRCEN:
      B_0x0: [0, CRC clock disabled]
      B_0x1: [1, CRC clock enabled]
    JPEGEN:
      B_0x0: [0, JPEG clock disabled]
      B_0x1: [1, JPEG clock enabled]
    TSCEN:
      B_0x0: [0, TSC clock disabled]
      B_0x1: [1, TSC clock enabled]
    RAMCFGEN:
      B_0x0: [0, RAMCFG clock disabled]
      B_0x1: [1, RAMCFG clock enabled]
    DMA2DEN:
      B_0x0: [0, DMA2D clock disabled]
      B_0x1: [1, DMA2D clock enabled]
    GFXMMUEN:
      B_0x0: [0, GFXMMU clock disabled]
      B_0x1: [1, GFXMMU clock enabled]
    GPU2DEN:
      B_0x0: [0, GPU2D clock disabled]
      B_0x1: [1, GPU2D clock enabled]
    DCACHE2EN:
      B_0x0: [0, DCACHE2 clock disabled]
      B_0x1: [1, DCACHE2 clock enabled]
    GTZC1EN:
      B_0x0: [0, GTZC1 clock disabled]
      B_0x1: [1, GTZC1 clock enabled]
    BKPSRAMEN:
      B_0x0: [0, BKPSRAM clock disabled]
      B_0x1: [1, BKPSRAM clock enabled]
    DCACHE1EN:
      B_0x0: [0, DCACHE1 clock disabled]
      B_0x1: [1, DCACHE1 clock enabled]
    SRAM1EN:
      B_0x0: [0, SRAM1 clock disabled]
      B_0x1: [1, SRAM1 clock enabled]
  RCC_AHB2ENR1:
    GPIOAEN:
      B_0x0: [0, I/O port A clock disabled]
      B_0x1: [1, I/O port A clock enabled]
    GPIOBEN:
      B_0x0: [0, I/O port B clock disabled]
      B_0x1: [1, I/O port B clock enabled]
    GPIOCEN:
      B_0x0: [0, I/O port C clock disabled]
      B_0x1: [1, I/O port C clock enabled]
    GPIODEN:
      B_0x0: [0, I/O port D clock disabled]
      B_0x1: [1, I/O port D clock enabled]
    GPIOEEN:
      B_0x0: [0, I/O port E clock disabled]
      B_0x1: [1, I/O port E clock enabled]
    GPIOFEN:
      B_0x0: [0, I/O port F clock disabled]
      B_0x1: [1, I/O port F clock enabled]
    GPIOGEN:
      B_0x0: [0, I/O port G clock disabled]
      B_0x1: [1, I/O port G clock enabled]
    GPIOHEN:
      B_0x0: [0, I/O port H clock disabled]
      B_0x1: [1, I/O port H clock enabled]
    GPIOIEN:
      B_0x0: [0, I/O port I clock disabled]
      B_0x1: [1, I/O port I clock enabled]
    GPIOJEN:
      B_0x0: [0, I/O port J clock disabled]
      B_0x1: [1, I/O port J clock enabled]
    ADC12EN:
      B_0x0: [0, ADC1 and ADC2 clock disabled]
      B_0x1: [1, ADC1 and ADC2 clock enabled]
    DCMI_PSSIEN:
      B_0x0: [0, DCMI and PSSI clock disabled]
      B_0x1: [1, DCMI and PSSI clock enabled]
    OTGEN:
      B_0x0: [0, OTG_FS or OTG_HS clock disabled]
      B_0x1: [1, OTG_FS or OTG_HS clock enabled]
    OTGHSPHYEN:
      B_0x0: [0, OTG_HS PHY clock disabled]
      B_0x1: [1, OTG_HS PHY clock enabled]
    AESEN:
      B_0x0: [0, AES clock disabled]
      B_0x1: [1, AES clock enabled]
    HASHEN:
      B_0x0: [0, HASH clock disabled]
      B_0x1: [1, HASH clock enabled]
    RNGEN:
      B_0x0: [0, RNG clock disabled]
      B_0x1: [1, RNG clock enabled]
    PKAEN:
      B_0x0: [0, PKA clock disabled]
      B_0x1: [1, PKA clock enabled]
    SAESEN:
      B_0x0: [0, SAES clock disabled]
      B_0x1: [1, SAES clock enabled]
    OCTOSPIMEN:
      B_0x0: [0, OCTOSPIM clock disabled]
      B_0x1: [1, OCTOSPIM clock enabled]
    OTFDEC1EN:
      B_0x0: [0, OTFDEC1 clock disabled]
      B_0x1: [1, OTFDEC1 clock enabled]
    OTFDEC2EN:
      B_0x0: [0, OTFDEC2 clock disabled]
      B_0x1: [1, OTFDEC2 clock enabled]
    SDMMC1EN:
      B_0x0: [0, SDMMC1 clock disabled]
      B_0x1: [1, SDMMC1 clock enabled]
    SDMMC2EN:
      B_0x0: [0, SDMMC2 clock disabled]
      B_0x1: [1, SDMMC2 clock enabled]
    SRAM2EN:
      B_0x0: [0, SRAM2 clock disabled]
      B_0x1: [1, SRAM2 clock enabled]
    SRAM3EN:
      B_0x0: [0, SRAM3 clock disabled]
      B_0x1: [1, SRAM3 clock enabled]
  RCC_AHB2ENR2:
    FSMCEN:
      B_0x0: [0, FSMC clock disabled]
      B_0x1: [1, FSMC clock enabled]
    OCTOSPI1EN:
      B_0x0: [0, OCTOSPI1 clock disabled]
      B_0x1: [1, OCTOSPI1 clock enabled]
    OCTOSPI2EN:
      B_0x0: [0, OCTOSPI2 clock disabled]
      B_0x1: [1, OCTOSPI2 clock enabled]
    HSPI1EN:
      B_0x0: [0, HSPI1 clock disabled]
      B_0x1: [1, HSPI1 clock enabled]
    SRAM6EN:
      B_0x0: [0, SRAM6 clock disabled]
      B_0x1: [1, SRAM6 clock enabled]
    SRAM5EN:
      B_0x0: [0, SRAM5 clock disabled]
      B_0x1: [1, SRAM5 clock enabled]
  RCC_AHB3ENR:
    LPGPIO1EN:
      B_0x0: [0, LPGPIO1 clock disabled]
      B_0x1: [1, LPGPIO1 clock enabled]
    PWREN:
      B_0x0: [0, PWR clock disabled]
      B_0x1: [1, PWR clock enabled]
    ADC4EN:
      B_0x0: [0, ADC4 clock disabled]
      B_0x1: [1, ADC4 clock enabled]
    DAC1EN:
      B_0x0: [0, DAC1 clock disabled]
      B_0x1: [1, DAC1 clock enabled]
    LPDMA1EN:
      B_0x0: [0, LPDMA1 clock disabled]
      B_0x1: [1, LPDMA1 clock enabled]
    ADF1EN:
      B_0x0: [0, ADF1 clock disabled]
      B_0x1: [1, ADF1 clock enabled]
    GTZC2EN:
      B_0x0: [0, GTZC2 clock disabled]
      B_0x1: [1, GTZC2 clock enabled]
    SRAM4EN:
      B_0x0: [0, SRAM4 clock disabled]
      B_0x1: [1, SRAM4 clock enabled]
  RCC_APB1ENR1:
    TIM2EN:
      B_0x0: [0, TIM2 clock disabled]
      B_0x1: [1, TIM2 clock enabled]
    TIM3EN:
      B_0x0: [0, TIM3 clock disabled]
      B_0x1: [1, TIM3 clock enabled]
    TIM4EN:
      B_0x0: [0, TIM4 clock disabled]
      B_0x1: [1, TIM4 clock enabled]
    TIM5EN:
      B_0x0: [0, TIM5 clock disabled]
      B_0x1: [1, TIM5 clock enabled]
    TIM6EN:
      B_0x0: [0, TIM6 clock disabled]
      B_0x1: [1, TIM6 clock enabled]
    TIM7EN:
      B_0x0: [0, TIM7 clock disabled]
      B_0x1: [1, TIM7 clock enabled]
    WWDGEN:
      B_0x0: [0, WWDG clock disabled]
      B_0x1: [1, WWDG clock enabled]
    SPI2EN:
      B_0x0: [0, SPI2 clock disabled]
      B_0x1: [1, SPI2 clock enabled]
    USART2EN:
      B_0x0: [0, USART2 clock disabled]
      B_0x1: [1, USART2 clock enabled]
    USART3EN:
      B_0x0: [0, USART3 clock disabled]
      B_0x1: [1, USART3 clock enabled]
    UART4EN:
      B_0x0: [0, UART4 clock disabled]
      B_0x1: [1, UART4 clock enabled]
    UART5EN:
      B_0x0: [0, UART5 clock disabled]
      B_0x1: [1, UART5 clock enabled]
    I2C1EN:
      B_0x0: [0, I2C1 clock disabled]
      B_0x1: [1, I2C1 clock enabled]
    I2C2EN:
      B_0x0: [0, I2C2 clock disabled]
      B_0x1: [1, I2C2 clock enabled]
    CRSEN:
      B_0x0: [0, CRS clock disabled]
      B_0x1: [1, CRS clock enabled]
    USART6EN:
      B_0x0: [0, USART6 clock disabled]
      B_0x1: [1, USART6 clock enabled]
  RCC_APB1ENR2:
    I2C4EN:
      B_0x0: [0, I2C4 clock disabled]
      B_0x1: [1, I2C4 clock enabled]
    LPTIM2EN:
      B_0x0: [0, LPTIM2 clock disabled]
      B_0x1: [1, LPTIM2 clock enabled]
    I2C5EN:
      B_0x0: [0, I2C5 clock disabled]
      B_0x1: [1, I2C5 clock enabled]
    I2C6EN:
      B_0x0: [0, I2C6 clock disabled]
      B_0x1: [1, I2C6 clock enabled]
    FDCAN1EN:
      B_0x0: [0, FDCAN1 clock disabled]
      B_0x1: [1, FDCAN1 clock enabled]
    UCPD1EN:
      B_0x0: [0, UCPD1 clock disabled]
      B_0x1: [1, UCPD1 clock enabled]
  RCC_APB2ENR:
    TIM1EN:
      B_0x0: [0, TIM1 clock disabled]
      B_0x1: [1, TIM1 clock enabled]
    SPI1EN:
      B_0x0: [0, SPI1 clock disabled]
      B_0x1: [1, SPI1 clock enabled]
    TIM8EN:
      B_0x0: [0, TIM8 clock disabled]
      B_0x1: [1, TIM8 clock enabled]
    USART1EN:
      B_0x0: [0, USART1 clock disabled]
      B_0x1: [1, USART1 clock enabled]
    TIM15EN:
      B_0x0: [0, TIM15 clock disabled]
      B_0x1: [1, TIM15 clock enabled]
    TIM16EN:
      B_0x0: [0, TIM16 clock disabled]
      B_0x1: [1, TIM16 clock enabled]
    TIM17EN:
      B_0x0: [0, TIM17 clock disabled]
      B_0x1: [1, TIM17 clock enabled]
    SAI1EN:
      B_0x0: [0, SAI1 clock disabled]
      B_0x1: [1, SAI1 clock enabled]
    SAI2EN:
      B_0x0: [0, SAI2 clock disabled]
      B_0x1: [1, SAI2 clock enabled]
    USBEN:
      B_0x0: [0, USB clock disabled]
      B_0x1: [1, USB clock enabled]
    GFXTIMEN:
      B_0x0: [0, GFXTIM clock disabled]
      B_0x1: [1, GFXTIM clock enabled]
    LTDCEN:
      B_0x0: [0, LTDC clock disabled]
      B_0x1: [1, LTDC clock enabled]
    DSIEN:
      B_0x0: [0, DSI clock disabled]
      B_0x1: [1, DSI clock enabled]
  RCC_APB3ENR:
    SYSCFGEN:
      B_0x0: [0, SYSCFG clock disabled]
      B_0x1: [1, SYSCFG clock enabled]
    SPI3EN:
      B_0x0: [0, SPI3 clock disabled]
      B_0x1: [1, SPI3 clock enabled]
    LPUART1EN:
      B_0x0: [0, LPUART1 clock disabled]
      B_0x1: [1, LPUART1 clock enabled]
    I2C3EN:
      B_0x0: [0, I2C3 clock disabled]
      B_0x1: [1, I2C3 clock enabled]
    LPTIM1EN:
      B_0x0: [0, LPTIM1 clock disabled]
      B_0x1: [1, LPTIM1 clock enabled]
    LPTIM3EN:
      B_0x0: [0, LPTIM3 clock disabled]
      B_0x1: [1, LPTIM3 clock enabled]
    LPTIM4EN:
      B_0x0: [0, LPTIM4 clock disabled]
      B_0x1: [1, LPTIM4 clock enabled]
    OPAMPEN:
      B_0x0: [0, OPAMP clock disabled]
      B_0x1: [1, OPAMP clock enabled]
    COMPEN:
      B_0x0: [0, COMP clock disabled]
      B_0x1: [1, COMP clock enabled]
    VREFEN:
      B_0x0: [0, VREFBUF clock disabled]
      B_0x1: [1, VREFBUF clock enabled]
    RTCAPBEN:
      B_0x0: [0, RTC and TAMP APB clock disabled]
      B_0x1: [1, RTC and TAMP APB clock enabled]
  RCC_AHB1SMENR:
    GPDMA1SMEN:
      B_0x0: [0, GPDMA1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPDMA1 clocks enabled by the clock gating during Sleep and Stop modes]
    CORDICSMEN:
      B_0x0: [0, CORDIC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CORDIC clocks enabled by the clock gating during Sleep and Stop modes]
    FMACSMEN:
      B_0x0: [0, FMAC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FMAC clocks enabled by the clock gating during Sleep and Stop modes]
    MDF1SMEN:
      B_0x0: [0, MDF1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, MDF1 clocks enabled by the clock gating during Sleep and Stop modes]
    FLASHSMEN:
      B_0x0: [0, FLASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FLASH clocks enabled by the clock gating during Sleep and Stop modes]
    CRCSMEN:
      B_0x0: [0, CRC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRC clocks enabled by the clock gating during Sleep and Stop modes]
    JPEGSMEN:
      B_0x0: [0, JPEG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, JPEG clocks enabled by the clock gating during Sleep and Stop modes]
    TSCSMEN:
      B_0x0: [0, TSC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TSC clocks enabled by the clock gating during Sleep and Stop modes]
    RAMCFGSMEN:
      B_0x0: [0, RAMCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RAMCFG clocks enabled by the clock gating during Sleep and Stop modes]
    DMA2DSMEN:
      B_0x0: [0, DMA2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DMA2D clocks enabled by the clock gating during Sleep and Stop modes]
    GFXMMUSMEN:
      B_0x0: [0, GFXMMU clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXMMU clocks enabled by the clock gating during Sleep and Stop modes]
    GPU2DSMEN:
      B_0x0: [0, GPU2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPU2D clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE2SMEN:
      B_0x0: [0, DCACHE2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE2 clocks enabled by the clock gating during Sleep and Stop modes]
    GTZC1SMEN:
      B_0x0: [0, GTZC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC1 clocks enabled by the clock gating during Sleep and Stop modes]
    BKPSRAMSMEN:
      B_0x0: [0, BKPSRAM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, BKPSRAM clocks enabled by the clock gating during Sleep and Stop modes]
    ICACHESMEN:
      B_0x0: [0, ICACHE clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ICACHE clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE1SMEN:
      B_0x0: [0, DCACHE1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE1 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM1SMEN:
      B_0x0: [0, SRAM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR1:
    GPIOASMEN:
      B_0x0: [0, I/O port A clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port A clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOBSMEN:
      B_0x0: [0, I/O port B clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port B clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOCSMEN:
      B_0x0: [0, I/O port C clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port C clocks enabled by the clock gating during Sleep and Stop modes]
    GPIODSMEN:
      B_0x0: [0, I/O port D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port D clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOESMEN:
      B_0x0: [0, I/O port E clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port E clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOFSMEN:
      B_0x0: [0, I/O port F clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port F clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOGSMEN:
      B_0x0: [0, I/O port G clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port G clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOHSMEN:
      B_0x0: [0, I/O port H clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port H clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOISMEN:
      B_0x0: [0, I/O port I clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port I clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOJSMEN:
      B_0x0: [0, I/O port J clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port J clocks enabled by the clock gating during Sleep and Stop modes]
    ADC12SMEN:
      B_0x0: [0, ADC1 and ADC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC1 and ADC2 clocks enabled by the clock gating during Sleep and Stop modes]
    DCMI_PSSISMEN:
      B_0x0: [0, DCMI and PSSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCMI and PSSI clocks enabled by the clock gating during Sleep and Stop modes]
    OTGSMEN:
      B_0x0: [0, OTG_FS and OTG_HS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_FS and OTG_HS clocks enabled by the clock gating during Sleep and Stop modes]
    OTGHSPHYSMEN:
      B_0x0: [0, OTG_HS PHY clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_HS PHY clocks enabled by the clock gating during Sleep and Stop modes]
    AESSMEN:
      B_0x0: [0, AES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, AES clocks enabled by the clock gating during Sleep and Stop modes]
    HASHSMEN:
      B_0x0: [0, HASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HASH clocks enabled by the clock gating during Sleep and Stop modes]
    RNGSMEN:
      B_0x0: [0, RNG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RNG clocks enabled by the clock gating during Sleep and Stop modes]
    PKASMEN:
      B_0x0: [0, PKA clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PKA clocks enabled by the clock gating during Sleep and Stop modes]
    SAESSMEN:
      B_0x0: [0, SAES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAES clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPIMSMEN:
      B_0x0: [0, OCTOSPIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPIM clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC1SMEN:
      B_0x0: [0, OTFDEC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC1 clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC2SMEN:
      B_0x0: [0, OTFDEC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC1SMEN:
      B_0x0: [0, SDMMC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC1 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC2SMEN:
      B_0x0: [0, SDMMC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM2SMEN:
      B_0x0: [0, SRAM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM3SMEN:
      B_0x0: [0, SRAM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM3 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR2:
    FSMCSMEN:
      B_0x0: [0, FSMC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FSMC clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI1SMEN:
      B_0x0: [0, OCTOSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI2SMEN:
      B_0x0: [0, OCTOSPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    HSPI1SMEN:
      B_0x0: [0, HSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HSP1I clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM6SMEN:
      B_0x0: [0, SRAM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM6 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM5SMEN:
      B_0x0: [0, SRAM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM5 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB3SMENR:
    LPGPIO1SMEN:
      B_0x0: [0, LPGPIO1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPGPIO1 clock enabled by the clock gating during Sleep and Stop modes]
    PWRSMEN:
      B_0x0: [0, PWR clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PWR clock enabled by the clock gating during Sleep and Stop modes]
    ADC4SMEN:
      B_0x0: [0, ADC4 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC4 clock enabled by the clock gating during Sleep and Stop modes]
    DAC1SMEN:
      B_0x0: [0, DAC1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DAC1 clock enabled by the clock gating during Sleep and Stop modes]
    LPDMA1SMEN:
      B_0x0: [0, LPDMA1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPDMA1 clock enabled by the clock gating during Sleep and Stop modes]
    ADF1SMEN:
      B_0x0: [0, ADF1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADF1 clock enabled by the clock gating during Sleep and Stop modes]
    GTZC2SMEN:
      B_0x0: [0, GTZC2 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC2 clock enabled by the clock gating during Sleep and Stop modes]
    SRAM4SMEN:
      B_0x0: [0, SRAM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM4 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR1:
    TIM2SMEN:
      B_0x0: [0, TIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM3SMEN:
      B_0x0: [0, TIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM4SMEN:
      B_0x0: [0, TIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM5SMEN:
      B_0x0: [0, TIM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM5 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM6SMEN:
      B_0x0: [0, TIM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM6 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM7SMEN:
      B_0x0: [0, TIM7 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM7 clocks enabled by the clock gating during Sleep and Stop modes]
    WWDGSMEN:
      B_0x0: [0, Window watchdog clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, Window watchdog clocks enabled by the clock gating during Sleep and Stop modes]
    SPI2SMEN:
      B_0x0: [0, SPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART2SMEN:
      B_0x0: [0, USART2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART3SMEN:
      B_0x0: [0, USART3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART3 clocks enabled by the clock gating during Sleep and Stop modes]
    UART4SMEN:
      B_0x0: [0, UART4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART4 clocks enabled by the clock gating during Sleep and Stop modes]
    UART5SMEN:
      B_0x0: [0, UART5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C1SMEN:
      B_0x0: [0, I2C1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C2SMEN:
      B_0x0: [0, I2C2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C2 clocks enabled by the clock gating during Sleep and Stop modes]
    CRSSMEN:
      B_0x0: [0, CRS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRS clocks enabled by the clock gating during Sleep and Stop modes]
    USART6SMEN:
      B_0x0: [0, USART6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART6 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR2:
    I2C4SMEN:
      B_0x0: [0, I2C4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C4 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM2SMEN:
      B_0x0: [0, LPTIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C5SMEN:
      B_0x0: [0, I2C5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C6SMEN:
      B_0x0: [0, I2C6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C6 clocks enabled by the clock gating during Sleep and Stop modes]
    FDCAN1SMEN:
      B_0x0: [0, FDCAN1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FDCAN1 clocks enabled by the clock gating during Sleep and Stop modes]
    UCPD1SMEN:
      B_0x0: [0, UCPD1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UCPD1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB2SMENR:
    TIM1SMEN:
      B_0x0: [0, TIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    SPI1SMEN:
      B_0x0: [0, SPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM8SMEN:
      B_0x0: [0, TIM8 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM8 clocks enabled by the clock gating during Sleep and Stop modes]
    USART1SMEN:
      B_0x0: [0, USART1clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART1clocks enabled by the clock gating during Sleep and Stop modes]
    TIM15SMEN:
      B_0x0: [0, TIM15 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM15 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM16SMEN:
      B_0x0: [0, TIM16 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM16 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM17SMEN:
      B_0x0: [0, TIM17 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM17 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI1SMEN:
      B_0x0: [0, SAI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI1 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI2SMEN:
      B_0x0: [0, SAI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USBSMEN:
      B_0x0: [0, USB clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USB clocks enabled by the clock gating during Sleep and Stop modes]
    GFXTIMSMEN:
      B_0x0: [0, GFXTIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXTIM clocks enabled by the clock gating during Sleep and Stop modes]
    LTDCSMEN:
      B_0x0: [0, LTDC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LTDC clocks enabled by the clock gating during Sleep and Stop modes]
    DSISMEN:
      B_0x0: [0, DSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DSI clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB3SMENR:
    SYSCFGSMEN:
      B_0x0: [0, SYSCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SYSCFG clocks enabled by the clock gating during Sleep and Stop modes]
    SPI3SMEN:
      B_0x0: [0, SPI3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPUART1SMEN:
      B_0x0: [0, LPUART1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPUART1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C3SMEN:
      B_0x0: [0, I2C3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM1SMEN:
      B_0x0: [0, LPTIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM3SMEN:
      B_0x0: [0, LPTIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM4SMEN:
      B_0x0: [0, LPTIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    OPAMPSMEN:
      B_0x0: [0, OPAMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OPAMP clocks enabled by the clock gating during Sleep and Stop modes]
    COMPSMEN:
      B_0x0: [0, COMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, COMP clocks enabled by the clock gating during Sleep and Stop modes]
    VREFSMEN:
      B_0x0: [0, VREFBUF clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, VREFBUF clocks enabled by the clock gating during Sleep and Stop modes]
    RTCAPBSMEN:
      B_0x0: [0, RTC and TAMP APB clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RTC and TAMP APB clock enabled by the clock gating during Sleep and Stop modes]
  RCC_SRDAMR:
    SPI3AMEN:
      B_0x0: [0, SPI3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SPI3 autonomous mode enabled during Stop 0/1/2 mode]
    LPUART1AMEN:
      B_0x0: [0, LPUART1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPUART1 autonomous mode enabled during Stop 0/1/2 mode]
    I2C3AMEN:
      B_0x0: [0, I2C3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, I2C3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM1AMEN:
      B_0x0: [0, LPTIM1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM1 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM3AMEN:
      B_0x0: [0, LPTIM3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM4AMEN:
      B_0x0: [0, LPTIM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM4 autonomous mode enabled during Stop 0/1/2 mode]
    OPAMPAMEN:
      B_0x0: [0, OPAMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, OPAMP autonomous mode enabled during Stop 0/1/2 mode]
    COMPAMEN:
      B_0x0: [0, COMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, COMP autonomous mode enabled during Stop 0/1/2 mode]
    VREFAMEN:
      B_0x0: [0, VREFBUF autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, VREFBUF autonomous mode enabled during Stop 0/1/2 mode]
    RTCAPBAMEN:
      B_0x0: [0, RTC and TAMP autonomous mode disabled during Stop 0/1/2mode]
      B_0x1: [1, RTC and TAMP autonomous mode enabled during Stop 0/1/2 mode]
    ADC4AMEN:
      B_0x0: [0, ADC4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADC4 autonomous mode enabled during Stop 0/1/2 mode]
    LPGPIO1AMEN:
      B_0x0: [0, LPGPIO1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPGPIO1 autonomous mode enabled during Stop 0/1/2 mode]
    DAC1AMEN:
      B_0x0: [0, DAC1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, DAC1 autonomous mode enabled during Stop 0/1/2 mode]
    LPDMA1AMEN:
      B_0x0: [0, LPDMA1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPDMA1 autonomous mode enabled during Stop 0/1/2 mode]
    ADF1AMEN:
      B_0x0: [0, ADF1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADF1 autonomous mode enabled during Stop 0/1/2 mode]
    SRAM4AMEN:
      B_0x0: [0, SRAM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SRAM4 autonomous mode enabled during Stop 0/1/2 mode]
  RCC_CCIPR1:
    USART1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART3SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    I2C1SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SPI2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    SPI1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SYSTICKSEL:
      B_0x0: [0, HCLK/8 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, LSE selected]
      B_0x3: [3, reserved]
    FDCAN1SEL:
      B_0x0: [0, HSE clock selected]
      B_0x1: [1, PLL1“Q” (pll1_q_ck) selected]
      B_0x2: [2, PLL2 “P” (pll2_p_ck) selected]
      B_0x3: [3, reserved]
    ICLKSEL:
      B_0x0: [0, HSI48 clock selected]
      B_0x1: [1, PLL2 “Q” (pll2_q_ck) selected]
      B_0x2: [2, PLL1 “Q” (pll1_q_ck) selected]
      B_0x3: [3, MSIK clock selected]
    TIMICSEL:
      B_0x4: [4, "HSI/256, MSIS/1024 and MSIS/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x5: [5, "HSI/256, MSIS/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x6: [6, "HSI/256, MSIK/1024 and MSIS/4 generated and can be selected by TIM16, TIM17 ,and LPTIM2 as internal input capture"]
      B_0x7: [7, "HSI/256, MSIK/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
  RCC_CCIPR2:
    MDF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 “P” (pll1_p_ck) selected]
      B_0x2: [2, PLL3 “Q” (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
    SAI1SEL:
      B_0x0: [0, PLL2 “P” (pll2_p_ck) selected]
      B_0x1: [1, PLL3 “P” (pll3_p_ck) selected]
      B_0x2: [2, PLL1 “P” (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAI2SEL:
      B_0x0: [0, PLL2 “P” (pll2_p_ck) selected]
      B_0x1: [1, PLL3 “P” (pll3_p_ck) selected]
      B_0x2: [2, PLL1 “P” (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAESSEL:
      B_0x0: [0, SHSI selected]
      B_0x1: [1, "SHSI / 2 selected, can be used in range 4"]
    RNGSEL:
      B_0x0: [0, HSI48 selected]
      B_0x1: [1, "HSI48 / 2 selected, can be used in range 4"]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, reserved]
    SDMMCSEL:
      B_0x0: [0, ICLK clock selected]
      B_0x1: [1, "PLL1 “P” (pll1_p_ck) selected, in case higher than 48 MHz is needed (for SDR50 mode)"]
    DSISEL:
      B_0x0: [0, PLL3 “P” (pll3_p_ck) selected]
      B_0x1: [1, DSI PHY PLL output selected]
    USART6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    LTDCSEL:
      B_0x0: [0, PLL3 “R” (pll3_r_ck) selected]
      B_0x1: [1, PLL2 “R” (pll2_r_ck) selected]
    OCTOSPISEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, MSIK selected]
      B_0x2: [2, "PLL1 “Q” (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL2 “Q” (pll2_q_ck) selected, can be up to 200 MHz"]
    HSPI1SEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, "PLL1 “Q” (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x2: [2, "PLL2 “Q” (pll2_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL3 “R” (pll3_r_ck) selected, can be up to 200 MHz"]
    I2C5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    OTGHSSEL:
      B_0x0: [0, HSE selected]
      B_0x1: [1, "PLL1 “P” (pll1_q_ck) selected,"]
      B_0x2: [2, HSE/2 selected]
      B_0x3: [3, PLL1 “P” divided by 2 (pll1_p_ck/2) selected]
  RCC_CCIPR3:
    LPUART1SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
      B_0x4: [4, MSIK selected]
    SPI3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM34SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI selected]
      B_0x3: [3, LSE selected]
    LPTIM1SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    ADCDACSEL:
      B_0x0: [0, HCLK clock selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, PLL2 “R” (pll2_r_ck) selected]
      B_0x3: [3, HSE clock selected]
      B_0x4: [4, HSI16 clock selected]
      B_0x5: [5, MSIK clock selected]
    DAC1SEL:
      B_0x0: [0, LSE selected]
      B_0x1: [1, LSI selected]
    ADF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 “P” (pll1_p_ck) selected]
      B_0x2: [2, PLL3 “Q” (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
  RCC_BDCR:
    LSEON:
      B_0x0: [0, LSE oscillator off]
      B_0x1: [1, LSE oscillator on]
    LSERDY:
      B_0x0: [0, LSE oscillator not ready]
      B_0x1: [1, LSE oscillator ready]
    LSEBYP:
      B_0x0: [0, LSE oscillator not bypassed]
      B_0x1: [1, LSE oscillator bypassed]
    LSEDRV:
      B_0x0: [0, ‘Xtal mode’ lower driving capability]
      B_0x1: [1, ‘Xtal mode’ medium-low driving capability]
      B_0x2: [2, ‘Xtal mode’ medium-high driving capability]
      B_0x3: [3, ‘Xtal mode’ higher driving capability]
    LSECSSON:
      B_0x0: [0, CSS on LSE OFF]
      B_0x1: [1, CSS on LSE ON]
    LSECSSD:
      B_0x0: [0, No failure detected on LSE]
      B_0x1: [1, Failure detected on LSE]
    LSESYSEN:
      B_0x0: [0, "LSE can be used only for RTC, TAMP, and CSS on LSE."]
      B_0x1: [1, LSE can be used by any other peripheral or function.]
    RTCSEL:
      B_0x0: [0, No clock selected]
      B_0x1: [1, LSE oscillator clock selected]
      B_0x2: [2, LSI oscillator clock selected]
      B_0x3: [3, HSE oscillator clock divided by 32 selected]
    LSESYSRDY:
      B_0x0: [0, LSESYS clock not ready]
      B_0x1: [1, LSESYS clock ready]
    LSEGFON:
      B_0x0: [0, LSE glitch filter disabled]
      B_0x1: [1, LSE glitch filter enabled]
    RTCEN:
      B_0x0: [0, RTC and TAMP clock disabled]
      B_0x1: [1, RTC and TAMP clock enabled]
    BDRST:
      B_0x0: [0, Reset not activated]
      B_0x1: [1, Reset the entire backup domain.]
    LSCOEN:
      B_0x0: [0, LSCO disabled]
      B_0x1: [1, LSCO enabled]
    LSCOSEL:
      B_0x0: [0, LSI clock selected]
      B_0x1: [1, LSE clock selected]
    LSION:
      B_0x0: [0, LSI oscillator OFF]
      B_0x1: [1, LSI oscillator ON]
    LSIRDY:
      B_0x0: [0, LSI oscillator not ready]
      B_0x1: [1, LSI oscillator ready]
    LSIPREDIV:
      B_0x0: [0, LSI not divided]
      B_0x1: [1, LSI divided by 128]
  RCC_CSR:
    MSIKSRANGE:
      B_0x4: [4, range 4 around 4M�Hz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
    MSISSRANGE:
      B_0x4: [4, range 4 around 4M�Hz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
    RMVF:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear the reset flags.]
    OBLRSTF:
      B_0x0: [0, No reset from option-byte loading occurred]
      B_0x1: [1, Reset from option-byte loading occurred]
    PINRSTF:
      B_0x0: [0, No reset from NRST pin occurred]
      B_0x1: [1, Reset from NRST pin occurred]
    BORRSTF:
      B_0x0: [0, No BOR/exit from Shutdown mode reset occurred]
      B_0x1: [1, BOR/exit from Shutdown mode reset occurred]
    SFTRSTF:
      B_0x0: [0, No software reset occurred]
      B_0x1: [1, Software reset occurred]
    IWDGRSTF:
      B_0x0: [0, No independent watchdog reset occurred]
      B_0x1: [1, Independent watchdog reset occurred]
    WWDGRSTF:
      B_0x0: [0, No window watchdog reset occurred]
      B_0x1: [1, Window watchdog reset occurred]
    LPWRRSTF:
      B_0x0: [0, No illegal low-power mode reset occurred]
      B_0x1: [1, Illegal low-power mode reset occurred]
  RCC_SECCFGR:
    HSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    MSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    SYSCLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PRESCSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL1SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL2SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL3SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    ICLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSI48SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    RMVFSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
  RCC_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to RCC secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to RCC non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC non-secure functions can be done by privileged access only.]