
---------- Begin Simulation Statistics ----------
final_tick                               265487165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716992                       # Number of bytes of host memory used
host_op_rate                                   283569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.66                       # Real time elapsed on the host
host_tick_rate                              752813779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.265487                       # Number of seconds simulated
sim_ticks                                265487165000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.524827                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596722                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599571                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               846                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599821                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                155                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              230                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601838                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          117                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.654872                       # CPI: cycles per instruction
system.cpu.discardedOps                          2572                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411607                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901056                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094308                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       148105014                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.376666                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        265487165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       117382151                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1471661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2960102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1542887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3086682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            396                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1471474                       # Transaction distribution
system.membus.trans_dist::CleanEvict              187                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487841                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           600                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4448543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4448543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189434560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189434560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488441                       # Request fanout histogram
system.membus.respLayer1.occupancy         7834905750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8845998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3002441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1511675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1511674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31557                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4629182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4630477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    196748672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196795456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1472057                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94174336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3015853                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003998                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3003797     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12056      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3015853                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6148950000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4629693999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1692999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   69                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                55283                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55352                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  69                       # number of overall hits
system.l2.overall_hits::.cpu.data               55283                       # number of overall hits
system.l2.overall_hits::total                   55352                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487949                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487949                       # number of overall misses
system.l2.overall_misses::total               1488444                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 151441207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151488995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47788000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 151441207000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151488995000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1543232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1543796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1543232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1543796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.964177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.964177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96541.414141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101778.493080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101776.751426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96541.414141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101778.493080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101776.751426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1471474                       # number of writebacks
system.l2.writebacks::total                   1471474                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37806000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 121682194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121720000000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37806000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 121682194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121720000000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.875887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.964176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.875887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.964176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76530.364372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81778.525862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81776.784047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76530.364372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81778.525862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81776.784047                       # average overall mshr miss latency
system.l2.replacements                        1472057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1530967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1530967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1530967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1530967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             23833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23833                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487842                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 151429828000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151429828000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1511675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1511675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101778.164617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101778.164617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 121673008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121673008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81778.178059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81778.178059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47788000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47788000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96541.414141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96541.414141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37806000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37806000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.875887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76530.364372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76530.364372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         31450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11379000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11379000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106345.794393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106345.794393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9186000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9186000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86660.377358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86660.377358                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16296.893586                       # Cycle average of tags in use
system.l2.tags.total_refs                     3075020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.065933                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.262023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16292.631563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7638487                       # Number of tag accesses
system.l2.tags.data_accesses                  7638487                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94174336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94174336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1471474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1471474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            119087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         358693830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             358812917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       119087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           119087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354722745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354722745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354722745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           119087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        358693830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            713535662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000798194500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4452188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1393639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1471474                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91943                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17508530000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45416798750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11763.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30513.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1314775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1306931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       338188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    560.140987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   372.064791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.894465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14782      4.37%      4.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124745     36.89%     41.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12780      3.78%     45.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12637      3.74%     48.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14981      4.43%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11186      3.31%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9966      2.95%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11788      3.49%     62.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125323     37.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       338188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.185590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.980231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.402374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         81844    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.976310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.245895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1130      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80249     98.05%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              468      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94173056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94174336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       358.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    358.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  265487051000                       # Total gap between requests
system.mem_ctrls.avgGap                      89694.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95228608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94173056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 119086.736264632593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 358693829.888160467148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354717923.934288859367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12458250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  45404340500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6247983340000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25219.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30514.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4246071.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1206017400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            641009655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5311831560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839169060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20956765440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62149796100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49610400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143714990175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.325567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 127017487000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8864960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 129604718000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1208652060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            642413805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315637180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3841820820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20956765440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62230553130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49542395040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143738237475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.413132                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126824187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8864960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129798017250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958729                       # number of overall hits
system.cpu.icache.overall_hits::total         5958729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          564                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          564                       # number of overall misses
system.cpu.icache.overall_misses::total           564                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52100000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52100000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52100000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52100000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92375.886525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92375.886525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92375.886525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92375.886525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          564                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          564                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50972000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90375.886525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90375.886525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90375.886525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90375.886525                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          564                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           564                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92375.886525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92375.886525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90375.886525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90375.886525                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.946202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10566.122340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.946202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.387643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.387643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.387695                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5959857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5959857                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45752747                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45752747                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45752769                       # number of overall hits
system.cpu.dcache.overall_hits::total        45752769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3053708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3053708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3053738                       # number of overall misses
system.cpu.dcache.overall_misses::total       3053738                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 305753302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 305753302000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 305753302000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 305753302000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062568                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062568                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062568                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062568                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100125.258211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100125.258211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100124.274578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100124.274578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1530967                       # number of writebacks
system.cpu.dcache.writebacks::total           1530967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1510500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1510500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1510500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1510500                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1543208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1543208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1543231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1543231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 158671997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 158671997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 158674539000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 158674539000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102819.579085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102819.579085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102819.693876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102819.693876                       # average overall mshr miss latency
system.cpu.dcache.replacements                1542719                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35679378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35679378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1529544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1529544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48487.684261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48487.684261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1465559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1465559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46476.992357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46476.992357                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10073369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10073369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3022163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3022163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 304223758000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 304223758000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.230778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.230778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100664.245443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100664.245443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1510488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1510488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1511675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1511675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157206438000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157206438000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.115434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.115434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103994.865298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103994.865298                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.576923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.576923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2542000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2542000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110521.739130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110521.739130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.801029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47296027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1543231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.647406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.801029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50349766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50349766                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 265487165000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
