--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bt<0>       |    9.881(R)|   -1.307(R)|clk_BUFGP         |   0.000|
bt<1>       |    8.860(R)|   -1.161(R)|clk_BUFGP         |   0.000|
bt<2>       |   12.338(R)|   -1.883(R)|clk_BUFGP         |   0.000|
sw<0>       |   12.770(R)|   -1.298(R)|clk_BUFGP         |   0.000|
sw<1>       |   12.086(R)|   -1.041(R)|clk_BUFGP         |   0.000|
sw<2>       |   12.069(R)|   -0.779(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |    7.131(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |    6.669(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |    7.374(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |    7.113(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |    7.134(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |    6.647(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |    6.668(R)|clk_BUFGP         |   0.000|
a_to_g<7>   |    7.622(R)|clk_BUFGP         |   0.000|
en<0>       |    7.423(R)|clk_BUFGP         |   0.000|
en<1>       |    7.318(R)|clk_BUFGP         |   0.000|
en<2>       |    7.869(R)|clk_BUFGP         |   0.000|
en<3>       |    7.095(R)|clk_BUFGP         |   0.000|
led<0>      |    7.108(R)|clk_BUFGP         |   0.000|
led<1>      |    7.375(R)|clk_BUFGP         |   0.000|
led<2>      |    7.984(R)|clk_BUFGP         |   0.000|
led<3>      |    7.657(R)|clk_BUFGP         |   0.000|
led<4>      |    7.333(R)|clk_BUFGP         |   0.000|
led<5>      |    7.094(R)|clk_BUFGP         |   0.000|
led<7>      |    7.543(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock bt<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bt<3>          |    2.970|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bt<3>          |   14.861|         |         |         |
clk            |   15.794|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 23 21:06:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



