<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>brainfuck_core</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>command_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>command_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>command_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>command_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.COMMAND_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_in_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.DATA_IN_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_out_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.DATA_OUT_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>command_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>command_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.COMMAND_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_in_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_IN_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_out_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_OUT_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>command_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>command_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.COMMAND_AXIS_CLK.ASSOCIATED_RESET">command_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.COMMAND_AXIS_CLK.ASSOCIATED_BUSIF">command_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_in_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_IN_AXIS_CLK.ASSOCIATED_RESET">data_in_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_IN_AXIS_CLK.ASSOCIATED_BUSIF">data_in_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_out_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_OUT_AXIS_CLK.ASSOCIATED_RESET">data_out_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_OUT_AXIS_CLK.ASSOCIATED_BUSIF">data_out_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>brainfuck_core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2730c1ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>brainfuck_core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2730c1ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cbe8ae3a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>command_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>command_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>command_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_command_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>command_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>command_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_data_in_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_data_out_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_command_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C command AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_command_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_data_out_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C data out AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_data_out_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_data_in_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C data in AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_data_in_AXIS_TDATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tiny_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/brainfuck_core_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4bff802c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tiny_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/brainfuck_core_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/brainfuck_core_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cbe8ae3a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_command_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C command AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_command_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_command_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_data_out_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C data out AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_data_out_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_data_out_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_data_in_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C data in AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_data_in_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_data_in_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">brainfuck_core_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>brainfuck_core_v1.0</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-08-13T17:11:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215cae1e_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad57b2a_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d3664e_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcabc95_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7ffce4_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c49a837_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebe0183_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5162a6f0_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a88125_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b44ed9_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7055627c_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c079d5_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59afecf1_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10212e8e_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24df98b4_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4699cb03_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326be45c_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e95fd9_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6463ae_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d7249_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369aaf76_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47244c50_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7fa743_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb0f3b6_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780d8ddb_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e48729e_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f2eeb_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d97121d_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376d6b1d_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d22e1e7_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537aa94_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3736d938_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6509c6f0_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b92dba4_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d70555_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c52b5c_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8808912_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a8891a_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4828b1e8_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c651149_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f0a736_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcbb4fc_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c99485_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440643f9_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431f72aa_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ab5d86_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa8afd3_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42487769_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccbaf62_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56219292_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e594ff8_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34697b29_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f99a5e1_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6992d217_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334ab6a2_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65eac921_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7e13e2_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b39da3_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51394c3e_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b69c207_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796a640c_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fb368b_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7641afaa_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3753b25a_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a98b4fd_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef481a_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272e284f_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1583d7b2_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7681ff_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a9547a_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc101d_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6969a5_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42afd613_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd0eb99_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778de656_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139a8cc_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f42eb07_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50358594_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e1bdbd_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be86189_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3601d86c_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e97c12_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262bf1b9_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c93d61_ARCHIVE_LOCATION">/home/magnus/Documents/xilinx/ownIP/ip_repo/brainfuck_core_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="13d50e52"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="94f6ccb1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b47d027c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1281257e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="95fd0092"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
