✔ [2/104] Built LeanRV64D.Sail.IntRange
✔ [3/104] Built LeanRV64D.Sail.BitVec
✔ [4/104] Built LeanRV64D.Sail.Sail
✔ [5/104] Built LeanRV64D.Defs
✔ [6/104] Built LeanRV64D.FakeReal
✔ [7/104] Built LeanRV64D.RiscvExtras
✔ [8/104] Built LeanRV64D.Specialization
✔ [9/104] Built LeanRV64D.Option
✔ [10/104] Built LeanRV64D.Flow
✔ [11/104] Built LeanRV64D.Arith
✔ [12/104] Built LeanRV64D.String
✔ [13/104] Built LeanRV64D.Mapping
✔ [14/104] Built LeanRV64D.Vector
✔ [15/104] Built LeanRV64D.HexBits
✔ [16/104] Built LeanRV64D.HexBitsSigned
✔ [17/104] Built LeanRV64D.DecBits
✔ [18/104] Built LeanRV64D.Prelude
✔ [19/104] Built LeanRV64D.RiscvErrors
✔ [20/104] Built LeanRV64D.RiscvXlen
✔ [21/104] Built LeanRV64D.RiscvFlen
✔ [22/104] Built LeanRV64D.RiscvVlen
✔ [23/104] Built LeanRV64D.PreludeMemAddrtype
✔ [24/104] Built LeanRV64D.PreludeMemMetadata
✔ [25/104] Built LeanRV64D.Result
✔ [26/104] Built LeanRV64D.Common
✔ [27/104] Built LeanRV64D.ReadWrite
✔ [28/104] Built LeanRV64D.PreludeMem
✔ [29/104] Built LeanRV64D.Arithmetic
✔ [30/104] Built LeanRV64D.RiscvExtensions
✔ [31/104] Built LeanRV64D.RiscvTypesExt
✔ [32/104] Built LeanRV64D.RiscvTypes
✔ [33/104] Built LeanRV64D.RiscvVmemTypes
✔ [34/104] Built LeanRV64D.RiscvCallbacks
✔ [35/104] Built LeanRV64D.RiscvRegType
✔ [36/104] Built LeanRV64D.RiscvFregType
✔ [37/104] Built LeanRV64D.RiscvRegs
✔ [38/104] Built LeanRV64D.RiscvPcAccess
✔ [39/104] Built LeanRV64D.RiscvSysRegs
✔ [40/104] Built LeanRV64D.RiscvPmpRegs
✔ [41/104] Built LeanRV64D.RiscvPmpControl
✔ [42/104] Built LeanRV64D.RiscvExtRegs
✔ [43/104] Built LeanRV64D.RiscvAddrChecks
✔ [44/104] Built LeanRV64D.RiscvVregType
✔ [45/104] Built LeanRV64D.RiscvVextRegs
✔ [46/104] Built LeanRV64D.RiscvVextControl
✔ [47/104] Built LeanRV64D.RiscvSysExceptions
✔ [48/104] Built LeanRV64D.RiscvZihpm
✔ [49/104] Built LeanRV64D.RiscvSscofpmf
✔ [50/104] Built LeanRV64D.RiscvZkrControl
✔ [51/104] Built LeanRV64D.RiscvSoftfloatInterface
✔ [52/104] Built LeanRV64D.RiscvFdextRegs
✔ [53/104] Built LeanRV64D.RiscvSmcntrpmf
✔ [54/104] Built LeanRV64D.RiscvSysControl
✔ [55/104] Built LeanRV64D.RiscvPlatform
✔ [56/104] Built LeanRV64D.RiscvMem
✔ [57/104] Built LeanRV64D.RiscvInstRetire
✔ [58/104] Built LeanRV64D.RiscvVmemPte
✔ [59/104] Built LeanRV64D.RiscvVmemPtw
✔ [60/104] Built LeanRV64D.RiscvVmemTlb
⚠ [61/104] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:216:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [62/104] Built LeanRV64D.RiscvVmemUtils
✔ [63/104] Built LeanRV64D.RiscvTypesKext
✔ [64/104] Built LeanRV64D.RiscvZvkUtils
✔ [65/104] Built LeanRV64D.RiscvInstsBase
✔ [66/104] Built LeanRV64D.RiscvInstsAext
✔ [67/104] Built LeanRV64D.RiscvInstsMext
✔ [68/104] Built LeanRV64D.RiscvInstsZicsr
✔ [69/104] Built LeanRV64D.RiscvInstsFext
✔ [70/104] Built LeanRV64D.RiscvInstsDext
✔ [71/104] Built LeanRV64D.RiscvInstsZba
✔ [72/104] Built LeanRV64D.RiscvInstsZbb
✔ [73/104] Built LeanRV64D.RiscvInstsZbs
✔ [74/104] Built LeanRV64D.RiscvInstsZfh
✔ [75/104] Built LeanRV64D.RiscvInstsZfa
✔ [76/104] Built LeanRV64D.RiscvInstsZbkb
✔ [77/104] Built LeanRV64D.RiscvInstsZicond
✔ [78/104] Built LeanRV64D.RiscvInstsVextUtils
✔ [79/104] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [80/104] Built LeanRV64D.RiscvInstsVextVset
✔ [81/104] Built LeanRV64D.RiscvInstsVextArith
✔ [82/104] Built LeanRV64D.RiscvInstsVextFp
✔ [83/104] Built LeanRV64D.RiscvInstsVextMem
✔ [84/104] Built LeanRV64D.RiscvInstsVextMask
✔ [85/104] Built LeanRV64D.RiscvInstsVextVm
✔ [86/104] Built LeanRV64D.RiscvInstsVextFpVm
✔ [87/104] Built LeanRV64D.RiscvInstsVextRed
✔ [88/104] Built LeanRV64D.RiscvInstsVextFpRed
✔ [89/104] Built LeanRV64D.RiscvInstsZicbom
✔ [90/104] Built LeanRV64D.RiscvInstsZicboz
✔ [91/104] Built LeanRV64D.RiscvInstsZawrs
✔ [92/104] Built LeanRV64D.RiscvInstsZvkned
✔ [93/104] Built LeanRV64D.RiscvInstsZvknhab
✔ [94/104] Built LeanRV64D.RiscvInstsEnd
✔ [95/104] Built LeanRV64D.RiscvCsrEnd
✔ [96/104] Built LeanRV64D.RiscvStepCommon
✔ [97/104] Built LeanRV64D.RiscvStepExt
✔ [98/104] Built LeanRV64D.RiscvDecodeExt
✔ [99/104] Built LeanRV64D.RiscvFetch
✔ [100/104] Built LeanRV64D.RiscvStep
✔ [101/104] Built LeanRV64D.RiscvTermination
✔ [102/104] Built LeanRV64D.Main
✔ [103/104] Built LeanRV64D
Build completed successfully.
