digraph "CFG for '_Z17stencil_no_sharedPiS_' function" {
	label="CFG for '_Z17stencil_no_sharedPiS_' function";

	Node0x5a57070 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca [1030 x i32], align 16, addrspace(5)\l  %4 = bitcast [1030 x i32] addrspace(5)* %3 to i8 addrspace(5)*\l  call void @llvm.lifetime.start.p5i8(i64 4120, i8 addrspace(5)* %4) #4\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = add nuw nsw i32 %5, 3\l  %15 = add nsw i32 %13, 3\l  %16 = sext i32 %15 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %19 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %14\l  store i32 %18, i32 addrspace(5)* %19, align 4, !tbaa !7\l  %20 = icmp ult i32 %5, 3\l  %21 = sext i32 %13 to i64\l  br i1 %20, label %22, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5a57070:s0 -> Node0x5a5ab50;
	Node0x5a57070:s1 -> Node0x5a5abe0;
	Node0x5a5ab50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%22:\l22:                                               \l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %25 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %5\l  store i32 %24, i32 addrspace(5)* %25, align 4, !tbaa !7\l  %26 = add nsw i32 %13, 1027\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %30 = add nuw nsw i32 %5, 1027\l  %31 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %30\l  store i32 %29, i32 addrspace(5)* %31, align 4, !tbaa !7\l  br label %32\l}"];
	Node0x5a5ab50 -> Node0x5a5abe0;
	Node0x5a5abe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %5\l  %34 = load i32, i32 addrspace(5)* %33, align 4, !tbaa !7\l  %35 = add nuw nsw i32 %5, 1\l  %36 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %35\l  %37 = load i32, i32 addrspace(5)* %36, align 4, !tbaa !7\l  %38 = add nsw i32 %37, %34\l  %39 = add nuw nsw i32 %5, 2\l  %40 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %39\l  %41 = load i32, i32 addrspace(5)* %40, align 4, !tbaa !7\l  %42 = add nsw i32 %41, %38\l  %43 = load i32, i32 addrspace(5)* %19, align 4, !tbaa !7\l  %44 = add nsw i32 %43, %42\l  %45 = add nuw nsw i32 %5, 4\l  %46 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %45\l  %47 = load i32, i32 addrspace(5)* %46, align 4, !tbaa !7\l  %48 = add nsw i32 %47, %44\l  %49 = add nuw nsw i32 %5, 5\l  %50 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %49\l  %51 = load i32, i32 addrspace(5)* %50, align 4, !tbaa !7\l  %52 = add nsw i32 %51, %48\l  %53 = add nuw nsw i32 %5, 6\l  %54 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(5)* %3,\l... i32 0, i32 %53\l  %55 = load i32, i32 addrspace(5)* %54, align 4, !tbaa !7\l  %56 = add nsw i32 %55, %52\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %21\l  store i32 %56, i32 addrspace(1)* %57, align 4, !tbaa !7\l  call void @llvm.lifetime.end.p5i8(i64 4120, i8 addrspace(5)* %4) #4\l  ret void\l}"];
}
