Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Fri Sep  5 17:48:14 2025
| Host             : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
| Design           : xilinx_dma_pcie_ep
| Device           : xc7vx690tffg1761-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.349        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.941        |
| Device Static (W)        | 0.407        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 95.1         |
| Junction Temperature (C) | 29.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.278 |       11 |       --- |             --- |
| Slice Logic              |     0.106 |    51466 |       --- |             --- |
|   LUT as Logic           |     0.087 |    21075 |    433200 |            4.86 |
|   LUT as Distributed RAM |     0.009 |     1885 |    174200 |            1.08 |
|   Register               |     0.006 |    20967 |    866400 |            2.42 |
|   CARRY4                 |     0.003 |      587 |    108300 |            0.54 |
|   F7/F8 Muxes            |    <0.001 |      341 |    433200 |            0.08 |
|   LUT as Shift Register  |    <0.001 |       60 |    174200 |            0.03 |
|   Others                 |     0.000 |      321 |       --- |             --- |
| Signals                  |     0.192 |    42135 |       --- |             --- |
| Block RAM                |     0.303 |       44 |      1470 |            2.99 |
| MMCM                     |     0.109 |        1 |        20 |            5.00 |
| I/O                      |     0.000 |        1 |       850 |            0.12 |
| GTH                      |     2.619 |        8 |       --- |             --- |
| Hard IPs                 |     0.334 |        1 |       --- |             --- |
|   PCIE                   |     0.334 |        1 |       --- |             --- |
| Static Power             |     0.407 |          |           |                 |
| Total                    |     4.349 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.888 |       1.658 |      0.230 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.114 |       0.059 |      0.054 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.021 |       0.015 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     1.409 |       1.380 |      0.029 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.630 |       0.622 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.020 |       0.020 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+----------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                       | Constraint (ns) |
+---------------------+----------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0 | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK   |             4.0 |
| clk_125mhz_x0y0     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz |             8.0 |
| clk_250mhz_mux_x0y0 | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK   |             4.0 |
| clk_250mhz_x0y0     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz |             4.0 |
| mmcm_fb             | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb    |            10.0 |
| sys_clk             | sys_clk_p                                                                                    |            10.0 |
| txoutclk_x0y0       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK_TXOUTCLK |            10.0 |
| userclk1            | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1   |             2.0 |
| userclk2            | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2   |             4.0 |
+---------------------+----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| xilinx_dma_pcie_ep     |     3.941 |
|   xdma_0_i             |     3.921 |
|     inst               |     3.921 |
|       pcie3_ip_i       |     3.324 |
|       ram_top          |     0.085 |
|       udma_wrapper     |     0.512 |
|   xdma_app_i           |     0.020 |
|     blk_mem_axiLM_inst |     0.004 |
|       U0               |     0.004 |
|     blk_mem_xdma_inst  |     0.016 |
|       U0               |     0.016 |
+------------------------+-----------+


