C:/Modeltech_pe_edu_10.4a/win32pe_edu/vlib "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vmap unisim "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom -source -93 -explicit -32 -work unisim -f "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim/.cxl.vhdl.unisim.unisim.nt.cmf"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vlib "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unimacro"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vmap unimacro "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unimacro"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom -source -93 -explicit -32 -work unimacro -f "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unimacro/.cxl.vhdl.unimacro.unimacro.nt.cmf"
C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom -source -93 -explicit -32 -work unisim -f "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\fullSystem\FULL_SYSTEM/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt.cmf"
