# Computer-Architecture-Course-Projects
MIPS Processor (Single-Cycle, Multi-Cycle, Pipeline) Implementation in Verilog HDL. 

Read the reports for each project for more info. 
