// Seed: 2160396624
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output tri1 id_6
    , id_19,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    output uwire id_15,
    output wor id_16,
    output tri0 id_17
);
  assign id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    input wand id_17,
    input tri1 id_18,
    input wand id_19,
    output uwire id_20
    , id_37,
    input tri1 id_21,
    input wire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input tri id_25,
    input wor id_26,
    input tri1 id_27,
    output wand id_28,
    output wire id_29,
    output tri1 id_30,
    input wire id_31,
    input tri1 id_32,
    input supply0 id_33,
    output tri0 id_34,
    output supply0 id_35
);
  assign id_13 = (id_11);
  reg id_38, id_39;
  always @(1) begin
    id_2 <= id_39;
    id_10 = 1;
  end
  xor (
      id_35,
      id_0,
      id_27,
      id_18,
      id_1,
      id_38,
      id_16,
      id_4,
      id_21,
      id_14,
      id_6,
      id_39,
      id_19,
      id_37,
      id_5,
      id_22,
      id_15,
      id_12,
      id_11,
      id_25,
      id_3,
      id_26,
      id_23,
      id_17,
      id_32,
      id_33
  );
  module_0(
      id_6,
      id_16,
      id_35,
      id_21,
      id_3,
      id_12,
      id_10,
      id_9,
      id_10,
      id_24,
      id_18,
      id_28,
      id_26,
      id_24,
      id_21,
      id_30,
      id_13,
      id_35
  );
endmodule
