//hyperion register definition for fpga registeroffset A64
{ ebrhDMACtrlNII51006,  A64_NII51006, 1 },
{ ebrhSystemRegister,   A64_SYSTEM_REGISTER, 1 },
{ ebrhI2CRead,          A64_IIC_READ, 1 },
{ ebrhAsmiInterface,    A64_ASMI_INTERFACE, 1 },
{ ebrhDMACtrlVideoIn0,  A64_VIDEO_IN_DMA_0, 1 },
{ ebrhDMACtrlVideoIn1,  A64_VIDEO_IN_DMA_1, 1 },
{ ebrhDMACtrlPCI0,      A64_DDR_PCI_DMA_0, 1 },
{ ebrhDMACtrlPCI1,      A64_DDR_PCI_DMA_0, 1 },
{ ebrhPoCLCtrl0,        A64_POCL_CONTROL_0, 1 },
{ ebrhPoCLCtrl1,        A64_POCL_CONTROL_1, 1 },
{ ebrhUart0,            A64_UART_0, 1 },
{ ebrhUart1,            A64_UART_1, 1 },
{ ebrhCLController0,    A64_CL_CONTROLLER_0, 1 },
{ ebrhCLController1,    A64_CL_CONTROLLER_1, 1 },
{ ebrhHrtController0,   A64_HRT_CONTROLLER_0, 1 },
{ ebrhHrtController1,   A64_HRT_CONTROLLER_1, 1 },
{ ebrhPCICore,          PCI_CORE_REGISTER, 1 }
{ ebrhTriggerHrtController0,    A64_TRIGGER_HRT_CONTROLLER_0, 1 },
{ ebrhTriggerHrtController1,    A64_TRIGGER_HRT_CONTROLLER_1, 1 },
{ ebrhOnChipMemData,    0, 1 }

