{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754402215779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754402215780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  5 10:56:55 2025 " "Processing started: Tue Aug  5 10:56:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754402215780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1754402215780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorAOC -c processadorAOC " "Command: quartus_sta processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1754402215781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1754402216058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1754402216633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1754402216633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402216703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402216703 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "196 " "The Timing Analyzer is analyzing 196 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1754402217767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1754402217947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402217947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out " "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754402217960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[0\] pc\[0\] " "create_clock -period 1.000 -name pc\[0\] pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754402217960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754402217960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754402217960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1754402217960 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754402217960 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: dataa  to: combout " "Cell: uco\|WideOr17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: dataa  to: combout " "Cell: uco\|WideOr17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datad  to: combout " "Cell: uco\|WideOr30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datab  to: combout " "Cell: uco\|WideOr43~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402217981 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1754402217981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1754402217993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754402217995 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1754402217997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1754402218017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754402218787 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754402218787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -131.730 " "Worst-case setup slack is -131.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -131.730           -5412.516 UnidadeDeControle:uco\|ulaOP\[1\]  " " -131.730           -5412.516 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.037            -306.256 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -26.037            -306.256 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.201           -1962.969 clock_divider:comb_3\|clock_out  " "   -9.201           -1962.969 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.178             -71.656 clock  " "   -8.178             -71.656 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.674            -124.223 pc\[0\]  " "   -7.674            -124.223 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402218790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.339 " "Worst-case hold slack is -0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -1.034 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.339              -1.034 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 pc\[0\]  " "    0.148               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 clock_divider:comb_3\|clock_out  " "    0.258               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 clock  " "    1.118               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.831               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.831               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402218875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402218879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402218882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.601 clock  " "   -3.000             -36.601 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 clock_divider:comb_3\|clock_out  " "   -1.285            -385.500 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193            -111.131 pc\[0\]  " "   -1.193            -111.131 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.411               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.458               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402218885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402218885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754402221852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1754402221919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1754402223454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: dataa  to: combout " "Cell: uco\|WideOr17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: dataa  to: combout " "Cell: uco\|WideOr17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datad  to: combout " "Cell: uco\|WideOr30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datab  to: combout " "Cell: uco\|WideOr43~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402223749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1754402223749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754402223752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754402223899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754402223899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -119.058 " "Worst-case setup slack is -119.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -119.058           -4906.379 UnidadeDeControle:uco\|ulaOP\[1\]  " " -119.058           -4906.379 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.719            -279.395 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -23.719            -279.395 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.296           -1784.873 clock_divider:comb_3\|clock_out  " "   -8.296           -1784.873 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.305             -64.352 clock  " "   -7.305             -64.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.082            -116.418 pc\[0\]  " "   -7.082            -116.418 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402223907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402223907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.363 " "Worst-case hold slack is -0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -1.331 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.363              -1.331 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 pc\[0\]  " "    0.091               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clock_divider:comb_3\|clock_out  " "    0.256               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 clock  " "    1.034               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.661               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402224014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402224022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402224029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.073 clock  " "   -3.000             -36.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 clock_divider:comb_3\|clock_out  " "   -1.285            -385.500 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016             -93.555 pc\[0\]  " "   -1.016             -93.555 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.362               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.419               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402224036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402224036 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754402227354 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datac  to: combout " "Cell: uco\|WideOr13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: dataa  to: combout " "Cell: uco\|WideOr17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: dataa  to: combout " "Cell: uco\|WideOr17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datad  to: combout " "Cell: uco\|WideOr30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: dataa  to: combout " "Cell: uco\|WideOr34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: dataa  to: combout " "Cell: uco\|WideOr36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: dataa  to: combout " "Cell: uco\|WideOr43~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datab  to: combout " "Cell: uco\|WideOr43~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~2  from: datac  to: combout " "Cell: uco\|WideOr43~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1754402227573 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1754402227573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754402227576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1754402227655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1754402227655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.159 " "Worst-case setup slack is -65.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.159           -2661.138 UnidadeDeControle:uco\|ulaOP\[1\]  " "  -65.159           -2661.138 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.246            -142.233 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -12.246            -142.233 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.290            -901.583 clock_divider:comb_3\|clock_out  " "   -4.290            -901.583 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709             -58.935 pc\[0\]  " "   -3.709             -58.935 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709             -32.176 clock  " "   -3.709             -32.176 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402227666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.390 " "Worst-case hold slack is -0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -1.950 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.390              -1.950 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 pc\[0\]  " "    0.067               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_divider:comb_3\|clock_out  " "    0.181               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clock  " "    0.420               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.551               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    1.551               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402227776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402227790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1754402227804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.571 clock  " "   -3.000             -17.571 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -300.000 clock_divider:comb_3\|clock_out  " "   -1.000            -300.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500             -19.240 pc\[0\]  " "   -0.500             -19.240 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.288               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.288               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754402227822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754402227822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754402232392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754402232407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754402232686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  5 10:57:12 2025 " "Processing ended: Tue Aug  5 10:57:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754402232686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754402232686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754402232686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1754402232686 ""}
