-- hds header_start
--
-- VHDL Architecture MP2_2.tag0.untitled
--
-- Created:
--          by - skim41.stdt (glsn46.ews.uiuc.edu)
--          at - 16:26:12 10/15/04
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;

ENTITY tag0 IS
   PORT( 
      Clk      : IN     std_logic;
      WriteEn0 : IN     std_logic;
      index    : IN     LC3b_index4;
      tag      : IN     LC3b_tag9;
      tag0_out : OUT    LC3b_tag9
   );

-- Declarations

END tag0 ;

-- hds interface_end
ARCHITECTURE untitled OF tag0 IS
BEGIN

   -------------------------------------------------------------------
   vhdl_Tag0 : PROCESS (WriteEn0, index, tag) 
   -------------------------------------------------------------------
     TYPE tag_array IS array (0 to 15) of LC3b_tag9;
     VARIABLE tag_array0 : tag_array;
     VARIABLE int_address : integer;
   BEGIN
     int_address := to_integer(unsigned(index));

     If WriteEn0 = '1' then
        tag_array0(int_address) := tag;
     end if;

     tag0_out <= tag_array0(int_address);
     	
     END PROCESS vhdl_tag0;


END untitled;
