{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688395324673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688395324674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688395324678 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1688395324754 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1688395324754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688395325248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688395325257 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688395325398 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688395325398 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688395325406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688395325406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688395325406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688395325406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688395325406 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688395325410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "300 525 " "No exact pin location assignment(s) for 300 pins of 525 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1688395326671 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.SDC " "Reading SDC File: 'DE2_115.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1688395327322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1688395327333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688395327334 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1688395327334 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1688395327335 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1688395327336 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688395327338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688395327339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688395327339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688395327339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688395327346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688395327347 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688395327347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688395327347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688395327352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688395327352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688395327353 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688395327353 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "300 unused 3.3V 50 146 104 " "Number of I/O pins in group: 300 (unused VREF, 3.3V VCCIO, 50 input, 146 output, 104 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1688395327508 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1688395327508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1688395327508 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 69 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 69 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 65 0 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 65 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 58 0 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 69 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688395327508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1688395327508 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1688395327508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688395328188 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688395328205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688395331431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688395331587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688395331656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688395337378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688395337378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688395338088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 12 { 0 ""} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688395341600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688395341600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688395341886 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1688395341886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688395341886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688395341889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688395342062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688395342070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688395342565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688395342567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688395343110 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688395343905 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "192 Cyclone IV E " "192 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 214 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL Y1 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG14 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL A14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 255 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B14 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 256 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL J1 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL AG15 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_INT_N 3.3-V LVTTL C21 " "Pin ENET0_INT_N uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_INT_N } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL D25 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at D25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_CLK 3.3-V LVTTL A17 " "Pin ENET0_RX_CLK uses I/O standard 3.3-V LVTTL at A17" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_COL 3.3-V LVTTL D19 " "Pin ENET0_RX_COL uses I/O standard 3.3-V LVTTL at D19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_COL } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_CRS 3.3-V LVTTL D16 " "Pin ENET0_RX_CRS uses I/O standard 3.3-V LVTTL at D16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_CRS } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_DATA\[0\] 3.3-V LVTTL B25 " "Pin ENET0_RX_DATA\[0\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_DATA\[1\] 3.3-V LVTTL A26 " "Pin ENET0_RX_DATA\[1\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_DATA\[2\] 3.3-V LVTTL B22 " "Pin ENET0_RX_DATA\[2\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_DATA\[3\] 3.3-V LVTTL C20 " "Pin ENET0_RX_DATA\[3\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_DV 3.3-V LVTTL A23 " "Pin ENET0_RX_DV uses I/O standard 3.3-V LVTTL at A23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_DV } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_RX_ER 3.3-V LVTTL B23 " "Pin ENET0_RX_ER uses I/O standard 3.3-V LVTTL at B23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_RX_ER } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_TX_CLK 3.3-V LVTTL D20 " "Pin ENET0_TX_CLK uses I/O standard 3.3-V LVTTL at D20" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_TX_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 310 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A18 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A18" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 314 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_INT_N 3.3-V LVTTL B18 " "Pin ENET1_INT_N uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_INT_N } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL C22 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at C22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 319 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_CLK 3.3-V LVTTL D15 " "Pin ENET1_RX_CLK uses I/O standard 3.3-V LVTTL at D15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_COL 3.3-V LVTTL C25 " "Pin ENET1_RX_COL uses I/O standard 3.3-V LVTTL at C25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_COL } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 324 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_CRS 3.3-V LVTTL A25 " "Pin ENET1_RX_CRS uses I/O standard 3.3-V LVTTL at A25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_CRS } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_DATA\[0\] 3.3-V LVTTL B26 " "Pin ENET1_RX_DATA\[0\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_DATA\[1\] 3.3-V LVTTL C19 " "Pin ENET1_RX_DATA\[1\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_DATA\[2\] 3.3-V LVTTL C17 " "Pin ENET1_RX_DATA\[2\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_DATA\[3\] 3.3-V LVTTL A21 " "Pin ENET1_RX_DATA\[3\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_DV 3.3-V LVTTL A19 " "Pin ENET1_RX_DV uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_DV } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 327 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_RX_ER 3.3-V LVTTL B21 " "Pin ENET1_RX_ER uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_RX_ER } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 328 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_TX_CLK 3.3-V LVTTL D23 " "Pin ENET1_TX_CLK uses I/O standard 3.3-V LVTTL at D23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_TX_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 329 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL D17 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at D17" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C16 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL C24 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL C18 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C18" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL D21 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL E15 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL C15 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL C23 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at C23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL D22 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL B19 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at B19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL C26 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at C26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL B17 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL D24 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A22 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D18 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL A15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL B15 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 2.5 V AH15 " "Pin HSMC_CLKIN0 uses I/O standard 2.5 V at AH15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 396 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL AB2 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL AA7 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL L6 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at L6" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL A10 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL AA13 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL F10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL E1 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL B3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AB4 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C5 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AD3 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AD3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL C9 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL M1 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AB14 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL G5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL E14 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL J7 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL AB5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL H8 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at H8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL E5 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL K7 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AH4 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL C2 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AA8 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL AB11 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL Y10 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL B10 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL L1 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_MDIO 3.3-V LVTTL AC10 " "Pin ENET0_MDIO uses I/O standard 3.3-V LVTTL at AC10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_MDIO 3.3-V LVTTL E7 " "Pin ENET1_MDIO uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL F14 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL A7 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J12 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL B8 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL AB3 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL E12 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL AG7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at AG7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H5 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL C10 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL V5 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL AG3 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL AC11 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at AC11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL E10 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL N4 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL AG10 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL AH7 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL E4 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL F7 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL A6 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AC8 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL D13 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL G13 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at G13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF3 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AA4 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL U8 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL H3 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AC5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AC5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL H10 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL A12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL J10 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AD4 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AD4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AE4 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL V6 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL M5 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AC14 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL R4 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL C3 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL D5 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL C11 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL U7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AE12 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AE12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AB6 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL J3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL C12 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL M7 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL R2 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AB10 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL D2 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL V2 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AC3 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AC3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL K1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL H14 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL C8 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL G6 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL E3 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL D11 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AE8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF8 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL Y4 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AE9 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AD1 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL A11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AE2 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL D4 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688395345029 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1688395345029 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "213 " "Following 213 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently disabled " "Pin HSMC_TX_D_N\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently disabled " "Pin HSMC_TX_D_P\[9\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently disabled " "Pin HSMC_TX_D_P\[10\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "de2_115.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1688395345057 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1688395345057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688395345303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5692 " "Peak virtual memory: 5692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688395345731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 11:42:25 2023 " "Processing ended: Mon Jul 03 11:42:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688395345731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688395345731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688395345731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688395345731 ""}
