This project aims to vertify fifo_alu. 
We used the alu_fifo_design.sv from https://github.com/appledore22/ALU_FIFO/blob/master/alu_fifo_design.sv.

In addition, we also consider other design shown below:
1. https://github.com/SumaiyaTariqueLabiba/SystemVerilog-Basics
2. https://github.com/snbk001/Verilog-Design-Examples/tree/main
