INFO-FLOW: Workspace D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1 opened at Fri Jun 17 13:12:59 +0800 2022
Execute     ap_set_clock -name default -period 40 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.818 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.908 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.919 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file 'src/normal_rng.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/normal_rng.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/normal_rng.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.cpp.clang.err.log 
Command       ap_eval done; 0.302 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.803 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:958:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:959:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:969:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:970:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.613 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.998 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.268 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.598 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.567 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.969 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1072:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1081:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1088:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1102:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1112:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1112:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1120:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1120:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1403:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1412:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1419:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1428:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1428:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1428:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1443:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1452:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1452:39)
INFO: [HLS 200-10] Analyzing design file 'src/aes.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/aes.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/aes.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.cpp.clang.err.log 
Command       ap_eval done; 0.291 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.419 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.213 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.229 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.265 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.48 sec.
Command       clang_tidy done; 0.512 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.216 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.446 sec.
INFO: [HLS 200-10] Analyzing design file 'src/Rayleigh.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/Rayleigh.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/Rayleigh.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.cpp.clang.err.log 
Command       ap_eval done; 0.317 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.914 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:958:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:959:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:969:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:970:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.801 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.756 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.202 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.825 sec.
Command       clang_tidy done; 4.144 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.681 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.977 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1072:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1081:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1088:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1102:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1112:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1112:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1120:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1120:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1403:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1412:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1419:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1428:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1428:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1428:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1443:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1452:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1452:39)
INFO: [HLS 200-10] Analyzing design file 'src/QRD.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/QRD.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/QRD.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.cpp.clang.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.539 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.542 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.604 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.967 sec.
Command       clang_tidy done; 1.012 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.533 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.804 sec.
INFO: [HLS 200-10] Analyzing design file 'src/Modulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/Modulation.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/Modulation.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.cpp.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.501 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.301 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.289 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.362 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.666 sec.
Command       clang_tidy done; 0.685 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.291 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.524 sec.
INFO: [HLS 200-10] Analyzing design file 'src/MIMO.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/MIMO.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/MIMO.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.cpp.clang.err.log 
Command       ap_eval done; 0.286 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.529 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.568 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.398 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.715 sec.
Command       clang_tidy done; 0.743 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.324 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/MIMO.cpp:142:20)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 src/MIMO.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/MIMO.cpp
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.571 sec.
WARNING: [HLS 207-1017] unknown pragma ignored (src/MIMO.cpp:13:9)
WARNING: [HLS 207-1017] unknown pragma ignored (src/MIMO.cpp:21:9)
INFO: [HLS 200-10] Analyzing design file 'src/KBEST.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/KBEST.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/KBEST.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.cpp.clang.err.log 
Command       ap_eval done; 0.301 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.542 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.343 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.413 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.757 sec.
Command       clang_tidy done; 0.788 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.328 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.574 sec.
INFO: [HLS 200-10] Analyzing design file 'src/DeModulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/DeModulation.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/DeModulation.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.cpp.clang.err.log 
Command       ap_eval done; 0.323 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.539 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.341 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.343 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.406 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.715 sec.
Command       clang_tidy done; 0.739 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.315 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 200-10] Analyzing design file 'src/AWGN.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/AWGN.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang src/AWGN.cpp -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.cpp.clang.err.log 
Command       ap_eval done; 0.323 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.99 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:958:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:959:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:969:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/rng.hpp:970:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/.systemc_flag -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/all.directive.json -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.816 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.283 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.712 sec.
Command       clang_tidy done; 4.04 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.71 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.016 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1072:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1081:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1088:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1102:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1112:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1112:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (src/rng.hpp:1120:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (src/rng.hpp:1120:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1403:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (src/rng.hpp:1412:41)
WARNING: [HLS 207-5287] unused parameter 'data' (src/rng.hpp:1419:34)
WARNING: [HLS 207-5287] unused parameter 'A' (src/rng.hpp:1428:34)
WARNING: [HLS 207-5287] unused parameter 'B' (src/rng.hpp:1428:49)
WARNING: [HLS 207-5287] unused parameter 'C' (src/rng.hpp:1428:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1443:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (src/rng.hpp:1452:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (src/rng.hpp:1452:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 70.548 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.g.bc" "D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/normal_rng.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/MIMO.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.g.bc D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN.g.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.113 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.571 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.572 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.571 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.571 sec.
Execute       run_link_or_opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.105 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.107 sec.
Execute       run_link_or_opt -opt -out D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=TOP -mllvm -hls-db-dir -mllvm D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.053 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'ap_uint<8>::ap_uint(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:321:0)
WARNING: [HLS 214-273] In function 'ap_uint<1>::ap_uint(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:321:0)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:17:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:18:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:19:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:20:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:21:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:22:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:23:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:24:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:25:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:26:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init.1.3' (src/MIMO.h:27:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:489:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:538:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:501:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:511:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:514:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*)' (src/aes.cpp:512:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::mod operator%<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1559:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::mod operator%<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::div operator/<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1558:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::div operator/<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mod operator%<8, false>(ap_int_base<8, false> const&, int)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:22:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:31:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<8>(ap_uint<8> const&)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:22:14)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:31:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::div operator/<8, false>(ap_int_base<8, false> const&, int)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:28:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<9>(ap_int<9> const&)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/Modulation.cpp:28:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1656:1317)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::minus operator-<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1656:1356)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1544:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<10, false>::ap_bit_ref(ap_int_base<10, false>*, int)' into 'ap_int_base<10, false>::operator[](int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<10, false>::operator bool() const' into 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:605:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:636:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:629:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:628:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:626:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:625:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:624:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator[](int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:624:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:623:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:623:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64>(ap_uint<64> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:622:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<10, false>::plus operator+<64, false, 10, false>(ap_int_base<64, false> const&, ap_int_base<10, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::mult operator*<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:621:35)
INFO: [HLS 214-131] Inlining function 'bool operator<<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:619:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:614:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:614:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator><32, false>(ap_int_base<32, false> const&) const' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:611:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:608:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, false>::minus operator-<32, false>(unsigned int, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:608:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:607:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'xf::fintech::MT19937::seedInitialization(ap_uint<32>)' (src/rng.hpp:606:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::plus operator+<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:422:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:422:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_int_base<1, false>::ap_int_base<32, false>(ap_bit_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:409:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<32, false>(ap_bit_ref<32, false> const&)' into 'ap_uint<1>::ap_uint<32, false>(ap_bit_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:258:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1542:555)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1644:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1683:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:347:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_int_base<32, false> const&)' into 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:348:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:702:30)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:752:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:752:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:752:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:750:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:750:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:749:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:749:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:749:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:748:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator&<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:748:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator<<<32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:748:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:747:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:747:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:743:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:742:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:741:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:739:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:738:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:737:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<10, false>(ap_bit_ref<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:736:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator[](int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:736:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:734:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:734:50)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:733:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:733:56)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:732:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<10, false>::arg1 operator>><10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:732:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::logic operator^<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:727:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator^=<32, false>(ap_int_base<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:725:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'xf::fintech::MT19937::next()' (src/rng.hpp:724:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator>>=<32, false>(ap_int_base<32, false>&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:723:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<32, false>(ap_bit_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:721:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:721:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:720:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:720:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:720:25)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(ap_range_ref<32, false> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:719:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:719:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:719:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:717:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:716:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:716:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<34>(ap_int<34> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:715:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:715:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:715:39)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<33>(ap_int<33> const&)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:714:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::plus operator+<10, false>(ap_int_base<10, false> const&, int)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:714:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:704:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned long)' into 'xf::fintech::MT19937::next()' (src/rng.hpp:703:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1241:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros() const' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'hls::log(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/logdouble.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:446:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:540:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:540:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:528:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:509:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:486:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:469:20)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:457:13)
INFO: [HLS 214-131] Inlining function 'hls::log(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:453:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (src/rng.hpp:450:26)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937::next()' into 'xf::fintech::MT19937IcnRng<double>::next()' (src/rng.hpp:1162:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'xf::fintech::MT19937IcnRng<double>::next()' (src/rng.hpp:1162:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'Rayleigh' (src/Rayleigh.cpp:14:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Rayleigh' (src/Rayleigh.cpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'Rayleigh' (src/Rayleigh.cpp:25:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Rayleigh' (src/Rayleigh.cpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'Rayleigh' (src/Rayleigh.cpp:24:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Rayleigh' (src/Rayleigh.cpp:23:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Rayleigh' (src/Rayleigh.cpp:17:28)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (src/Rayleigh.cpp:22:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Rayleigh' (src/Rayleigh.cpp:22:14)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (src/Rayleigh.cpp:23:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1305:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:550:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:10565)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:10554)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1644:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1674:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::to_uint64() const' into 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:567:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(unsigned long long)' into 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:323:113)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros() const' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<17, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1241:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::countLeadingZeros() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:945:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:977:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1077:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:59:17)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:62:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:110:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:106:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:106:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:105:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:105:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:104:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:101:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:101:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:100:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:99:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:99:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:98:11)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:17)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:96:43)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:95:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:87:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:86:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:85:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:63:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:76:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:75:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:75:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:74:10)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:73:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:70:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:70:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:69:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:65:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:65:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_V(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:63:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:9:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:12:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:50:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:50:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:44:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:43:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:40:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:40:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:39:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:38:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:37:11)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:34:40)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(unsigned long long)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:14)
INFO: [HLS 214-131] Inlining function 'af_range_ref<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned long long() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range()' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:33:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:26:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:25:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:21:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:21:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1197:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<25, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1230:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:331:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:331:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:331:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:329:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:317:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:317:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:317:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:316:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:316:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:316:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:315:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:315:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:315:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:314:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:314:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:314:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:313:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:313:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:313:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:312:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:312:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:312:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:311:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:311:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:311:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:310:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:310:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:310:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:307:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:307:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:307:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:306:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:306:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:306:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:305:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:305:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:305:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:304:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:304:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:304:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:303:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:303:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:303:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:302:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:302:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:302:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:301:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:301:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:301:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:300:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:300:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:300:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:297:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:297:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:296:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:296:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:295:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:295:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:294:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:294:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:293:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:293:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:292:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:292:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:291:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:291:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:290:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:290:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:287:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:287:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:286:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:286:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:285:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:285:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:284:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:284:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:283:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:283:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:282:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:282:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:281:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:281:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:280:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::div ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:280:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:272:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:269:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:268:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:267:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:266:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:265:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:251:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:251:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:238:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:238:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:129:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:237:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:233:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:129:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:233:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:141:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:232:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:142:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:143:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:144:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:145:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:145:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:232:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:146:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:146:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:147:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:147:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:148:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:148:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:153:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:231:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:154:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:155:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:156:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:157:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:158:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:159:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:160:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:160:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:161:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:161:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:162:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:162:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:163:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:163:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:164:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:164:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:165:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:165:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:166:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:166:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:169:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:230:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:170:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:171:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:172:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:173:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:174:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:175:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:176:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:176:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:177:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:177:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:178:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:178:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:179:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:180:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:181:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:182:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:188:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:229:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:189:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:190:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:191:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:191:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:192:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:192:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:193:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:193:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:196:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:228:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:225:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:197:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:198:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:199:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:200:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:201:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:201:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:225:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:202:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:202:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:203:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:203:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:204:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:204:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:205:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:207:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:224:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:224:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:208:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:209:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:210:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:211:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:212:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:212:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:213:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:213:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:214:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:214:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:215:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:215:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:216:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:222:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/QRD.cpp:223:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:74:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:74:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:74:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:58:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:58:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'AWGN' (src/AWGN.cpp:11:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'AWGN' (src/AWGN.cpp:17:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'AWGN' (src/AWGN.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'AWGN' (src/AWGN.cpp:17:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'AWGN' (src/AWGN.cpp:16:13)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'AWGN' (src/AWGN.cpp:16:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'matrix_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:102:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 16, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'matrix_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:102:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'matrix_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:102:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'matrix_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/MIMO.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<34, 18, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<17, 9, true>::mult ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, true>::operator++()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>& ap_int_base<8, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, true>::operator++()' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator++()' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_int() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:920:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1095:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:12:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:105:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:85:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:83:23)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:77:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:67:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:65:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<17, 9, true>::mult ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:65:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:65:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:62:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::minus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:62:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:59:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::plus ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:59:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:56:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:40:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:32:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 8, true>::mult ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:32:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:16:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:12:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:12:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:12:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1547:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<9>(ap_uint<9> const&)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:39:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:39:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:32:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:28:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:25:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:22:17)
INFO: [HLS 214-131] Inlining function 'bool operator><16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:43)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:40)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&)' (src/DeModulation.cpp:9:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:165:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:154:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:145:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:145:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:145:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:144:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:144:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:144:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:144:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:143:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:143:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:143:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:143:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:142:50)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:142:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:142:38)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'TOP(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/MIMO.cpp:142:32)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (src/MIMO.cpp:142:2)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (src/MIMO.cpp:148:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_536_3' (src/aes.cpp:536:20) in function 'AES_En_De' completely with a factor of 16 (src/aes.cpp:486:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_499_1' (src/aes.cpp:499:20) in function 'AES_En_De' completely with a factor of 16 (src/aes.cpp:486:0)
INFO: [HLS 214-178] Inlining function 'getIntFromChar(char)' into 'getWordFromStr(char*)' (src/aes.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'leftLoop4int(int*, int)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'getNumFromSBox(char)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'mergeArrayToInt(int*)' into 'T(int, int)' (src/aes.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'getWordFromStr(char*)' into 'extendKey(char*, int*)' (src/aes.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'T(int, int)' into 'extendKey(char*, int*)' (src/aes.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'getIntFromChar(char)' into 'convertToIntArray(char*, int (*) [4])' (src/aes.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'addRoundKey(int (*) [4], int, int*)' (src/aes.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'getNumFromSBox(char)' into 'subBytes(int (*) [4])' (src/aes.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'leftLoop4int(int*, int)' into 'shiftRows(int (*) [4])' (src/aes.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul3(int)' (src/aes.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul4(int)' (src/aes.cpp:235:0)
INFO: [HLS 214-178] Inlining function 'GFMul4(int)' into 'GFMul8(int)' (src/aes.cpp:239:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul8(int)' (src/aes.cpp:239:0)
INFO: [HLS 214-178] Inlining function 'GFMul8(int)' into 'GFMul9(int)' (src/aes.cpp:243:0)
INFO: [HLS 214-178] Inlining function 'GFMul9(int)' into 'GFMul11(int)' (src/aes.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul11(int)' (src/aes.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'GFMul8(int)' into 'GFMul12(int)' (src/aes.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'GFMul4(int)' into 'GFMul12(int)' (src/aes.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'GFMul12(int)' into 'GFMul13(int)' (src/aes.cpp:255:0)
INFO: [HLS 214-178] Inlining function 'GFMul12(int)' into 'GFMul14(int)' (src/aes.cpp:259:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul14(int)' (src/aes.cpp:259:0)
INFO: [HLS 214-178] Inlining function 'GFMul2(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'GFMul3(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'GFMul9(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'GFMul11(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'GFMul13(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'GFMul14(int)' into 'GFMul(int, int)' (src/aes.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'convertToIntArray(char*, int (*) [4])' into 'aes_return(char*, int, int*)' (src/aes.cpp:308:0)
INFO: [HLS 214-178] Inlining function 'subBytes(int (*) [4])' into 'aes_return(char*, int, int*)' (src/aes.cpp:308:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(int (*) [4])' into 'aes_return(char*, int, int*)' (src/aes.cpp:308:0)
INFO: [HLS 214-178] Inlining function 'convertArrayToStr(int (*) [4], char*)' into 'aes_return(char*, int, int*)' (src/aes.cpp:308:0)
INFO: [HLS 214-178] Inlining function 'getNumFromS1Box(char)' into 'deSubBytes(int (*) [4])' (src/aes.cpp:351:0)
INFO: [HLS 214-178] Inlining function 'rightLoop4int(int*, int)' into 'deShiftRows(int (*) [4])' (src/aes.cpp:375:0)
INFO: [HLS 214-178] Inlining function 'splitIntToArray(int, int*)' into 'getArrayFrom4W(int, int (*) [4], int*)' (src/aes.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'convertToIntArray(char*, int (*) [4])' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(int (*) [4], int, int*)' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'deSubBytes(int (*) [4])' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'getArrayFrom4W(int, int (*) [4], int*)' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'addRoundTowArray(int (*) [4], int (*) [4])' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'convertArrayToStr(int (*) [4], char*)' into 'deAes_return(char*, int, int*)' (src/aes.cpp:446:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'Rayleigh' (src/Rayleigh.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'CORDIC_R(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (src/QRD.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'AWGN' (src/AWGN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'AWGN' (src/AWGN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (src/KBEST.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'bit128in_buffer': Complete partitioning on dimension 1. (src/aes.cpp:491:7)
INFO: [HLS 214-248] Applying array_partition to '1': Complete partitioning on dimension 1. (src/QRD.cpp:120:12)
INFO: [HLS 214-248] Applying array_partition to 'HH': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/QRD.cpp:120:21)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/QRD.cpp:121:12)
INFO: [HLS 214-248] Applying array_partition to 'R_I': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/QRD.cpp:265:12)
INFO: [HLS 214-248] Applying array_partition to 'CHANNEL': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/MIMO.cpp:46:12)
INFO: [HLS 214-248] Applying array_partition to 'DATA_TEMP': Complete partitioning on dimension 1. (src/MIMO.cpp:85:12)
INFO: [HLS 214-248] Applying array_partition to 'x_guess': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/KBEST.cpp:14:6)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_data' with compact=bit mode in 8-bits (src/MIMO.cpp:112:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_data' with compact=bit mode in 8-bits (src/MIMO.cpp:112:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ssdm_int<8, false>s' into '_llvm.fpga.unpack.bits.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint<8>s.i8.1' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*) (.759.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*) (.759.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'Modulation(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'Rayleigh.1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'QRD(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'channel_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'AWGN.1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'matrix_mult(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>s' into 'KBEST(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'DeModulation(hls::stream<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_uint<8>, 0>&) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'AES_En_De(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<1>, ap_uint<8>*) (.1)' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 22.172 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.255 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top TOP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.0.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.779 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.1.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.911 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.228 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.g.1.bc to D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.1.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'extendKey_label5' (src/aes.cpp:154) in function 'extendKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'extendKey_label0' (src/aes.cpp:154) in function 'extendKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'convertToIntArray_label1' (src/aes.cpp:69) in function 'deAes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'addRoundKey_label0' (src/aes.cpp:173) in function 'deAes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'deAes_return_label22' (src/aes.cpp:452) in function 'deAes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'deSubBytes_label13' (src/aes.cpp:352) in function 'deAes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'addRoundKey_label0' (src/aes.cpp:173) in function 'deAes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'convertToIntArray_label1' (src/aes.cpp:69) in function 'aes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'aes_return_label12' (src/aes.cpp:311) in function 'aes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'subBytes_label7' (src/aes.cpp:186) in function 'aes_return' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (src/QRD.cpp:86) in function 'CORDIC_V' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (src/QRD.cpp:25) in function 'CORDIC_R' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'matrix_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (src/MIMO.cpp:83) in function 'matrix_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CHANNEL2REAL' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'channel_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (src/MIMO.cpp:48) in function 'channel_mult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (src/Rayleigh.cpp:16) in function 'Rayleigh.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CHANNEL2REAL' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_01' (src/QRD.cpp:118) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_6' (src/QRD.cpp:118) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_8' (src/QRD.cpp:118) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_326_10' (src/QRD.cpp:275) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Modulation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_5' (src/KBEST.cpp:9) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_7' (src/KBEST.cpp:17) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_9' (src/KBEST.cpp:76) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_11' (src/KBEST.cpp:9) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_12' (src/KBEST.cpp:9) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/DeModulation.cpp:8) in function 'DeModulation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (src/AWGN.cpp:15) in function 'AWGN.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_94_2' (src/MIMO.cpp:83) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_63_1' (src/MIMO.cpp:48) in function 'channel_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_01' (src/QRD.cpp:118) in function 'QRD' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_326_10' (src/QRD.cpp:275) in function 'QRD' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Modulation' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_9' (src/KBEST.cpp:76) in function 'KBEST' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_1' (src/DeModulation.cpp:8) in function 'DeModulation' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'addRoundKey_label0' (src/aes.cpp:173) in function 'deAes_return' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'deAes_return_label22' (src/aes.cpp:452) in function 'deAes_return' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'addRoundKey_label0' (src/aes.cpp:173) in function 'deAes_return' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'deMixColumns' (src/aes.cpp:401).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'deShiftRows' (src/aes.cpp:375).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_return_label12' (src/aes.cpp:311) in function 'aes_return' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'shiftRows' (src/aes.cpp:193).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'addRoundKey' (src/aes.cpp:171).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'extendKey_label0' (src/aes.cpp:154) in function 'extendKey' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_3' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'matrix_mult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_4' (src/MIMO.cpp:83) in function 'matrix_mult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_5' (src/MIMO.cpp:86) in function 'matrix_mult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DATA2REAL' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'channel_mult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL_MULT_LOOP' (src/MIMO.cpp:48) in function 'channel_mult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_2' (src/MIMO.cpp:48) in function 'channel_mult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_248_5' (src/QRD.cpp:118) in function 'QRD' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_11' (src/QRD.cpp:275) in function 'QRD' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_2' in function 'Modulation' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_3' (src/Modulation.cpp:9) in function 'Modulation' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_10' (src/KBEST.cpp:82) in function 'KBEST' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_2' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'DeModulation' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (src/DeModulation.cpp:8) in function 'DeModulation' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_4' (src/DeModulation.cpp:12) in function 'DeModulation' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'addRoundKey_label6' (src/aes.cpp:173) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deSubBytes_label1' (src/aes.cpp:352) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deSubBytes_label13' (src/aes.cpp:352) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'getArrayFrom4W_label21' (src/aes.cpp:428) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'addRoundTowArray_label2' (src/aes.cpp:421) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'addRoundTowArray_label20' (src/aes.cpp:421) in function 'deAes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deMixColumns_label5' (src/aes.cpp:403) in function 'deMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deMixColumns_label18' (src/aes.cpp:403) in function 'deMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deMixColumns_label6' (src/aes.cpp:403) in function 'deMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deMixColumns_label3' (src/aes.cpp:403) in function 'deMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deShiftRows_label16' (src/aes.cpp:377) in function 'deShiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'rightLoop4int_label14' (src/aes.cpp:360) in function 'deShiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'rightLoop4int_label15' (src/aes.cpp:360) in function 'deShiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'deShiftRows_label17' (src/aes.cpp:377) in function 'deShiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'subBytes_label0' (src/aes.cpp:186) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'subBytes_label7' (src/aes.cpp:186) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mixColumns_label4' (src/aes.cpp:288) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mixColumns_label9' (src/aes.cpp:288) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mixColumns_label3' (src/aes.cpp:288) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'mixColumns_label10' (src/aes.cpp:288) in function 'aes_return' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'shiftRows_label1' (src/aes.cpp:195) in function 'shiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'leftLoop4int_label3' (src/aes.cpp:107) in function 'shiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'leftLoop4int_label2' (src/aes.cpp:107) in function 'shiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'shiftRows_label8' (src/aes.cpp:195) in function 'shiftRows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'addRoundKey_label0' (src/aes.cpp:173) in function 'addRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'addRoundKey_label6' (src/aes.cpp:173) in function 'addRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'leftLoop4int_label3' (src/aes.cpp:107) in function 'extendKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'leftLoop4int_label2' (src/aes.cpp:107) in function 'extendKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'T_label4' (src/aes.cpp:138) in function 'extendKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp' (src/aes.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'numArray' (src/aes.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'warray' (src/aes.cpp:172) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (src/aes.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.1' (src/aes.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.2' (src/aes.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowTwo' (src/aes.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowThree' (src/aes.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowFour' (src/aes.cpp:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray' (src/aes.cpp:287) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.0' (src/aes.cpp:287) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.1' (src/aes.cpp:287) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.2' (src/aes.cpp:287) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.3' (src/aes.cpp:287) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (src/aes.cpp:359) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.3' (src/aes.cpp:359) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.4' (src/aes.cpp:359) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowTwo' (src/aes.cpp:376) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowThree' (src/aes.cpp:376) automatically.
INFO: [XFORM 203-102] Partitioning array 'rowFour' (src/aes.cpp:376) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray' (src/aes.cpp:402) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.0' (src/aes.cpp:402) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.1' (src/aes.cpp:402) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.2' (src/aes.cpp:402) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempArray.3' (src/aes.cpp:402) automatically.
INFO: [XFORM 203-102] Partitioning array 'warray' (src/aes.cpp:172) automatically.
INFO: [XFORM 203-102] Partitioning array 'colOne' (src/aes.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'colTwo' (src/aes.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'colThree' (src/aes.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'colFour' (src/aes.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'warray.1' (src/aes.cpp:172) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V' (src/Modulation.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'DATA_TEMP.V' (src/MIMO.cpp:45) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.V' (src/DeModulation.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'in.V' (src/DeModulation.cpp:11) automatically.
WARNING: [HLS 200-805] An internal stream 'noise_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'demod_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'channel_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'MULQ_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'KB_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_real_spl1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_real_spl0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_real' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_imag_spl1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_imag_spl0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'H_imag' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'AES_EN_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'TOP' (src/MIMO.cpp:113:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'TOP' (src/MIMO.cpp:113:1), detected/extracted 13 process function(s): 
	 'entry_proc'
	 'AES_En_De27'
	 'Modulation'
	 'Rayleigh.1'
	 'split'
	 'split.1'
	 'QRD'
	 'channel_mult'
	 'AWGN.1'
	 'matrix_mult'
	 'KBEST'
	 'DeModulation'
	 'AES_En_De.128'.
Command         transform done; 5.822 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/rng.hpp:409:43) to (src/rng.hpp:543:5) in function 'xf::fintech::inverseCumulativeNormalAcklam<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/Rayleigh.cpp:16:9) in function 'Rayleigh.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:118:6) in function 'QRD'... converting 254 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:118:6) in function 'QRD'... converting 281 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:118:6) in function 'QRD'... converting 137 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:118:6) in function 'QRD'... converting 56 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:120:21) to (src/QRD.cpp:187:30) in function 'QRD'... converting 172 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:196:12) to (src/QRD.cpp:221:30) in function 'QRD'... converting 235 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/QRD.cpp:228:12) to (src/QRD.cpp:247:2) in function 'QRD'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/KBEST.cpp:18:12) to (src/KBEST.cpp:85:25) in function 'KBEST'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/KBEST.cpp:48:21) in function 'KBEST'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/aes.cpp:282:2) in function 'GFMul'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CORDIC_V'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/QRD.cpp:91:32) in function 'CORDIC_V'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/QRD.cpp:113:5) in function 'CORDIC_V'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CORDIC_R'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/QRD.cpp:29:32) in function 'CORDIC_R'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/QRD.cpp:52:5) in function 'CORDIC_R'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/rng.hpp:711:20) in function 'AWGN.1'... converting 15 basic blocks.
INFO: [XFORM 203-602] Inlining function 'shiftRows' into 'aes_return' (src/aes.cpp:324) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::fintech::inverseCumulativeNormalAcklam<double>' into 'Rayleigh.1' (src/rng.hpp:1163) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::fintech::inverseCumulativeNormalAcklam<double>' into 'AWGN.1' (src/rng.hpp:1163) automatically.
INFO: [XFORM 203-602] Inlining function 'deShiftRows' into 'deAes_return' (src/aes.cpp:461) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'deMixColumns' (src/aes.cpp:401)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_return' (src/aes.cpp:54:38)...48 expression(s) balanced.
Command         transform done; 1.651 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.476 seconds; current allocated memory: 1.255 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.2.bc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'convertToIntArray_label0' (src/aes.cpp:69:6) in function 'deAes_return'.
INFO: [XFORM 203-541] Flattening a loop nest 'deSubBytes_label1' (src/aes.cpp:352:6) in function 'deAes_return'.
INFO: [XFORM 203-541] Flattening a loop nest 'convertToIntArray_label0' (src/aes.cpp:69:6) in function 'aes_return'.
INFO: [XFORM 203-541] Flattening a loop nest 'subBytes_label0' (src/aes.cpp:186:6) in function 'aes_return'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_02' (src/QRD.cpp:118:6) in function 'QRD'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_276_7' (src/QRD.cpp:118:6) in function 'QRD' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_9' (src/QRD.cpp:275:12) in function 'QRD'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_6' in function 'KBEST' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_8' (src/KBEST.cpp:75:30) in function 'KBEST'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_4' in function 'KBEST' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (src/KBEST.cpp:16:12) in function 'KBEST' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_1' (src/QRD.cpp:86:15) in function 'CORDIC_V' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (src/QRD.cpp:25:15) in function 'CORDIC_R' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'xr'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'xi'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'xr'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'xi'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/AWGN.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/AWGN.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/Rayleigh.cpp:13).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'xr'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'xi'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'xr'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'xi'.
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_0' (src/rng.hpp:616:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_1' (src/rng.hpp:617:22)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (src/aes.cpp:412:16)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:389:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:390:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:391:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pArray' (src/aes.cpp:207:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pArray' (src/aes.cpp:208:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pArray' (src/aes.cpp:209:15)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (src/aes.cpp:179:16)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_0.V' (src/rng.hpp:743:32)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (src/rng.hpp:739:31)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:37:11)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:38:11)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:39:11)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:40:11)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'key_char' (src/aes.cpp:511:14)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (src/aes.cpp:514:15)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_TEMP.V' (src/MIMO.cpp:89:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w' (src/aes.cpp:156:8)
INFO: [HLS 200-472] Inferring partial write operation for 'w' (src/aes.cpp:161:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w' (src/aes.cpp:164:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:179:16)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:355:16)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:389:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:390:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:391:15)
INFO: [HLS 200-472] Inferring partial write operation for 'wArray' (src/aes.cpp:437:15)
INFO: [HLS 200-472] Inferring partial write operation for 'wArray' (src/aes.cpp:438:15)
INFO: [HLS 200-472] Inferring partial write operation for 'wArray' (src/aes.cpp:439:15)
INFO: [HLS 200-472] Inferring partial write operation for 'wArray' (src/aes.cpp:440:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cArray' (src/aes.cpp:424:17)
INFO: [HLS 200-472] Inferring partial write operation for 'pArray' (src/aes.cpp:295:16)
INFO: [HLS 200-472] Inferring partial write operation for 'pArray' (src/aes.cpp:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Y.V' (src/QRD.cpp:127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'Y.V.1' (src/QRD.cpp:128:29)
INFO: [HLS 200-472] Inferring partial write operation for 'Y.V' (src/QRD.cpp:129:25)
INFO: [HLS 200-472] Inferring partial write operation for 'Y.V.1' (src/QRD.cpp:130:25)
INFO: [HLS 200-472] Inferring partial write operation for 'R.V' (src/KBEST.cpp:22:15)
INFO: [HLS 200-472] Inferring partial write operation for 'yy.V' (src/KBEST.cpp:32:10)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:79:15)
INFO: [HLS 200-472] Inferring partial write operation for 'PED.V' (src/KBEST.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'survival_path' (src/KBEST.cpp:96:25)
INFO: [HLS 200-472] Inferring partial write operation for 'survival_path' (src/KBEST.cpp:97:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_0' (src/rng.hpp:625:32)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_1' (src/rng.hpp:626:32)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_odd_0' (src/rng.hpp:628:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_odd_1' (src/rng.hpp:629:31)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_508_2' (src/aes.cpp:490) in function 'AES_En_De27'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_508_2' (src/aes.cpp:490) in function 'AES_En_De.128'.
Command         transform done; 5.745 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.746 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.221 sec.
Command     elaborate done; 107.975 sec.
Execute     ap_eval exec zip -j D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.131 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'TOP' ...
Execute       ap_set_top_model TOP 
WARNING: [SYN 201-103] Legalizing function name 'Rayleigh.1' to 'Rayleigh_1'.
WARNING: [SYN 201-103] Legalizing function name 'split.1' to 'split_1'.
WARNING: [SYN 201-103] Legalizing function name 'AWGN.1_Pipeline_VITIS_LOOP_15_1' to 'AWGN_1_Pipeline_VITIS_LOOP_15_1'.
WARNING: [SYN 201-103] Legalizing function name 'AWGN.1' to 'AWGN_1'.
WARNING: [SYN 201-103] Legalizing function name 'AES_En_De.128' to 'AES_En_De_128'.
Command       ap_set_top_model done; 0.106 sec.
Execute       get_model_list TOP -filter all-wo-channel -topdown 
Execute       preproc_iomode -model TOP 
Execute       preproc_iomode -model AES_En_De.128 
Execute       preproc_iomode -model deAes_return 
Execute       preproc_iomode -model deAes_return_Pipeline_addRoundKey_label010 
Execute       preproc_iomode -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       preproc_iomode -model deAes_return_Pipeline_deAes_return_label22 
Execute       preproc_iomode -model deMixColumns 
Execute       preproc_iomode -model deAes_return_Pipeline_addRoundKey_label0 
Execute       preproc_iomode -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       preproc_iomode -model DeModulation 
Execute       preproc_iomode -model KBEST 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model KBEST_Pipeline_1 
Execute       preproc_iomode -model matrix_mult 
Execute       preproc_iomode -model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       preproc_iomode -model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       preproc_iomode -model AWGN.1 
Execute       preproc_iomode -model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       preproc_iomode -model channel_mult 
Execute       preproc_iomode -model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       preproc_iomode -model channel_mult_Pipeline_CHANNEL2REAL 
Execute       preproc_iomode -model QRD 
Execute       preproc_iomode -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       preproc_iomode -model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       preproc_iomode -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       preproc_iomode -model QRD_Pipeline_LOOP_01 
Execute       preproc_iomode -model CORDIC_R 
Execute       preproc_iomode -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       preproc_iomode -model CORDIC_V 
Execute       preproc_iomode -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       preproc_iomode -model QRD_Pipeline_CHANNEL2REAL 
Execute       preproc_iomode -model split.1 
Execute       preproc_iomode -model split 
Execute       preproc_iomode -model Rayleigh.1 
Execute       preproc_iomode -model seedInitialization 
Execute       preproc_iomode -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       preproc_iomode -model Modulation 
Execute       preproc_iomode -model AES_En_De27 
Execute       preproc_iomode -model aes_return 
Execute       preproc_iomode -model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       preproc_iomode -model aes_return_Pipeline_aes_return_label12 
Execute       preproc_iomode -model GFMul 
Execute       preproc_iomode -model addRoundKey 
Execute       preproc_iomode -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       preproc_iomode -model extendKey 
Execute       preproc_iomode -model extendKey_Pipeline_extendKey_label0 
Execute       preproc_iomode -model extendKey_Pipeline_extendKey_label5 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list TOP -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh.1 split split.1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN.1_Pipeline_VITIS_LOOP_15_1 AWGN.1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De.128 TOP
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : extendKey_Pipeline_extendKey_label5 ...
Execute       set_default_model extendKey_Pipeline_extendKey_label5 
Execute       apply_spec_resource_limit extendKey_Pipeline_extendKey_label5 
INFO-FLOW: Configuring Module : extendKey_Pipeline_extendKey_label0 ...
Execute       set_default_model extendKey_Pipeline_extendKey_label0 
Execute       apply_spec_resource_limit extendKey_Pipeline_extendKey_label0 
INFO-FLOW: Configuring Module : extendKey ...
Execute       set_default_model extendKey 
Execute       apply_spec_resource_limit extendKey 
INFO-FLOW: Configuring Module : aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 ...
Execute       set_default_model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       apply_spec_resource_limit aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO-FLOW: Configuring Module : addRoundKey ...
Execute       set_default_model addRoundKey 
Execute       apply_spec_resource_limit addRoundKey 
INFO-FLOW: Configuring Module : GFMul ...
Execute       set_default_model GFMul 
Execute       apply_spec_resource_limit GFMul 
INFO-FLOW: Configuring Module : aes_return_Pipeline_aes_return_label12 ...
Execute       set_default_model aes_return_Pipeline_aes_return_label12 
Execute       apply_spec_resource_limit aes_return_Pipeline_aes_return_label12 
INFO-FLOW: Configuring Module : aes_return_Pipeline_subBytes_label0_subBytes_label7 ...
Execute       set_default_model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       apply_spec_resource_limit aes_return_Pipeline_subBytes_label0_subBytes_label7 
INFO-FLOW: Configuring Module : aes_return ...
Execute       set_default_model aes_return 
Execute       apply_spec_resource_limit aes_return 
INFO-FLOW: Configuring Module : AES_En_De27 ...
Execute       set_default_model AES_En_De27 
Execute       apply_spec_resource_limit AES_En_De27 
INFO-FLOW: Configuring Module : Modulation ...
Execute       set_default_model Modulation 
Execute       apply_spec_resource_limit Modulation 
INFO-FLOW: Configuring Module : seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       apply_spec_resource_limit seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Configuring Module : seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       apply_spec_resource_limit seedInitialization 
INFO-FLOW: Configuring Module : Rayleigh.1 ...
Execute       set_default_model Rayleigh.1 
Execute       apply_spec_resource_limit Rayleigh.1 
INFO-FLOW: Configuring Module : split ...
Execute       set_default_model split 
Execute       apply_spec_resource_limit split 
INFO-FLOW: Configuring Module : split.1 ...
Execute       set_default_model split.1 
Execute       apply_spec_resource_limit split.1 
INFO-FLOW: Configuring Module : QRD_Pipeline_CHANNEL2REAL ...
Execute       set_default_model QRD_Pipeline_CHANNEL2REAL 
Execute       apply_spec_resource_limit QRD_Pipeline_CHANNEL2REAL 
INFO-FLOW: Configuring Module : CORDIC_V_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       apply_spec_resource_limit CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Configuring Module : CORDIC_V ...
Execute       set_default_model CORDIC_V 
Execute       apply_spec_resource_limit CORDIC_V 
INFO-FLOW: Configuring Module : CORDIC_R_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       apply_spec_resource_limit CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : CORDIC_R ...
Execute       set_default_model CORDIC_R 
Execute       apply_spec_resource_limit CORDIC_R 
INFO-FLOW: Configuring Module : QRD_Pipeline_LOOP_01 ...
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       apply_spec_resource_limit QRD_Pipeline_LOOP_01 
INFO-FLOW: Configuring Module : QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 ...
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       apply_spec_resource_limit QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
INFO-FLOW: Configuring Module : QRD_Pipeline_VITIS_LOOP_277_8 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       apply_spec_resource_limit QRD_Pipeline_VITIS_LOOP_277_8 
INFO-FLOW: Configuring Module : QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       apply_spec_resource_limit QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
INFO-FLOW: Configuring Module : QRD ...
Execute       set_default_model QRD 
Execute       apply_spec_resource_limit QRD 
INFO-FLOW: Configuring Module : channel_mult_Pipeline_CHANNEL2REAL ...
Execute       set_default_model channel_mult_Pipeline_CHANNEL2REAL 
Execute       apply_spec_resource_limit channel_mult_Pipeline_CHANNEL2REAL 
INFO-FLOW: Configuring Module : channel_mult_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       apply_spec_resource_limit channel_mult_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Configuring Module : channel_mult ...
Execute       set_default_model channel_mult 
Execute       apply_spec_resource_limit channel_mult 
INFO-FLOW: Configuring Module : AWGN.1_Pipeline_VITIS_LOOP_15_1 ...
Execute       set_default_model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       apply_spec_resource_limit AWGN.1_Pipeline_VITIS_LOOP_15_1 
INFO-FLOW: Configuring Module : AWGN.1 ...
Execute       set_default_model AWGN.1 
Execute       apply_spec_resource_limit AWGN.1 
INFO-FLOW: Configuring Module : matrix_mult_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       apply_spec_resource_limit matrix_mult_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Configuring Module : matrix_mult_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       apply_spec_resource_limit matrix_mult_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Configuring Module : matrix_mult ...
Execute       set_default_model matrix_mult 
Execute       apply_spec_resource_limit matrix_mult 
INFO-FLOW: Configuring Module : KBEST_Pipeline_1 ...
Execute       set_default_model KBEST_Pipeline_1 
Execute       apply_spec_resource_limit KBEST_Pipeline_1 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_31_3 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_31_3 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_48_5 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_48_5 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_57_7 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_57_7 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_94_11 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_94_11 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_104_12 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_104_12 
INFO-FLOW: Configuring Module : KBEST ...
Execute       set_default_model KBEST 
Execute       apply_spec_resource_limit KBEST 
INFO-FLOW: Configuring Module : DeModulation ...
Execute       set_default_model DeModulation 
Execute       apply_spec_resource_limit DeModulation 
INFO-FLOW: Configuring Module : deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 ...
Execute       set_default_model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       apply_spec_resource_limit deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO-FLOW: Configuring Module : deAes_return_Pipeline_addRoundKey_label0 ...
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label0 
Execute       apply_spec_resource_limit deAes_return_Pipeline_addRoundKey_label0 
INFO-FLOW: Configuring Module : deMixColumns ...
Execute       set_default_model deMixColumns 
Execute       apply_spec_resource_limit deMixColumns 
INFO-FLOW: Configuring Module : deAes_return_Pipeline_deAes_return_label22 ...
Execute       set_default_model deAes_return_Pipeline_deAes_return_label22 
Execute       apply_spec_resource_limit deAes_return_Pipeline_deAes_return_label22 
INFO-FLOW: Configuring Module : deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 ...
Execute       set_default_model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       apply_spec_resource_limit deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
INFO-FLOW: Configuring Module : deAes_return_Pipeline_addRoundKey_label010 ...
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label010 
Execute       apply_spec_resource_limit deAes_return_Pipeline_addRoundKey_label010 
INFO-FLOW: Configuring Module : deAes_return ...
Execute       set_default_model deAes_return 
Execute       apply_spec_resource_limit deAes_return 
INFO-FLOW: Configuring Module : AES_En_De.128 ...
Execute       set_default_model AES_En_De.128 
Execute       apply_spec_resource_limit AES_En_De.128 
INFO-FLOW: Configuring Module : TOP ...
Execute       set_default_model TOP 
Execute       apply_spec_resource_limit TOP 
INFO-FLOW: Model list for preprocess: entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh.1 split split.1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN.1_Pipeline_VITIS_LOOP_15_1 AWGN.1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De.128 TOP
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: extendKey_Pipeline_extendKey_label5 ...
Execute       set_default_model extendKey_Pipeline_extendKey_label5 
Execute       cdfg_preprocess -model extendKey_Pipeline_extendKey_label5 
Execute       rtl_gen_preprocess extendKey_Pipeline_extendKey_label5 
INFO-FLOW: Preprocessing Module: extendKey_Pipeline_extendKey_label0 ...
Execute       set_default_model extendKey_Pipeline_extendKey_label0 
Execute       cdfg_preprocess -model extendKey_Pipeline_extendKey_label0 
Execute       rtl_gen_preprocess extendKey_Pipeline_extendKey_label0 
INFO-FLOW: Preprocessing Module: extendKey ...
Execute       set_default_model extendKey 
Execute       cdfg_preprocess -model extendKey 
Execute       rtl_gen_preprocess extendKey 
INFO-FLOW: Preprocessing Module: aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 ...
Execute       set_default_model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       cdfg_preprocess -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       rtl_gen_preprocess aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO-FLOW: Preprocessing Module: addRoundKey ...
Execute       set_default_model addRoundKey 
Execute       cdfg_preprocess -model addRoundKey 
Execute       rtl_gen_preprocess addRoundKey 
INFO-FLOW: Preprocessing Module: GFMul ...
Execute       set_default_model GFMul 
Execute       cdfg_preprocess -model GFMul 
Execute       rtl_gen_preprocess GFMul 
INFO-FLOW: Preprocessing Module: aes_return_Pipeline_aes_return_label12 ...
Execute       set_default_model aes_return_Pipeline_aes_return_label12 
Execute       cdfg_preprocess -model aes_return_Pipeline_aes_return_label12 
Execute       rtl_gen_preprocess aes_return_Pipeline_aes_return_label12 
INFO-FLOW: Preprocessing Module: aes_return_Pipeline_subBytes_label0_subBytes_label7 ...
Execute       set_default_model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       cdfg_preprocess -model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       rtl_gen_preprocess aes_return_Pipeline_subBytes_label0_subBytes_label7 
INFO-FLOW: Preprocessing Module: aes_return ...
Execute       set_default_model aes_return 
Execute       cdfg_preprocess -model aes_return 
Execute       rtl_gen_preprocess aes_return 
INFO-FLOW: Preprocessing Module: AES_En_De27 ...
Execute       set_default_model AES_En_De27 
Execute       cdfg_preprocess -model AES_En_De27 
Execute       rtl_gen_preprocess AES_En_De27 
INFO-FLOW: Preprocessing Module: Modulation ...
Execute       set_default_model Modulation 
Execute       cdfg_preprocess -model Modulation 
Execute       rtl_gen_preprocess Modulation 
INFO-FLOW: Preprocessing Module: seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       cdfg_preprocess -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Preprocessing Module: seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       cdfg_preprocess -model seedInitialization 
Execute       rtl_gen_preprocess seedInitialization 
INFO-FLOW: Preprocessing Module: Rayleigh.1 ...
Execute       set_default_model Rayleigh.1 
Execute       cdfg_preprocess -model Rayleigh.1 
Execute       rtl_gen_preprocess Rayleigh.1 
INFO-FLOW: Preprocessing Module: split ...
Execute       set_default_model split 
Execute       cdfg_preprocess -model split 
Execute       rtl_gen_preprocess split 
INFO-FLOW: Preprocessing Module: split.1 ...
Execute       set_default_model split.1 
Execute       cdfg_preprocess -model split.1 
Execute       rtl_gen_preprocess split.1 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_CHANNEL2REAL ...
Execute       set_default_model QRD_Pipeline_CHANNEL2REAL 
Execute       cdfg_preprocess -model QRD_Pipeline_CHANNEL2REAL 
Execute       rtl_gen_preprocess QRD_Pipeline_CHANNEL2REAL 
INFO-FLOW: Preprocessing Module: CORDIC_V_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       cdfg_preprocess -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Preprocessing Module: CORDIC_V ...
Execute       set_default_model CORDIC_V 
Execute       cdfg_preprocess -model CORDIC_V 
Execute       rtl_gen_preprocess CORDIC_V 
INFO-FLOW: Preprocessing Module: CORDIC_R_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       cdfg_preprocess -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: CORDIC_R ...
Execute       set_default_model CORDIC_R 
Execute       cdfg_preprocess -model CORDIC_R 
Execute       rtl_gen_preprocess CORDIC_R 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_LOOP_01 ...
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       cdfg_preprocess -model QRD_Pipeline_LOOP_01 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_01 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 ...
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       cdfg_preprocess -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_VITIS_LOOP_277_8 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       cdfg_preprocess -model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_277_8 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       cdfg_preprocess -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
INFO-FLOW: Preprocessing Module: QRD ...
Execute       set_default_model QRD 
Execute       cdfg_preprocess -model QRD 
Command       cdfg_preprocess done; 0.133 sec.
Execute       rtl_gen_preprocess QRD 
INFO-FLOW: Preprocessing Module: channel_mult_Pipeline_CHANNEL2REAL ...
Execute       set_default_model channel_mult_Pipeline_CHANNEL2REAL 
Execute       cdfg_preprocess -model channel_mult_Pipeline_CHANNEL2REAL 
Execute       rtl_gen_preprocess channel_mult_Pipeline_CHANNEL2REAL 
INFO-FLOW: Preprocessing Module: channel_mult_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       cdfg_preprocess -model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess channel_mult_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Preprocessing Module: channel_mult ...
Execute       set_default_model channel_mult 
Execute       cdfg_preprocess -model channel_mult 
Execute       rtl_gen_preprocess channel_mult 
INFO-FLOW: Preprocessing Module: AWGN.1_Pipeline_VITIS_LOOP_15_1 ...
Execute       set_default_model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       cdfg_preprocess -model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       rtl_gen_preprocess AWGN.1_Pipeline_VITIS_LOOP_15_1 
INFO-FLOW: Preprocessing Module: AWGN.1 ...
Execute       set_default_model AWGN.1 
Execute       cdfg_preprocess -model AWGN.1 
Execute       rtl_gen_preprocess AWGN.1 
INFO-FLOW: Preprocessing Module: matrix_mult_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       cdfg_preprocess -model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       rtl_gen_preprocess matrix_mult_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Preprocessing Module: matrix_mult_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       cdfg_preprocess -model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess matrix_mult_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Preprocessing Module: matrix_mult ...
Execute       set_default_model matrix_mult 
Execute       cdfg_preprocess -model matrix_mult 
Execute       rtl_gen_preprocess matrix_mult 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_1 ...
Execute       set_default_model KBEST_Pipeline_1 
Execute       cdfg_preprocess -model KBEST_Pipeline_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_1 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_31_3 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_31_3 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_48_5 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_48_5 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_57_7 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_57_7 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_94_11 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_94_11 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_104_12 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_104_12 
INFO-FLOW: Preprocessing Module: KBEST ...
Execute       set_default_model KBEST 
Execute       cdfg_preprocess -model KBEST 
Execute       rtl_gen_preprocess KBEST 
INFO-FLOW: Preprocessing Module: DeModulation ...
Execute       set_default_model DeModulation 
Execute       cdfg_preprocess -model DeModulation 
Execute       rtl_gen_preprocess DeModulation 
INFO-FLOW: Preprocessing Module: deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 ...
Execute       set_default_model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       cdfg_preprocess -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       rtl_gen_preprocess deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO-FLOW: Preprocessing Module: deAes_return_Pipeline_addRoundKey_label0 ...
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label0 
Execute       cdfg_preprocess -model deAes_return_Pipeline_addRoundKey_label0 
Execute       rtl_gen_preprocess deAes_return_Pipeline_addRoundKey_label0 
INFO-FLOW: Preprocessing Module: deMixColumns ...
Execute       set_default_model deMixColumns 
Execute       cdfg_preprocess -model deMixColumns 
Execute       rtl_gen_preprocess deMixColumns 
INFO-FLOW: Preprocessing Module: deAes_return_Pipeline_deAes_return_label22 ...
Execute       set_default_model deAes_return_Pipeline_deAes_return_label22 
Execute       cdfg_preprocess -model deAes_return_Pipeline_deAes_return_label22 
Execute       rtl_gen_preprocess deAes_return_Pipeline_deAes_return_label22 
INFO-FLOW: Preprocessing Module: deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 ...
Execute       set_default_model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       cdfg_preprocess -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       rtl_gen_preprocess deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
INFO-FLOW: Preprocessing Module: deAes_return_Pipeline_addRoundKey_label010 ...
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label010 
Execute       cdfg_preprocess -model deAes_return_Pipeline_addRoundKey_label010 
Execute       rtl_gen_preprocess deAes_return_Pipeline_addRoundKey_label010 
INFO-FLOW: Preprocessing Module: deAes_return ...
Execute       set_default_model deAes_return 
Execute       cdfg_preprocess -model deAes_return 
Execute       rtl_gen_preprocess deAes_return 
INFO-FLOW: Preprocessing Module: AES_En_De.128 ...
Execute       set_default_model AES_En_De.128 
Execute       cdfg_preprocess -model AES_En_De.128 
Execute       rtl_gen_preprocess AES_En_De.128 
INFO-FLOW: Preprocessing Module: TOP ...
Execute       set_default_model TOP 
Execute       cdfg_preprocess -model TOP 
Execute       rtl_gen_preprocess TOP 
INFO-FLOW: Model list for synthesis: entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh.1 split split.1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN.1_Pipeline_VITIS_LOOP_15_1 AWGN.1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De.128 TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendKey_Pipeline_extendKey_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model extendKey_Pipeline_extendKey_label5 
Execute       schedule -model extendKey_Pipeline_extendKey_label5 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'extendKey_Pipeline_extendKey_label5': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'extendKey_label5'.
WARNING: [HLS 200-885] The II Violation in module 'extendKey_Pipeline_extendKey_label5' (loop 'extendKey_label5'): Unable to schedule 'load' operation ('c', src/aes.cpp:84) on array 'key' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'key'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'extendKey_label5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.sched.adb -f 
INFO-FLOW: Finish scheduling extendKey_Pipeline_extendKey_label5.
Execute       set_default_model extendKey_Pipeline_extendKey_label5 
Execute       bind -model extendKey_Pipeline_extendKey_label5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.bind.adb -f 
INFO-FLOW: Finish binding extendKey_Pipeline_extendKey_label5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendKey_Pipeline_extendKey_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model extendKey_Pipeline_extendKey_label0 
Execute       schedule -model extendKey_Pipeline_extendKey_label0 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'extendKey_Pipeline_extendKey_label0': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'extendKey_label0'.
WARNING: [HLS 200-880] The II Violation in module 'extendKey_Pipeline_extendKey_label0' (loop 'extendKey_label0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('w_addr_2_write_ln164', src/aes.cpp:164) of variable 'xor_ln164', src/aes.cpp:164 on array 'w' and 'load' operation ('num', src/aes.cpp:164) on array 'w'.
WARNING: [HLS 200-880] The II Violation in module 'extendKey_Pipeline_extendKey_label0' (loop 'extendKey_label0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('w_addr_2_write_ln161', src/aes.cpp:161) of variable 'xor_ln161', src/aes.cpp:161 on array 'w' and 'load' operation ('num', src/aes.cpp:164) on array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'extendKey_Pipeline_extendKey_label0' (loop 'extendKey_label0'): Unable to schedule 'load' operation ('S29_load', src/aes.cpp:57) on array 'S29' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'S29'.
WARNING: [HLS 200-885] The II Violation in module 'extendKey_Pipeline_extendKey_label0' (loop 'extendKey_label0'): Unable to schedule 'load' operation ('S29_load', src/aes.cpp:57) on array 'S29' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'S29'.
WARNING: [HLS 200-885] The II Violation in module 'extendKey_Pipeline_extendKey_label0' (loop 'extendKey_label0'): Unable to schedule 'load' operation ('four', src/aes.cpp:57) on array 'S29' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'S29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'extendKey_label0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.sched.adb -f 
INFO-FLOW: Finish scheduling extendKey_Pipeline_extendKey_label0.
Execute       set_default_model extendKey_Pipeline_extendKey_label0 
Execute       bind -model extendKey_Pipeline_extendKey_label0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.bind.adb -f 
INFO-FLOW: Finish binding extendKey_Pipeline_extendKey_label0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model extendKey 
Execute       schedule -model extendKey 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'extendKey': contains subfunction 'extendKey_Pipeline_extendKey_label5' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.sched.adb -f 
INFO-FLOW: Finish scheduling extendKey.
Execute       set_default_model extendKey 
Execute       bind -model extendKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.bind.adb -f 
INFO-FLOW: Finish binding extendKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       schedule -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'convertToIntArray_label0_convertToIntArray_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'convertToIntArray_label0_convertToIntArray_label1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.
Execute       set_default_model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       bind -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.bind.adb -f 
INFO-FLOW: Finish binding aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addRoundKey 
Execute       schedule -model addRoundKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('array_addr_write_ln179', src/aes.cpp:179) of variable 'xor_ln179', src/aes.cpp:179 on array 'array_r' and 'load' operation ('array_load', src/aes.cpp:179) on array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to schedule 'load' operation ('array_load_18', src/aes.cpp:179) on array 'array_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to schedule 'load' operation ('array_load_20', src/aes.cpp:179) on array 'array_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to schedule 'load' operation ('array_load_22', src/aes.cpp:179) on array 'array_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to schedule 'store' operation ('array_addr_20_write_ln179', src/aes.cpp:179) of variable 'xor_ln179_10', src/aes.cpp:179 on array 'array_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'addRoundKey' (function 'addRoundKey'): Unable to schedule 'store' operation ('array_addr_28_write_ln179', src/aes.cpp:179) of variable 'xor_ln179_18', src/aes.cpp:179 on array 'array_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'array_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'addRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.277 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.sched.adb -f 
INFO-FLOW: Finish scheduling addRoundKey.
Execute       set_default_model addRoundKey 
Execute       bind -model addRoundKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.bind.adb -f 
INFO-FLOW: Finish binding addRoundKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GFMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GFMul 
Execute       schedule -model GFMul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'GFMul'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'GFMul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.sched.adb -f 
INFO-FLOW: Finish scheduling GFMul.
Execute       set_default_model GFMul 
Execute       bind -model GFMul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.bind.adb -f 
INFO-FLOW: Finish binding GFMul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_return_Pipeline_aes_return_label12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_return_Pipeline_aes_return_label12 
Execute       schedule -model aes_return_Pipeline_aes_return_label12 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'aes_return_Pipeline_aes_return_label12': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'aes_return_label12'.
WARNING: [HLS 200-880] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation ('_ln328', src/aes.cpp:328) to 'addRoundKey' and 'load' operation ('S_load', src/aes.cpp:57) on array 'S'.
WARNING: [HLS 200-880] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation ('_ln328', src/aes.cpp:328) to 'addRoundKey' and 'load' operation ('S_load', src/aes.cpp:57) on array 'S'.
WARNING: [HLS 200-880] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln328', src/aes.cpp:328) to 'addRoundKey' and 'load' operation ('pArray_load_15', src/aes.cpp:189) on array 'pArray'.
WARNING: [HLS 200-885] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to schedule 'load' operation ('pArray_load', src/aes.cpp:189) on array 'pArray' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'pArray'.
WARNING: [HLS 200-885] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to schedule 'load' operation ('S_load_15', src/aes.cpp:57) on array 'S' due to limited memory ports (II = 33). Please consider using a memory core with more ports or partitioning the array 'S'.
WARNING: [HLS 200-885] The II Violation in module 'aes_return_Pipeline_aes_return_label12' (loop 'aes_return_label12'): Unable to schedule 'load' operation ('pArray_load_9', src/aes.cpp:189) on array 'pArray' due to limited memory ports (II = 34). Please consider using a memory core with more ports or partitioning the array 'pArray'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 35, Depth = 35, loop 'aes_return_label12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.437 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.568 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.sched.adb -f 
INFO-FLOW: Finish scheduling aes_return_Pipeline_aes_return_label12.
Execute       set_default_model aes_return_Pipeline_aes_return_label12 
Execute       bind -model aes_return_Pipeline_aes_return_label12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.173 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.238 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.bind.adb -f 
INFO-FLOW: Finish binding aes_return_Pipeline_aes_return_label12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_return_Pipeline_subBytes_label0_subBytes_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       schedule -model aes_return_Pipeline_subBytes_label0_subBytes_label7 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'aes_return_Pipeline_subBytes_label0_subBytes_label7': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'subBytes_label0_subBytes_label7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'subBytes_label0_subBytes_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.sched.adb -f 
INFO-FLOW: Finish scheduling aes_return_Pipeline_subBytes_label0_subBytes_label7.
Execute       set_default_model aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       bind -model aes_return_Pipeline_subBytes_label0_subBytes_label7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.bind.adb -f 
INFO-FLOW: Finish binding aes_return_Pipeline_subBytes_label0_subBytes_label7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_return' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_return 
Execute       schedule -model aes_return 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'aes_return': contains subfunction 'aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.sched.adb -f 
INFO-FLOW: Finish scheduling aes_return.
Execute       set_default_model aes_return 
Execute       bind -model aes_return 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.187 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.268 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.bind.adb -f 
INFO-FLOW: Finish binding aes_return.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_En_De27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_En_De27 
Execute       schedule -model AES_En_De27 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_508_2': contains subfunction 'extendKey' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.sched.adb -f 
INFO-FLOW: Finish scheduling AES_En_De27.
Execute       set_default_model AES_En_De27 
Execute       bind -model AES_En_De27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.289 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.bind.adb -f 
INFO-FLOW: Finish binding AES_En_De27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Modulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Modulation 
Execute       schedule -model Modulation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'Modulation' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
WARNING: [HLS 200-880] The II Violation in module 'Modulation' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
WARNING: [HLS 200-880] The II Violation in module 'Modulation' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('xr_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.sched.adb -f 
INFO-FLOW: Finish scheduling Modulation.
Execute       set_default_model Modulation 
Execute       bind -model Modulation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.bind.adb -f 
INFO-FLOW: Finish binding Modulation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       schedule -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SEED_INIT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 2, loop 'SEED_INIT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization_Pipeline_SEED_INIT_LOOP.
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       bind -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization_Pipeline_SEED_INIT_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization 
Execute       schedule -model seedInitialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization.
Execute       set_default_model seedInitialization 
Execute       bind -model seedInitialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rayleigh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Rayleigh.1 
Execute       schedule -model Rayleigh.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_1' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('this_uniformRNG_mt_even_0_V_load', src/rng.hpp:737) on array 'rngMT19937ICN.uniformRNG.mt_even_0.V', src/Rayleigh.cpp:13 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rngMT19937ICN_uniformRNG_mt_even_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 50, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.376 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.203 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.sched.adb -f 
INFO-FLOW: Finish scheduling Rayleigh.1.
Execute       set_default_model Rayleigh.1 
Execute       bind -model Rayleigh.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.231 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.461 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.bind.adb -f 
INFO-FLOW: Finish binding Rayleigh.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split 
Execute       schedule -model split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SPL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SPL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.sched.adb -f 
INFO-FLOW: Finish scheduling split.
Execute       set_default_model split 
Execute       bind -model split 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.bind.adb -f 
INFO-FLOW: Finish binding split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split.1 
Execute       schedule -model split.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SPL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SPL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.sched.adb -f 
INFO-FLOW: Finish scheduling split.1.
Execute       set_default_model split.1 
Execute       bind -model split.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.bind.adb -f 
INFO-FLOW: Finish binding split.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_CHANNEL2REAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_CHANNEL2REAL 
Execute       schedule -model QRD_Pipeline_CHANNEL2REAL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL2REAL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CHANNEL2REAL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_CHANNEL2REAL.
Execute       set_default_model QRD_Pipeline_CHANNEL2REAL 
Execute       bind -model QRD_Pipeline_CHANNEL2REAL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_CHANNEL2REAL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       schedule -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_V_Pipeline_VITIS_LOOP_94_2.
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       bind -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_V_Pipeline_VITIS_LOOP_94_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_V 
Execute       schedule -model CORDIC_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_V.
Execute       set_default_model CORDIC_V 
Execute       bind -model CORDIC_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       schedule -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_R_Pipeline_VITIS_LOOP_32_2.
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       bind -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_R_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_R 
Execute       schedule -model CORDIC_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_R.
Execute       set_default_model CORDIC_R 
Execute       bind -model CORDIC_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_LOOP_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       schedule -model QRD_Pipeline_LOOP_01 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_01'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_LOOP_01.
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       bind -model QRD_Pipeline_LOOP_01 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_LOOP_01.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       schedule -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_02_VITIS_LOOP_260_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_02_VITIS_LOOP_260_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       bind -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_VITIS_LOOP_277_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       schedule -model QRD_Pipeline_VITIS_LOOP_277_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln736_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_8'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln300', src/QRD.cpp:300) of variable 'trunc_ln' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln300', src/QRD.cpp:300) of variable 'trunc_ln' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_277_8' (loop 'VITIS_LOOP_277_8'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i1582978_i_out_write_ln280', src/QRD.cpp:280) of variable 'trunc_ln712' on local variable 'conv_i_i_i1582978_i_out' and 'load' operation ('conv_i_i_i1582978_i_out_load') on local variable 'conv_i_i_i1582978_i_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 29, loop 'VITIS_LOOP_277_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.892 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_VITIS_LOOP_277_8.
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_277_8 
Execute       bind -model QRD_Pipeline_VITIS_LOOP_277_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.208 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_VITIS_LOOP_277_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       schedule -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_9_VITIS_LOOP_326_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_325_9_VITIS_LOOP_326_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.358 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       bind -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD 
Execute       schedule -model QRD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.456 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.571 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.844 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.sched.adb -f 
Command       db_write done; 0.567 sec.
INFO-FLOW: Finish scheduling QRD.
Execute       set_default_model QRD 
Execute       bind -model QRD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.573 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.985 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.499 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.bind.adb -f 
Command       db_write done; 0.743 sec.
INFO-FLOW: Finish binding QRD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_mult_Pipeline_CHANNEL2REAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_mult_Pipeline_CHANNEL2REAL 
Execute       schedule -model channel_mult_Pipeline_CHANNEL2REAL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL2REAL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CHANNEL2REAL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.408 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.sched.adb -f 
INFO-FLOW: Finish scheduling channel_mult_Pipeline_CHANNEL2REAL.
Execute       set_default_model channel_mult_Pipeline_CHANNEL2REAL 
Execute       bind -model channel_mult_Pipeline_CHANNEL2REAL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.bind.adb -f 
INFO-FLOW: Finish binding channel_mult_Pipeline_CHANNEL2REAL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_mult_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       schedule -model channel_mult_Pipeline_VITIS_LOOP_63_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
WARNING: [HLS 200-880] The II Violation in module 'channel_mult_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('DATA_TEMP.V[2]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('DATA_TEMP.V[0]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'channel_mult_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('DATA_TEMP.V[4]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('DATA_TEMP.V[0]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'channel_mult_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('DATA_TEMP.V[6]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('DATA_TEMP.V[0]', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'xr' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'channel_mult_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('channel_out_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('channel_out_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
WARNING: [HLS 200-880] The II Violation in module 'channel_mult_Pipeline_VITIS_LOOP_63_1' (loop 'VITIS_LOOP_63_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('channel_out_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('channel_out_write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'channel_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 20, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.859 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.108 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.sched.adb -f 
INFO-FLOW: Finish scheduling channel_mult_Pipeline_VITIS_LOOP_63_1.
Execute       set_default_model channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       bind -model channel_mult_Pipeline_VITIS_LOOP_63_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.109 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.bind.adb -f 
INFO-FLOW: Finish binding channel_mult_Pipeline_VITIS_LOOP_63_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_mult 
Execute       schedule -model channel_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.sched.adb -f 
INFO-FLOW: Finish scheduling channel_mult.
Execute       set_default_model channel_mult 
Execute       bind -model channel_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.bind.adb -f 
INFO-FLOW: Finish binding channel_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWGN_1_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       schedule -model AWGN.1_Pipeline_VITIS_LOOP_15_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.sched.adb -f 
INFO-FLOW: Finish scheduling AWGN.1_Pipeline_VITIS_LOOP_15_1.
Execute       set_default_model AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       bind -model AWGN.1_Pipeline_VITIS_LOOP_15_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.254 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.bind.adb -f 
INFO-FLOW: Finish binding AWGN.1_Pipeline_VITIS_LOOP_15_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWGN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AWGN.1 
Execute       schedule -model AWGN.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.sched.adb -f 
INFO-FLOW: Finish scheduling AWGN.1.
Execute       set_default_model AWGN.1 
Execute       bind -model AWGN.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.182 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.bind.adb -f 
INFO-FLOW: Finish binding AWGN.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       schedule -model matrix_mult_Pipeline_VITIS_LOOP_88_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_TEMP_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mult_Pipeline_VITIS_LOOP_88_1.
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       bind -model matrix_mult_Pipeline_VITIS_LOOP_88_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_mult_Pipeline_VITIS_LOOP_88_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       schedule -model matrix_mult_Pipeline_VITIS_LOOP_94_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_TEMP_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('noise_out_read_1', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('noise_out_read_2', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('noise_out_read_3', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('noise_out_read_4', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('noise_out_read_7', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('noise_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'noise_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 21, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.072 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mult_Pipeline_VITIS_LOOP_94_2.
Execute       set_default_model matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       bind -model matrix_mult_Pipeline_VITIS_LOOP_94_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.bind.adb -f 
INFO-FLOW: Finish binding matrix_mult_Pipeline_VITIS_LOOP_94_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_mult 
Execute       schedule -model matrix_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mult.
Execute       set_default_model matrix_mult 
Execute       bind -model matrix_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.bind.adb -f 
INFO-FLOW: Finish binding matrix_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_1 
Execute       schedule -model KBEST_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_1.
Execute       set_default_model KBEST_Pipeline_1 
Execute       bind -model KBEST_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_31_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_31_3.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_31_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_31_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_48_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_48_5.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_48_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_48_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_57_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_57_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_57_7.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_57_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_57_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_8_VITIS_LOOP_76_9'.
WARNING: [HLS 200-880] The II Violation in module 'KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9' (loop 'VITIS_LOOP_75_8_VITIS_LOOP_76_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('PED_V_addr_1_write_ln80', src/KBEST.cpp:80) of variable 'bubble_temp.V' on array 'PED_V' and 'load' operation ('bubble_temp.V') on array 'PED_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_8_VITIS_LOOP_76_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_94_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_94_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_94_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_94_11.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_94_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_94_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_104_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_104_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_104_12.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_104_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_104_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST 
Execute       schedule -model KBEST 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST.
Execute       set_default_model KBEST 
Execute       bind -model KBEST 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.216 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.294 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.bind.adb -f 
INFO-FLOW: Finish binding KBEST.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DeModulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DeModulation 
Execute       schedule -model DeModulation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-880] The II Violation in module 'DeModulation' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('KB_out_read_1', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'DeModulation' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('KB_out_read_2', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'DeModulation' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('KB_out_read_3', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'DeModulation' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('KB_out_read_4', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
WARNING: [HLS 200-880] The II Violation in module 'DeModulation' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('KB_out_read_7', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('KB_out_read', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'KB_out' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.242 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.sched.adb -f 
INFO-FLOW: Finish scheduling DeModulation.
Execute       set_default_model DeModulation 
Execute       bind -model DeModulation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.bind.adb -f 
INFO-FLOW: Finish binding DeModulation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       schedule -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'convertToIntArray_label0_convertToIntArray_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'convertToIntArray_label0_convertToIntArray_label1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.
Execute       set_default_model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       bind -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.bind.adb -f 
INFO-FLOW: Finish binding deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return_Pipeline_addRoundKey_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label0 
Execute       schedule -model deAes_return_Pipeline_addRoundKey_label0 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'deAes_return_Pipeline_addRoundKey_label0': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'addRoundKey_label0'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label0' (loop 'addRoundKey_label0'): Unable to schedule 'load' operation ('cArray_load_1', src/aes.cpp:179) on array 'cArray' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'cArray'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label0' (loop 'addRoundKey_label0'): Unable to schedule 'load' operation ('cArray_load_3', src/aes.cpp:179) on array 'cArray' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'cArray'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label0' (loop 'addRoundKey_label0'): Unable to schedule 'store' operation ('cArray_addr_2_write_ln179', src/aes.cpp:179) of variable 'xor_ln179_1', src/aes.cpp:179 on array 'cArray' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'cArray'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'addRoundKey_label0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return_Pipeline_addRoundKey_label0.
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label0 
Execute       bind -model deAes_return_Pipeline_addRoundKey_label0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.bind.adb -f 
INFO-FLOW: Finish binding deAes_return_Pipeline_addRoundKey_label0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deMixColumns 
Execute       schedule -model deMixColumns 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'deMixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('array_addr_write_ln412', src/aes.cpp:412) of variable 'xor_ln413_1', src/aes.cpp:413 on array 'array_r' and 'load' operation ('array_load', src/aes.cpp:406) on array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to schedule 'load' operation ('array_load_1', src/aes.cpp:406) on array 'array_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to schedule 'load' operation ('array_load_3', src/aes.cpp:406) on array 'array_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to schedule 'load' operation ('array_load_3', src/aes.cpp:406) on array 'array_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to schedule 'store' operation ('array_addr_5_write_ln412', src/aes.cpp:412) of variable 'xor_ln413_11', src/aes.cpp:413 on array 'array_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'array_r'.
WARNING: [HLS 200-885] The II Violation in module 'deMixColumns' (function 'deMixColumns'): Unable to schedule 'store' operation ('array_addr_13_write_ln412', src/aes.cpp:412) of variable 'xor_ln413_27', src/aes.cpp:413 on array 'array_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'array_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'deMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.477 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.sched.adb -f 
INFO-FLOW: Finish scheduling deMixColumns.
Execute       set_default_model deMixColumns 
Execute       bind -model deMixColumns 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.298 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.bind.adb -f 
INFO-FLOW: Finish binding deMixColumns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return_Pipeline_deAes_return_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return_Pipeline_deAes_return_label22 
Execute       schedule -model deAes_return_Pipeline_deAes_return_label22 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'deAes_return_Pipeline_deAes_return_label22': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'deAes_return_label22'.
WARNING: [HLS 200-880] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation ('_ln463', src/aes.cpp:463) to 'deMixColumns' and 'load' operation ('S2_load_4', src/aes.cpp:347) on array 'S2'.
WARNING: [HLS 200-880] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation ('_ln463', src/aes.cpp:463) to 'deMixColumns' and 'load' operation ('S2_load_4', src/aes.cpp:347) on array 'S2'.
WARNING: [HLS 200-880] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln463', src/aes.cpp:463) to 'deMixColumns' and 'load' operation ('cArray_load_15', src/aes.cpp:355) on array 'cArray'.
WARNING: [HLS 200-880] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('cArray_addr_write_ln424', src/aes.cpp:424) of variable 'xor_ln424_15', src/aes.cpp:424 on array 'cArray' and 'load' operation ('cArray_load_15', src/aes.cpp:355) on array 'cArray'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to schedule 'load' operation ('S2_load_12', src/aes.cpp:347) on array 'S2' due to limited memory ports (II = 48). Please consider using a memory core with more ports or partitioning the array 'S2'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_deAes_return_label22' (loop 'deAes_return_label22'): Unable to schedule 'load' operation ('S2_load_12', src/aes.cpp:347) on array 'S2' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'S2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 50, loop 'deAes_return_label22'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.882 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.258 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return_Pipeline_deAes_return_label22.
Execute       set_default_model deAes_return_Pipeline_deAes_return_label22 
Execute       bind -model deAes_return_Pipeline_deAes_return_label22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.597 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.bind.adb -f 
INFO-FLOW: Finish binding deAes_return_Pipeline_deAes_return_label22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       schedule -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'deSubBytes_label1_deSubBytes_label13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'deSubBytes_label1_deSubBytes_label13'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.
Execute       set_default_model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       bind -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.bind.adb -f 
INFO-FLOW: Finish binding deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return_Pipeline_addRoundKey_label010' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label010 
Execute       schedule -model deAes_return_Pipeline_addRoundKey_label010 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'deAes_return_Pipeline_addRoundKey_label010': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'addRoundKey_label0'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label010' (loop 'addRoundKey_label0'): Unable to schedule 'load' operation ('cArray_load_32', src/aes.cpp:179) on array 'cArray' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'cArray'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label010' (loop 'addRoundKey_label0'): Unable to schedule 'load' operation ('cArray_load_34', src/aes.cpp:179) on array 'cArray' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'cArray'.
WARNING: [HLS 200-885] The II Violation in module 'deAes_return_Pipeline_addRoundKey_label010' (loop 'addRoundKey_label0'): Unable to schedule 'store' operation ('cArray_addr_16_write_ln179', src/aes.cpp:179) of variable 'xor_ln179_2', src/aes.cpp:179 on array 'cArray' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'cArray'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'addRoundKey_label0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.241 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return_Pipeline_addRoundKey_label010.
Execute       set_default_model deAes_return_Pipeline_addRoundKey_label010 
Execute       bind -model deAes_return_Pipeline_addRoundKey_label010 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.bind.adb -f 
INFO-FLOW: Finish binding deAes_return_Pipeline_addRoundKey_label010.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deAes_return' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model deAes_return 
Execute       schedule -model deAes_return 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'deAes_return': contains subfunction 'deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.sched.adb -f 
INFO-FLOW: Finish scheduling deAes_return.
Execute       set_default_model deAes_return 
Execute       bind -model deAes_return 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.bind.adb -f 
INFO-FLOW: Finish binding deAes_return.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_En_De_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_En_De.128 
Execute       schedule -model AES_En_De.128 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_508_2': contains subfunction 'extendKey' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.sched.adb -f 
INFO-FLOW: Finish scheduling AES_En_De.128.
Execute       set_default_model AES_En_De.128 
Execute       bind -model AES_En_De.128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.344 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.643 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.bind.adb -f 
INFO-FLOW: Finish binding AES_En_De.128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP 
Execute       schedule -model TOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.sched.adb -f 
INFO-FLOW: Finish scheduling TOP.
Execute       set_default_model TOP 
Execute       bind -model TOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.906 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.405 sec.
Execute       db_write -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.bind.adb -f 
INFO-FLOW: Finish binding TOP.
Execute       get_model_list TOP -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess extendKey_Pipeline_extendKey_label5 
Execute       rtl_gen_preprocess extendKey_Pipeline_extendKey_label0 
Execute       rtl_gen_preprocess extendKey 
Execute       rtl_gen_preprocess aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       rtl_gen_preprocess addRoundKey 
Execute       rtl_gen_preprocess GFMul 
Execute       rtl_gen_preprocess aes_return_Pipeline_aes_return_label12 
Execute       rtl_gen_preprocess aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       rtl_gen_preprocess aes_return 
Execute       rtl_gen_preprocess AES_En_De27 
Execute       rtl_gen_preprocess Modulation 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization 
Execute       rtl_gen_preprocess Rayleigh.1 
Execute       rtl_gen_preprocess split 
Execute       rtl_gen_preprocess split.1 
Execute       rtl_gen_preprocess QRD_Pipeline_CHANNEL2REAL 
Execute       rtl_gen_preprocess CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess CORDIC_V 
Execute       rtl_gen_preprocess CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess CORDIC_R 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_01 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_277_8 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       rtl_gen_preprocess QRD 
Execute       rtl_gen_preprocess channel_mult_Pipeline_CHANNEL2REAL 
Execute       rtl_gen_preprocess channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess channel_mult 
Execute       rtl_gen_preprocess AWGN.1_Pipeline_VITIS_LOOP_15_1 
Execute       rtl_gen_preprocess AWGN.1 
Execute       rtl_gen_preprocess matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       rtl_gen_preprocess matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess matrix_mult 
Execute       rtl_gen_preprocess KBEST_Pipeline_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       rtl_gen_preprocess KBEST 
Execute       rtl_gen_preprocess DeModulation 
Execute       rtl_gen_preprocess deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       rtl_gen_preprocess deAes_return_Pipeline_addRoundKey_label0 
Execute       rtl_gen_preprocess deMixColumns 
Execute       rtl_gen_preprocess deAes_return_Pipeline_deAes_return_label22 
Execute       rtl_gen_preprocess deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       rtl_gen_preprocess deAes_return_Pipeline_addRoundKey_label010 
Execute       rtl_gen_preprocess deAes_return 
Execute       rtl_gen_preprocess AES_En_De.128 
Execute       rtl_gen_preprocess TOP 
INFO-FLOW: Model list for RTL generation: entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh.1 split split.1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN.1_Pipeline_VITIS_LOOP_15_1 AWGN.1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De.128 TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.517 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendKey_Pipeline_extendKey_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model extendKey_Pipeline_extendKey_label5 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extendKey_Pipeline_extendKey_label5' pipeline 'extendKey_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendKey_Pipeline_extendKey_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl extendKey_Pipeline_extendKey_label5 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_extendKey_Pipeline_extendKey_label5 
Execute       gen_rtl extendKey_Pipeline_extendKey_label5 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_extendKey_Pipeline_extendKey_label5 
Execute       syn_report -csynth -model extendKey_Pipeline_extendKey_label5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_Pipeline_extendKey_label5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model extendKey_Pipeline_extendKey_label5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_Pipeline_extendKey_label5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model extendKey_Pipeline_extendKey_label5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model extendKey_Pipeline_extendKey_label5 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.adb 
Execute       db_write -model extendKey_Pipeline_extendKey_label5 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info extendKey_Pipeline_extendKey_label5 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendKey_Pipeline_extendKey_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model extendKey_Pipeline_extendKey_label0 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extendKey_Pipeline_extendKey_label0' pipeline 'extendKey_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendKey_Pipeline_extendKey_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl extendKey_Pipeline_extendKey_label0 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_extendKey_Pipeline_extendKey_label0 
Execute       gen_rtl extendKey_Pipeline_extendKey_label0 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_extendKey_Pipeline_extendKey_label0 
Execute       syn_report -csynth -model extendKey_Pipeline_extendKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_Pipeline_extendKey_label0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model extendKey_Pipeline_extendKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_Pipeline_extendKey_label0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model extendKey_Pipeline_extendKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model extendKey_Pipeline_extendKey_label0 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.adb 
Execute       db_write -model extendKey_Pipeline_extendKey_label0 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info extendKey_Pipeline_extendKey_label0 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model extendKey -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl extendKey -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_extendKey 
Execute       gen_rtl extendKey -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_extendKey 
Execute       syn_report -csynth -model extendKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model extendKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/extendKey_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model extendKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model extendKey -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.adb 
Execute       db_write -model extendKey -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info extendKey -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_165_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       gen_rtl aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       syn_report -csynth -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.adb 
Execute       db_write -model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addRoundKey -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl addRoundKey -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_addRoundKey 
Execute       gen_rtl addRoundKey -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_addRoundKey 
Execute       syn_report -csynth -model addRoundKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/addRoundKey_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addRoundKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/addRoundKey_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addRoundKey -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addRoundKey -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.adb 
Execute       db_write -model addRoundKey -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info addRoundKey -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GFMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model GFMul -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GFMul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl GFMul -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_GFMul 
Execute       gen_rtl GFMul -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_GFMul 
Execute       syn_report -csynth -model GFMul -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/GFMul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model GFMul -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/GFMul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model GFMul -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model GFMul -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.adb 
Execute       db_write -model GFMul -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GFMul -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_return_Pipeline_aes_return_label12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_return_Pipeline_aes_return_label12 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_return_Pipeline_aes_return_label12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.255 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_return_Pipeline_aes_return_label12 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_aes_return_Pipeline_aes_return_label12 
Execute       gen_rtl aes_return_Pipeline_aes_return_label12 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_aes_return_Pipeline_aes_return_label12 
Execute       syn_report -csynth -model aes_return_Pipeline_aes_return_label12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_aes_return_label12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_return_Pipeline_aes_return_label12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_aes_return_label12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_return_Pipeline_aes_return_label12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.289 sec.
Execute       db_write -model aes_return_Pipeline_aes_return_label12 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.adb 
Execute       db_write -model aes_return_Pipeline_aes_return_label12 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_return_Pipeline_aes_return_label12 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_return_Pipeline_subBytes_label0_subBytes_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_return_Pipeline_subBytes_label0_subBytes_label7 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_return_Pipeline_subBytes_label0_subBytes_label7' pipeline 'subBytes_label0_subBytes_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_return_Pipeline_subBytes_label0_subBytes_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.260 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_return_Pipeline_subBytes_label0_subBytes_label7 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       gen_rtl aes_return_Pipeline_subBytes_label0_subBytes_label7 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_aes_return_Pipeline_subBytes_label0_subBytes_label7 
Execute       syn_report -csynth -model aes_return_Pipeline_subBytes_label0_subBytes_label7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_subBytes_label0_subBytes_label7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_return_Pipeline_subBytes_label0_subBytes_label7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_Pipeline_subBytes_label0_subBytes_label7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_return_Pipeline_subBytes_label0_subBytes_label7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model aes_return_Pipeline_subBytes_label0_subBytes_label7 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.adb 
Execute       db_write -model aes_return_Pipeline_subBytes_label0_subBytes_label7 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_return_Pipeline_subBytes_label0_subBytes_label7 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_return' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_return -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_return'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.261 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_return -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_aes_return 
Execute       gen_rtl aes_return -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_aes_return 
Execute       syn_report -csynth -model aes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model aes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/aes_return_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model aes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.277 sec.
Execute       db_write -model aes_return -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.adb 
Execute       db_write -model aes_return -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_return -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_En_De27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_En_De27 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_En_De27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.263 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_En_De27 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_AES_En_De27 
Execute       gen_rtl AES_En_De27 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_AES_En_De27 
Execute       syn_report -csynth -model AES_En_De27 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AES_En_De27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_En_De27 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AES_En_De27_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_En_De27 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.301 sec.
Execute       db_write -model AES_En_De27 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.adb 
Execute       db_write -model AES_En_De27 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_En_De27 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Modulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Modulation -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Modulation' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Modulation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.267 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Modulation -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_Modulation 
Execute       gen_rtl Modulation -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_Modulation 
Execute       syn_report -csynth -model Modulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/Modulation_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Modulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/Modulation_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Modulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Modulation -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.adb 
Execute       db_write -model Modulation -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Modulation -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization_Pipeline_SEED_INIT_LOOP -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seedInitialization_Pipeline_SEED_INIT_LOOP' pipeline 'SEED_INIT_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization_Pipeline_SEED_INIT_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.268 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       syn_report -csynth -model seedInitialization_Pipeline_SEED_INIT_LOOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization_Pipeline_SEED_INIT_LOOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization_Pipeline_SEED_INIT_LOOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.adb 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization_Pipeline_SEED_INIT_LOOP -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.269 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_seedInitialization 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_seedInitialization 
Execute       syn_report -csynth -model seedInitialization -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/seedInitialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/seedInitialization_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.adb 
Execute       db_write -model seedInitialization -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rayleigh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Rayleigh.1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_5_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_med_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rayleigh_1'.
Command       create_rtl_model done; 0.373 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.274 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Rayleigh.1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_Rayleigh_1 
Execute       gen_rtl Rayleigh.1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_Rayleigh_1 
Execute       syn_report -csynth -model Rayleigh.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/Rayleigh_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.233 sec.
Execute       syn_report -rtlxml -model Rayleigh.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/Rayleigh_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.113 sec.
Execute       syn_report -verbosereport -model Rayleigh.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.597 sec.
Execute       db_write -model Rayleigh.1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.adb 
Command       db_write done; 0.168 sec.
Execute       db_write -model Rayleigh.1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Rayleigh.1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split' pipeline 'SPL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.439 seconds; current allocated memory: 1.281 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl split -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_split 
Execute       gen_rtl split -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_split 
Execute       syn_report -csynth -model split -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/split_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model split -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/split_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model split -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model split -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.adb 
Execute       db_write -model split -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info split -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split.1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_1' pipeline 'SPL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.282 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl split.1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_split_1 
Execute       gen_rtl split.1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_split_1 
Execute       syn_report -csynth -model split.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/split_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model split.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/split_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model split.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model split.1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.adb 
Execute       db_write -model split.1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info split.1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_CHANNEL2REAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_CHANNEL2REAL -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_CHANNEL2REAL' pipeline 'CHANNEL2REAL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_CHANNEL2REAL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.282 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_CHANNEL2REAL -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD_Pipeline_CHANNEL2REAL 
Execute       gen_rtl QRD_Pipeline_CHANNEL2REAL -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD_Pipeline_CHANNEL2REAL 
Execute       syn_report -csynth -model QRD_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_CHANNEL2REAL_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_CHANNEL2REAL_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_CHANNEL2REAL -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.adb 
Execute       db_write -model QRD_Pipeline_CHANNEL2REAL -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_CHANNEL2REAL -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_V_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.285 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_V_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       gen_rtl CORDIC_V_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       syn_report -csynth -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_V_Pipeline_VITIS_LOOP_94_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_V_Pipeline_VITIS_LOOP_94_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.adb 
Execute       db_write -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_V_Pipeline_VITIS_LOOP_94_2 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_V -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.288 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_V -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_CORDIC_V 
Execute       gen_rtl CORDIC_V -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_CORDIC_V 
Execute       syn_report -csynth -model CORDIC_V -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_V_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_V -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_V_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_V -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.155 sec.
Execute       db_write -model CORDIC_V -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.adb 
Execute       db_write -model CORDIC_V -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_V -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_R_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.291 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_R_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       gen_rtl CORDIC_R_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       syn_report -csynth -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_R_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_R_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.adb 
Execute       db_write -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_R_Pipeline_VITIS_LOOP_32_2 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_R -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.292 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_R -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_CORDIC_R 
Execute       gen_rtl CORDIC_R -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_CORDIC_R 
Execute       syn_report -csynth -model CORDIC_R -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_R -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/CORDIC_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_R -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       db_write -model CORDIC_R -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.adb 
Execute       db_write -model CORDIC_R -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_R -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_LOOP_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_LOOP_01 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_LOOP_01'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.296 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_LOOP_01 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD_Pipeline_LOOP_01 
Execute       gen_rtl QRD_Pipeline_LOOP_01 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD_Pipeline_LOOP_01 
Execute       syn_report -csynth -model QRD_Pipeline_LOOP_01 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_LOOP_01_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_LOOP_01 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_LOOP_01_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_LOOP_01 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_LOOP_01 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.adb 
Execute       db_write -model QRD_Pipeline_LOOP_01 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_LOOP_01 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6' pipeline 'LOOP_02_VITIS_LOOP_260_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.301 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       gen_rtl QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
Execute       syn_report -csynth -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.adb 
Execute       db_write -model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_VITIS_LOOP_277_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_VITIS_LOOP_277_8 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_VITIS_LOOP_277_8' pipeline 'VITIS_LOOP_277_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_24ns_24_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_VITIS_LOOP_277_8'.
Command       create_rtl_model done; 0.256 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.309 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_277_8 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD_Pipeline_VITIS_LOOP_277_8 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_277_8 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD_Pipeline_VITIS_LOOP_277_8 
Execute       syn_report -csynth -model QRD_Pipeline_VITIS_LOOP_277_8 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_VITIS_LOOP_277_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_VITIS_LOOP_277_8 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_VITIS_LOOP_277_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_VITIS_LOOP_277_8 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.261 sec.
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_277_8 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.adb 
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_277_8 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_VITIS_LOOP_277_8 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10' pipeline 'VITIS_LOOP_325_9_VITIS_LOOP_326_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.321 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
Execute       syn_report -csynth -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.adb 
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_74_16_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD'.
Command       create_rtl_model done; 0.707 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.367 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_QRD 
Execute       gen_rtl QRD -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_QRD 
Execute       syn_report -csynth -model QRD -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.108 sec.
Execute       syn_report -rtlxml -model QRD -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/QRD_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.032 sec.
Execute       syn_report -verbosereport -model QRD -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.525 sec.
Execute       db_write -model QRD -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.adb 
Command       db_write done; 1.769 sec.
Execute       db_write -model QRD -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.306 sec.
Execute       gen_tb_info QRD -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_mult_Pipeline_CHANNEL2REAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_mult_Pipeline_CHANNEL2REAL -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_mult_Pipeline_CHANNEL2REAL' pipeline 'CHANNEL2REAL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_mult_Pipeline_CHANNEL2REAL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.491 seconds; current allocated memory: 1.472 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_mult_Pipeline_CHANNEL2REAL -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_channel_mult_Pipeline_CHANNEL2REAL 
Execute       gen_rtl channel_mult_Pipeline_CHANNEL2REAL -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_channel_mult_Pipeline_CHANNEL2REAL 
Execute       syn_report -csynth -model channel_mult_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_Pipeline_CHANNEL2REAL_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_mult_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_Pipeline_CHANNEL2REAL_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_mult_Pipeline_CHANNEL2REAL -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_mult_Pipeline_CHANNEL2REAL -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.adb 
Execute       db_write -model channel_mult_Pipeline_CHANNEL2REAL -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_mult_Pipeline_CHANNEL2REAL -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_mult_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_mult_Pipeline_VITIS_LOOP_63_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_mult_Pipeline_VITIS_LOOP_63_1' pipeline 'VITIS_LOOP_63_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_mult_Pipeline_VITIS_LOOP_63_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.472 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_mult_Pipeline_VITIS_LOOP_63_1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       gen_rtl channel_mult_Pipeline_VITIS_LOOP_63_1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 
Execute       syn_report -csynth -model channel_mult_Pipeline_VITIS_LOOP_63_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_Pipeline_VITIS_LOOP_63_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_mult_Pipeline_VITIS_LOOP_63_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_Pipeline_VITIS_LOOP_63_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_mult_Pipeline_VITIS_LOOP_63_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       db_write -model channel_mult_Pipeline_VITIS_LOOP_63_1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.adb 
Execute       db_write -model channel_mult_Pipeline_VITIS_LOOP_63_1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_mult_Pipeline_VITIS_LOOP_63_1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_mult -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.472 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_mult -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_channel_mult 
Execute       gen_rtl channel_mult -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_channel_mult 
Execute       syn_report -csynth -model channel_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/channel_mult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_mult -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.adb 
Execute       db_write -model channel_mult -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_mult -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWGN_1_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AWGN.1_Pipeline_VITIS_LOOP_15_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AWGN_1_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'AWGN_1_Pipeline_VITIS_LOOP_15_1' is 5251 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_5_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_med_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWGN_1_Pipeline_VITIS_LOOP_15_1'.
Command       create_rtl_model done; 0.328 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.477 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl AWGN.1_Pipeline_VITIS_LOOP_15_1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1 
Command       gen_rtl done; 0.113 sec.
Execute       gen_rtl AWGN.1_Pipeline_VITIS_LOOP_15_1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1 
Execute       syn_report -csynth -model AWGN.1_Pipeline_VITIS_LOOP_15_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AWGN_1_Pipeline_VITIS_LOOP_15_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.149 sec.
Execute       syn_report -rtlxml -model AWGN.1_Pipeline_VITIS_LOOP_15_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AWGN_1_Pipeline_VITIS_LOOP_15_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AWGN.1_Pipeline_VITIS_LOOP_15_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.319 sec.
Execute       db_write -model AWGN.1_Pipeline_VITIS_LOOP_15_1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.adb 
Execute       db_write -model AWGN.1_Pipeline_VITIS_LOOP_15_1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AWGN.1_Pipeline_VITIS_LOOP_15_1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWGN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AWGN.1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWGN_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 1.482 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl AWGN.1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_AWGN_1 
Execute       gen_rtl AWGN.1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_AWGN_1 
Execute       syn_report -csynth -model AWGN.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AWGN_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AWGN.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AWGN_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AWGN.1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.187 sec.
Execute       db_write -model AWGN.1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.adb 
Execute       db_write -model AWGN.1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AWGN.1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_mult_Pipeline_VITIS_LOOP_88_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.487 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_mult_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       gen_rtl matrix_mult_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_matrix_mult_Pipeline_VITIS_LOOP_88_1 
Execute       syn_report -csynth -model matrix_mult_Pipeline_VITIS_LOOP_88_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_Pipeline_VITIS_LOOP_88_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model matrix_mult_Pipeline_VITIS_LOOP_88_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_Pipeline_VITIS_LOOP_88_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model matrix_mult_Pipeline_VITIS_LOOP_88_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model matrix_mult_Pipeline_VITIS_LOOP_88_1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.adb 
Execute       db_write -model matrix_mult_Pipeline_VITIS_LOOP_88_1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrix_mult_Pipeline_VITIS_LOOP_88_1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_mult_Pipeline_VITIS_LOOP_94_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_Pipeline_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 56 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_24_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult_Pipeline_VITIS_LOOP_94_2'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.488 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_mult_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       gen_rtl matrix_mult_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_matrix_mult_Pipeline_VITIS_LOOP_94_2 
Execute       syn_report -csynth -model matrix_mult_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_Pipeline_VITIS_LOOP_94_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model matrix_mult_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_Pipeline_VITIS_LOOP_94_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model matrix_mult_Pipeline_VITIS_LOOP_94_2 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -model matrix_mult_Pipeline_VITIS_LOOP_94_2 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.adb 
Execute       db_write -model matrix_mult_Pipeline_VITIS_LOOP_94_2 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrix_mult_Pipeline_VITIS_LOOP_94_2 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_mult -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.492 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_mult -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_matrix_mult 
Execute       gen_rtl matrix_mult -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_matrix_mult 
Execute       syn_report -csynth -model matrix_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model matrix_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/matrix_mult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model matrix_mult -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model matrix_mult -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.adb 
Execute       db_write -model matrix_mult -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matrix_mult -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.499 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_1 
Execute       gen_rtl KBEST_Pipeline_1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_1 
Execute       syn_report -csynth -model KBEST_Pipeline_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.adb 
Execute       db_write -model KBEST_Pipeline_1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_21_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.501 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_21_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_21_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_21_1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_21_1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_21_1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_21_1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_31_3 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_9ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_31_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.503 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_31_3 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_31_3 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_31_3 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_31_3 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_31_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_31_3 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_31_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_31_3 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_31_3 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_31_3 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_31_3 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_48_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_48_5 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_48_5' pipeline 'VITIS_LOOP_48_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_48_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.504 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_48_5 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_48_5 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_48_5 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_48_5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_48_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_48_5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_48_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_48_5 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_48_5 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_48_5 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_48_5 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_57_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_57_7 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_57_7' pipeline 'VITIS_LOOP_57_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_57_7'.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.505 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_57_7 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_57_7 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_57_7 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_57_7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_57_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_57_7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_57_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_57_7 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_57_7 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_57_7 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_57_7 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.507 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.155 sec.
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_94_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_94_11 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_94_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.511 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_94_11 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_94_11 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_94_11 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_94_11 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_94_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_94_11 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_94_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_94_11 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_94_11 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_94_11 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_94_11 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_104_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_104_12 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_104_12' pipeline 'VITIS_LOOP_104_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_104_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.517 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_104_12 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_104_12 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_104_12 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_104_12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_104_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_104_12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_Pipeline_VITIS_LOOP_104_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_104_12 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_104_12 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_104_12 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_104_12 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_submul_16s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.519 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_KBEST 
Execute       gen_rtl KBEST -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_KBEST 
Execute       syn_report -csynth -model KBEST -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/KBEST_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.316 sec.
Execute       db_write -model KBEST -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.adb 
Execute       db_write -model KBEST -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DeModulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DeModulation -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DeModulation' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DeModulation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.523 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl DeModulation -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_DeModulation 
Execute       gen_rtl DeModulation -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_DeModulation 
Execute       syn_report -csynth -model DeModulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/DeModulation_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DeModulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/DeModulation_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DeModulation -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DeModulation -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.adb 
Execute       db_write -model DeModulation -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DeModulation -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_165_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.530 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       gen_rtl deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
Execute       syn_report -csynth -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.adb 
Execute       db_write -model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return_Pipeline_addRoundKey_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return_Pipeline_addRoundKey_label0 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return_Pipeline_addRoundKey_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.532 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return_Pipeline_addRoundKey_label0 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return_Pipeline_addRoundKey_label0 
Execute       gen_rtl deAes_return_Pipeline_addRoundKey_label0 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return_Pipeline_addRoundKey_label0 
Execute       syn_report -csynth -model deAes_return_Pipeline_addRoundKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_addRoundKey_label0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return_Pipeline_addRoundKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_addRoundKey_label0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return_Pipeline_addRoundKey_label0 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model deAes_return_Pipeline_addRoundKey_label0 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.adb 
Execute       db_write -model deAes_return_Pipeline_addRoundKey_label0 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return_Pipeline_addRoundKey_label0 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deMixColumns -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'deMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.533 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deMixColumns -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deMixColumns 
Execute       gen_rtl deMixColumns -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deMixColumns 
Execute       syn_report -csynth -model deMixColumns -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deMixColumns_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deMixColumns -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deMixColumns_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deMixColumns -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.307 sec.
Execute       db_write -model deMixColumns -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.adb 
Execute       db_write -model deMixColumns -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deMixColumns -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return_Pipeline_deAes_return_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return_Pipeline_deAes_return_label22 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return_Pipeline_deAes_return_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.536 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return_Pipeline_deAes_return_label22 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return_Pipeline_deAes_return_label22 
Execute       gen_rtl deAes_return_Pipeline_deAes_return_label22 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return_Pipeline_deAes_return_label22 
Execute       syn_report -csynth -model deAes_return_Pipeline_deAes_return_label22 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_deAes_return_label22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return_Pipeline_deAes_return_label22 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_deAes_return_label22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return_Pipeline_deAes_return_label22 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.644 sec.
Execute       db_write -model deAes_return_Pipeline_deAes_return_label22 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.adb 
Execute       db_write -model deAes_return_Pipeline_deAes_return_label22 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return_Pipeline_deAes_return_label22 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13' pipeline 'deSubBytes_label1_deSubBytes_label13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.989 seconds; current allocated memory: 1.540 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       gen_rtl deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
Execute       syn_report -csynth -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.adb 
Execute       db_write -model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return_Pipeline_addRoundKey_label010' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return_Pipeline_addRoundKey_label010 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return_Pipeline_addRoundKey_label010'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.545 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return_Pipeline_addRoundKey_label010 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return_Pipeline_addRoundKey_label010 
Execute       gen_rtl deAes_return_Pipeline_addRoundKey_label010 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return_Pipeline_addRoundKey_label010 
Execute       syn_report -csynth -model deAes_return_Pipeline_addRoundKey_label010 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_addRoundKey_label010_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return_Pipeline_addRoundKey_label010 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_Pipeline_addRoundKey_label010_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return_Pipeline_addRoundKey_label010 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model deAes_return_Pipeline_addRoundKey_label010 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.adb 
Execute       db_write -model deAes_return_Pipeline_addRoundKey_label010 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return_Pipeline_addRoundKey_label010 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deAes_return' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model deAes_return -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'deAes_return'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.546 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl deAes_return -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_deAes_return 
Execute       gen_rtl deAes_return -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_deAes_return 
Execute       syn_report -csynth -model deAes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model deAes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/deAes_return_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model deAes_return -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.659 sec.
Execute       db_write -model deAes_return -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.adb 
Execute       db_write -model deAes_return -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info deAes_return -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_En_De_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_En_De.128 -top_prefix TOP_ -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_En_De_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.547 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_En_De.128 -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP_AES_En_De_128 
Execute       gen_rtl AES_En_De.128 -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP_AES_En_De_128 
Execute       syn_report -csynth -model AES_En_De.128 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AES_En_De_128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_En_De.128 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/AES_En_De_128_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_En_De.128 -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.658 sec.
Execute       db_write -model AES_En_De.128 -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.adb 
Execute       db_write -model AES_En_De.128 -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_En_De.128 -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP -top_prefix  -sub_prefix TOP_ -mg_file D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/in_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/out_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/SNR' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'TOP' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.550 GB.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP -istop -style xilinx -f -lang vhdl -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/vhdl/TOP 
Execute       gen_rtl TOP -istop -style xilinx -f -lang vlog -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/verilog/TOP 
Execute       syn_report -csynth -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/TOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/TOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.405 sec.
Execute       db_write -model TOP -f -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.adb 
Execute       db_write -model TOP -bindview -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP -p D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP 
Execute       export_constraint_db -f -tool general -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.constraint.tcl 
Execute       syn_report -designview -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.design.xml 
Command       syn_report done; 3.314 sec.
Execute       syn_report -csynthDesign -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model TOP -o D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks TOP 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain TOP 
INFO-FLOW: Model list for RTL component generation: entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh.1 split split.1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN.1_Pipeline_VITIS_LOOP_15_1 AWGN.1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De.128 TOP
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [extendKey_Pipeline_extendKey_label5] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [extendKey_Pipeline_extendKey_label0] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.compgen.tcl 
INFO-FLOW: Found component TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R
INFO-FLOW: Found component TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [extendKey] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.compgen.tcl 
INFO-FLOW: Handling components in module [aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
INFO-FLOW: Found component TOP_mux_165_8_1_1.
INFO-FLOW: Append model TOP_mux_165_8_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [addRoundKey] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.compgen.tcl 
INFO-FLOW: Handling components in module [GFMul] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.compgen.tcl 
INFO-FLOW: Handling components in module [aes_return_Pipeline_aes_return_label12] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_return_Pipeline_subBytes_label0_subBytes_label7] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_return] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.compgen.tcl 
INFO-FLOW: Found component TOP_aes_return_pArray_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_aes_return_pArray_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [AES_En_De27] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.compgen.tcl 
INFO-FLOW: Found component TOP_AES_En_De27_key_V31_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_AES_En_De27_key_V31_ROM_AUTO_1R
INFO-FLOW: Found component TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_AES_En_De27_w_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_AES_En_De27_w_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_AES_En_De27_key_char_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_AES_En_De27_key_char_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Modulation] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe.
INFO-FLOW: Append model TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [seedInitialization_Pipeline_SEED_INIT_LOOP] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO-FLOW: Found component TOP_mul_32s_32ns_32_1_1.
INFO-FLOW: Append model TOP_mul_32s_32ns_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seedInitialization] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.compgen.tcl 
INFO-FLOW: Handling components in module [Rayleigh_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.compgen.tcl 
INFO-FLOW: Found component TOP_dadd_64ns_64ns_64_2_no_dsp_1.
INFO-FLOW: Append model TOP_dadd_64ns_64ns_64_2_no_dsp_1
INFO-FLOW: Found component TOP_dsub_64ns_64ns_64_2_no_dsp_1.
INFO-FLOW: Append model TOP_dsub_64ns_64ns_64_2_no_dsp_1
INFO-FLOW: Found component TOP_dmul_64ns_64ns_64_2_med_dsp_1.
INFO-FLOW: Append model TOP_dmul_64ns_64ns_64_2_med_dsp_1
INFO-FLOW: Found component TOP_ddiv_64ns_64ns_64_7_no_dsp_1.
INFO-FLOW: Append model TOP_ddiv_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: Found component TOP_dcmp_64ns_64ns_1_1_no_dsp_1.
INFO-FLOW: Append model TOP_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: Found component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1.
INFO-FLOW: Append model TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: Found component TOP_dlog_64ns_64ns_64_5_med_dsp_1.
INFO-FLOW: Append model TOP_dlog_64ns_64ns_64_5_med_dsp_1
INFO-FLOW: Found component TOP_mul_mul_16s_8ns_24_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_8ns_24_4_1
INFO-FLOW: Found component TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W.
INFO-FLOW: Append model TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [split] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe.
INFO-FLOW: Append model TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [split_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe.
INFO-FLOW: Append model TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [QRD_Pipeline_CHANNEL2REAL] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_V_Pipeline_VITIS_LOOP_94_2] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_V] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_8ns_25_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_8ns_25_4_1
INFO-FLOW: Found component TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R
INFO-FLOW: Handling components in module [CORDIC_R_Pipeline_VITIS_LOOP_32_2] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_R] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.compgen.tcl 
INFO-FLOW: Handling components in module [QRD_Pipeline_LOOP_01] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
INFO-FLOW: Found component TOP_mux_42_16_1_1.
INFO-FLOW: Append model TOP_mux_42_16_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.compgen.tcl 
INFO-FLOW: Found component TOP_mux_84_16_1_1.
INFO-FLOW: Append model TOP_mux_84_16_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_VITIS_LOOP_277_8] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.compgen.tcl 
INFO-FLOW: Found component TOP_mux_83_16_1_1.
INFO-FLOW: Append model TOP_mux_83_16_1_1
INFO-FLOW: Found component TOP_mux_864_16_1_1.
INFO-FLOW: Append model TOP_mux_864_16_1_1
INFO-FLOW: Found component TOP_sdiv_24ns_16s_16_28_1.
INFO-FLOW: Append model TOP_sdiv_24ns_16s_16_28_1
INFO-FLOW: Found component TOP_mac_mulsub_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model TOP_mac_mulsub_16s_16s_24ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_16s_24_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_16s_24_4_1
INFO-FLOW: Found component TOP_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model TOP_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.compgen.tcl 
INFO-FLOW: Found component TOP_mux_74_16_1_1.
INFO-FLOW: Append model TOP_mux_74_16_1_1
INFO-FLOW: Found component TOP_QRD_Y_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_QRD_Y_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [channel_mult_Pipeline_CHANNEL2REAL] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_mult_Pipeline_VITIS_LOOP_63_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_mult] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.compgen.tcl 
INFO-FLOW: Handling components in module [AWGN_1_Pipeline_VITIS_LOOP_15_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AWGN_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.compgen.tcl 
INFO-FLOW: Found component TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W.
INFO-FLOW: Append model TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [matrix_mult_Pipeline_VITIS_LOOP_88_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mult_Pipeline_VITIS_LOOP_94_2] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mult] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.compgen.tcl 
INFO-FLOW: Found component TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [KBEST_Pipeline_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_31_3] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_9ns_24_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_9ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_48_5] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_57_7] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.compgen.tcl 
INFO-FLOW: Found component TOP_mux_864_32_1_1.
INFO-FLOW: Append model TOP_mux_864_32_1_1
INFO-FLOW: Found component TOP_mux_42_32_1_1.
INFO-FLOW: Append model TOP_mux_42_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.compgen.tcl 
INFO-FLOW: Found component TOP_mux_32_32_1_1.
INFO-FLOW: Append model TOP_mux_32_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_94_11] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.compgen.tcl 
INFO-FLOW: Found component TOP_mux_84_32_1_1.
INFO-FLOW: Append model TOP_mux_84_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_104_12] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.compgen.tcl 
INFO-FLOW: Found component TOP_am_submul_16s_16s_24_4_1.
INFO-FLOW: Append model TOP_am_submul_16s_16s_24_4_1
INFO-FLOW: Found component TOP_KBEST_yy_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_KBEST_yy_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_KBEST_PED_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_KBEST_PED_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_KBEST_R_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_KBEST_R_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [DeModulation] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe.
INFO-FLOW: Append model TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [deAes_return_Pipeline_addRoundKey_label0] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [deMixColumns] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.compgen.tcl 
INFO-FLOW: Handling components in module [deAes_return_Pipeline_deAes_return_label22] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [deAes_return_Pipeline_addRoundKey_label010] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [deAes_return] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.compgen.tcl 
INFO-FLOW: Found component TOP_deAes_return_S2_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_deAes_return_S2_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AES_En_De_128] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.compgen.tcl 
INFO-FLOW: Found component TOP_AES_En_De_128_w_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_AES_En_De_128_w_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [TOP] ... 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.compgen.tcl 
INFO-FLOW: Found component TOP_fifo_w16_d5_S.
INFO-FLOW: Append model TOP_fifo_w16_d5_S
INFO-FLOW: Found component TOP_fifo_w8_d2_S.
INFO-FLOW: Append model TOP_fifo_w8_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d128_A.
INFO-FLOW: Append model TOP_fifo_w16_d128_A
INFO-FLOW: Found component TOP_fifo_w16_d128_A.
INFO-FLOW: Append model TOP_fifo_w16_d128_A
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d4_S.
INFO-FLOW: Append model TOP_fifo_w16_d4_S
INFO-FLOW: Found component TOP_fifo_w16_d4_S.
INFO-FLOW: Append model TOP_fifo_w16_d4_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w16_d2_S.
INFO-FLOW: Append model TOP_fifo_w16_d2_S
INFO-FLOW: Found component TOP_fifo_w8_d2_S.
INFO-FLOW: Append model TOP_fifo_w8_d2_S
INFO-FLOW: Found component TOP_start_for_AWGN_1_U0.
INFO-FLOW: Append model TOP_start_for_AWGN_1_U0
INFO-FLOW: Found component TOP_start_for_Modulation_U0.
INFO-FLOW: Append model TOP_start_for_Modulation_U0
INFO-FLOW: Found component TOP_start_for_channel_mult_U0.
INFO-FLOW: Append model TOP_start_for_channel_mult_U0
INFO-FLOW: Found component TOP_start_for_split_U0.
INFO-FLOW: Append model TOP_start_for_split_U0
INFO-FLOW: Found component TOP_start_for_split_1_U0.
INFO-FLOW: Append model TOP_start_for_split_1_U0
INFO-FLOW: Found component TOP_start_for_QRD_U0.
INFO-FLOW: Append model TOP_start_for_QRD_U0
INFO-FLOW: Found component TOP_start_for_KBEST_U0.
INFO-FLOW: Append model TOP_start_for_KBEST_U0
INFO-FLOW: Found component TOP_start_for_matrix_mult_U0.
INFO-FLOW: Append model TOP_start_for_matrix_mult_U0
INFO-FLOW: Found component TOP_start_for_DeModulation_U0.
INFO-FLOW: Append model TOP_start_for_DeModulation_U0
INFO-FLOW: Found component TOP_start_for_AES_En_De_128_U0.
INFO-FLOW: Append model TOP_start_for_AES_En_De_128_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model extendKey_Pipeline_extendKey_label5
INFO-FLOW: Append model extendKey_Pipeline_extendKey_label0
INFO-FLOW: Append model extendKey
INFO-FLOW: Append model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
INFO-FLOW: Append model addRoundKey
INFO-FLOW: Append model GFMul
INFO-FLOW: Append model aes_return_Pipeline_aes_return_label12
INFO-FLOW: Append model aes_return_Pipeline_subBytes_label0_subBytes_label7
INFO-FLOW: Append model aes_return
INFO-FLOW: Append model AES_En_De27
INFO-FLOW: Append model Modulation
INFO-FLOW: Append model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: Append model seedInitialization
INFO-FLOW: Append model Rayleigh_1
INFO-FLOW: Append model split
INFO-FLOW: Append model split_1
INFO-FLOW: Append model QRD_Pipeline_CHANNEL2REAL
INFO-FLOW: Append model CORDIC_V_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: Append model CORDIC_V
INFO-FLOW: Append model CORDIC_R_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model CORDIC_R
INFO-FLOW: Append model QRD_Pipeline_LOOP_01
INFO-FLOW: Append model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6
INFO-FLOW: Append model QRD_Pipeline_VITIS_LOOP_277_8
INFO-FLOW: Append model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10
INFO-FLOW: Append model QRD
INFO-FLOW: Append model channel_mult_Pipeline_CHANNEL2REAL
INFO-FLOW: Append model channel_mult_Pipeline_VITIS_LOOP_63_1
INFO-FLOW: Append model channel_mult
INFO-FLOW: Append model AWGN_1_Pipeline_VITIS_LOOP_15_1
INFO-FLOW: Append model AWGN_1
INFO-FLOW: Append model matrix_mult_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: Append model matrix_mult_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: Append model matrix_mult
INFO-FLOW: Append model KBEST_Pipeline_1
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_31_3
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_48_5
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_57_7
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_94_11
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_104_12
INFO-FLOW: Append model KBEST
INFO-FLOW: Append model DeModulation
INFO-FLOW: Append model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
INFO-FLOW: Append model deAes_return_Pipeline_addRoundKey_label0
INFO-FLOW: Append model deMixColumns
INFO-FLOW: Append model deAes_return_Pipeline_deAes_return_label22
INFO-FLOW: Append model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13
INFO-FLOW: Append model deAes_return_Pipeline_addRoundKey_label010
INFO-FLOW: Append model deAes_return
INFO-FLOW: Append model AES_En_De_128
INFO-FLOW: Append model TOP
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: TOP_flow_control_loop_pipe_sequential_init TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R TOP_flow_control_loop_pipe_sequential_init TOP_mux_165_8_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_aes_return_pArray_RAM_AUTO_1R1W TOP_AES_En_De27_key_V31_ROM_AUTO_1R TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W TOP_AES_En_De27_w_RAM_AUTO_1R1W TOP_AES_En_De27_key_char_RAM_AUTO_1R1W TOP_flow_control_loop_pipe TOP_mul_32s_32ns_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_dadd_64ns_64ns_64_2_no_dsp_1 TOP_dsub_64ns_64ns_64_2_no_dsp_1 TOP_dmul_64ns_64ns_64_2_med_dsp_1 TOP_ddiv_64ns_64ns_64_7_no_dsp_1 TOP_dcmp_64ns_64ns_1_1_no_dsp_1 TOP_dsqrt_64ns_64ns_64_7_no_dsp_1 TOP_dlog_64ns_64ns_64_5_med_dsp_1 TOP_mul_mul_16s_8ns_24_4_1 TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W TOP_flow_control_loop_pipe TOP_flow_control_loop_pipe TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_8ns_25_4_1 TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R TOP_flow_control_loop_pipe_sequential_init TOP_mux_42_16_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_84_16_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_83_16_1_1 TOP_mux_864_16_1_1 TOP_sdiv_24ns_16s_16_28_1 TOP_mac_mulsub_16s_16s_24ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_16s_24_4_1 TOP_mac_muladd_16s_16s_24ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_74_16_1_1 TOP_QRD_Y_V_RAM_AUTO_1R1W TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_9ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mux_864_32_1_1 TOP_mux_42_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_32_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_84_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_am_submul_16s_16s_24_4_1 TOP_KBEST_yy_V_RAM_AUTO_1R1W TOP_KBEST_PED_V_RAM_AUTO_1R1W TOP_KBEST_R_V_RAM_AUTO_1R1W TOP_flow_control_loop_pipe TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_deAes_return_S2_ROM_AUTO_1R TOP_AES_En_De_128_w_RAM_AUTO_1R1W TOP_fifo_w16_d5_S TOP_fifo_w8_d2_S TOP_fifo_w16_d128_A TOP_fifo_w16_d128_A TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d4_S TOP_fifo_w16_d4_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w16_d2_S TOP_fifo_w8_d2_S TOP_start_for_AWGN_1_U0 TOP_start_for_Modulation_U0 TOP_start_for_channel_mult_U0 TOP_start_for_split_U0 TOP_start_for_split_1_U0 TOP_start_for_QRD_U0 TOP_start_for_KBEST_U0 TOP_start_for_matrix_mult_U0 TOP_start_for_DeModulation_U0 TOP_start_for_AES_En_De_128_U0 entry_proc extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0 extendKey aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey GFMul aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7 aes_return AES_En_De27 Modulation seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_1 split split_1 QRD_Pipeline_CHANNEL2REAL CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 QRD channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1 channel_mult AWGN_1_Pipeline_VITIS_LOOP_15_1 AWGN_1 matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2 matrix_mult KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST DeModulation deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deMixColumns deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010 deAes_return AES_En_De_128 TOP
INFO-FLOW: Generating D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_165_8_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_aes_return_pArray_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_AES_En_De27_key_V31_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_AES_En_De27_w_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_AES_En_De27_key_char_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model TOP_mul_32s_32ns_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_dadd_64ns_64ns_64_2_no_dsp_1
INFO-FLOW: To file: write model TOP_dsub_64ns_64ns_64_2_no_dsp_1
INFO-FLOW: To file: write model TOP_dmul_64ns_64ns_64_2_med_dsp_1
INFO-FLOW: To file: write model TOP_ddiv_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: To file: write model TOP_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: To file: write model TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
INFO-FLOW: To file: write model TOP_dlog_64ns_64ns_64_5_med_dsp_1
INFO-FLOW: To file: write model TOP_mul_mul_16s_8ns_24_4_1
INFO-FLOW: To file: write model TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_8ns_25_4_1
INFO-FLOW: To file: write model TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_42_16_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_84_16_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_83_16_1_1
INFO-FLOW: To file: write model TOP_mux_864_16_1_1
INFO-FLOW: To file: write model TOP_sdiv_24ns_16s_16_28_1
INFO-FLOW: To file: write model TOP_mac_mulsub_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_16s_24_4_1
INFO-FLOW: To file: write model TOP_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_74_16_1_1
INFO-FLOW: To file: write model TOP_QRD_Y_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_9ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_864_32_1_1
INFO-FLOW: To file: write model TOP_mux_42_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_32_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_84_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_am_submul_16s_16s_24_4_1
INFO-FLOW: To file: write model TOP_KBEST_yy_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_KBEST_PED_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_KBEST_R_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_deAes_return_S2_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_AES_En_De_128_w_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_fifo_w16_d5_S
INFO-FLOW: To file: write model TOP_fifo_w8_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d128_A
INFO-FLOW: To file: write model TOP_fifo_w16_d128_A
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d4_S
INFO-FLOW: To file: write model TOP_fifo_w16_d4_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w16_d2_S
INFO-FLOW: To file: write model TOP_fifo_w8_d2_S
INFO-FLOW: To file: write model TOP_start_for_AWGN_1_U0
INFO-FLOW: To file: write model TOP_start_for_Modulation_U0
INFO-FLOW: To file: write model TOP_start_for_channel_mult_U0
INFO-FLOW: To file: write model TOP_start_for_split_U0
INFO-FLOW: To file: write model TOP_start_for_split_1_U0
INFO-FLOW: To file: write model TOP_start_for_QRD_U0
INFO-FLOW: To file: write model TOP_start_for_KBEST_U0
INFO-FLOW: To file: write model TOP_start_for_matrix_mult_U0
INFO-FLOW: To file: write model TOP_start_for_DeModulation_U0
INFO-FLOW: To file: write model TOP_start_for_AES_En_De_128_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model extendKey_Pipeline_extendKey_label5
INFO-FLOW: To file: write model extendKey_Pipeline_extendKey_label0
INFO-FLOW: To file: write model extendKey
INFO-FLOW: To file: write model aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
INFO-FLOW: To file: write model addRoundKey
INFO-FLOW: To file: write model GFMul
INFO-FLOW: To file: write model aes_return_Pipeline_aes_return_label12
INFO-FLOW: To file: write model aes_return_Pipeline_subBytes_label0_subBytes_label7
INFO-FLOW: To file: write model aes_return
INFO-FLOW: To file: write model AES_En_De27
INFO-FLOW: To file: write model Modulation
INFO-FLOW: To file: write model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: To file: write model seedInitialization
INFO-FLOW: To file: write model Rayleigh_1
INFO-FLOW: To file: write model split
INFO-FLOW: To file: write model split_1
INFO-FLOW: To file: write model QRD_Pipeline_CHANNEL2REAL
INFO-FLOW: To file: write model CORDIC_V_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: To file: write model CORDIC_V
INFO-FLOW: To file: write model CORDIC_R_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model CORDIC_R
INFO-FLOW: To file: write model QRD_Pipeline_LOOP_01
INFO-FLOW: To file: write model QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6
INFO-FLOW: To file: write model QRD_Pipeline_VITIS_LOOP_277_8
INFO-FLOW: To file: write model QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10
INFO-FLOW: To file: write model QRD
INFO-FLOW: To file: write model channel_mult_Pipeline_CHANNEL2REAL
INFO-FLOW: To file: write model channel_mult_Pipeline_VITIS_LOOP_63_1
INFO-FLOW: To file: write model channel_mult
INFO-FLOW: To file: write model AWGN_1_Pipeline_VITIS_LOOP_15_1
INFO-FLOW: To file: write model AWGN_1
INFO-FLOW: To file: write model matrix_mult_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: To file: write model matrix_mult_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: To file: write model matrix_mult
INFO-FLOW: To file: write model KBEST_Pipeline_1
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_31_3
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_48_5
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_57_7
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_94_11
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_104_12
INFO-FLOW: To file: write model KBEST
INFO-FLOW: To file: write model DeModulation
INFO-FLOW: To file: write model deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
INFO-FLOW: To file: write model deAes_return_Pipeline_addRoundKey_label0
INFO-FLOW: To file: write model deMixColumns
INFO-FLOW: To file: write model deAes_return_Pipeline_deAes_return_label22
INFO-FLOW: To file: write model deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13
INFO-FLOW: To file: write model deAes_return_Pipeline_addRoundKey_label010
INFO-FLOW: To file: write model deAes_return
INFO-FLOW: To file: write model AES_En_De_128
INFO-FLOW: To file: write model TOP
INFO-FLOW: Generating D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=40.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/vhdl' dstVlogDir='D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/vlog' tclDir='D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db' modelList='TOP_flow_control_loop_pipe_sequential_init
TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R
TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_165_8_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_aes_return_pArray_RAM_AUTO_1R1W
TOP_AES_En_De27_key_V31_ROM_AUTO_1R
TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W
TOP_AES_En_De27_w_RAM_AUTO_1R1W
TOP_AES_En_De27_key_char_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe
TOP_mul_32s_32ns_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_2_no_dsp_1
TOP_dsub_64ns_64ns_64_2_no_dsp_1
TOP_dmul_64ns_64ns_64_2_med_dsp_1
TOP_ddiv_64ns_64ns_64_7_no_dsp_1
TOP_dcmp_64ns_64ns_1_1_no_dsp_1
TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
TOP_dlog_64ns_64ns_64_5_med_dsp_1
TOP_mul_mul_16s_8ns_24_4_1
TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_8ns_25_4_1
TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_42_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_83_16_1_1
TOP_mux_864_16_1_1
TOP_sdiv_24ns_16s_16_28_1
TOP_mac_mulsub_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_16s_24_4_1
TOP_mac_muladd_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_74_16_1_1
TOP_QRD_Y_V_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_9ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_864_32_1_1
TOP_mux_42_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_32_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_am_submul_16s_16s_24_4_1
TOP_KBEST_yy_V_RAM_AUTO_1R1W
TOP_KBEST_PED_V_RAM_AUTO_1R1W
TOP_KBEST_R_V_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_deAes_return_S2_ROM_AUTO_1R
TOP_AES_En_De_128_w_RAM_AUTO_1R1W
TOP_fifo_w16_d5_S
TOP_fifo_w8_d2_S
TOP_fifo_w16_d128_A
TOP_fifo_w16_d128_A
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d4_S
TOP_fifo_w16_d4_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w8_d2_S
TOP_start_for_AWGN_1_U0
TOP_start_for_Modulation_U0
TOP_start_for_channel_mult_U0
TOP_start_for_split_U0
TOP_start_for_split_1_U0
TOP_start_for_QRD_U0
TOP_start_for_KBEST_U0
TOP_start_for_matrix_mult_U0
TOP_start_for_DeModulation_U0
TOP_start_for_AES_En_De_128_U0
entry_proc
extendKey_Pipeline_extendKey_label5
extendKey_Pipeline_extendKey_label0
extendKey
aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
addRoundKey
GFMul
aes_return_Pipeline_aes_return_label12
aes_return_Pipeline_subBytes_label0_subBytes_label7
aes_return
AES_En_De27
Modulation
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
Rayleigh_1
split
split_1
QRD_Pipeline_CHANNEL2REAL
CORDIC_V_Pipeline_VITIS_LOOP_94_2
CORDIC_V
CORDIC_R_Pipeline_VITIS_LOOP_32_2
CORDIC_R
QRD_Pipeline_LOOP_01
QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6
QRD_Pipeline_VITIS_LOOP_277_8
QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10
QRD
channel_mult_Pipeline_CHANNEL2REAL
channel_mult_Pipeline_VITIS_LOOP_63_1
channel_mult
AWGN_1_Pipeline_VITIS_LOOP_15_1
AWGN_1
matrix_mult_Pipeline_VITIS_LOOP_88_1
matrix_mult_Pipeline_VITIS_LOOP_94_2
matrix_mult
KBEST_Pipeline_1
KBEST_Pipeline_VITIS_LOOP_21_1
KBEST_Pipeline_VITIS_LOOP_31_3
KBEST_Pipeline_VITIS_LOOP_48_5
KBEST_Pipeline_VITIS_LOOP_57_7
KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9
KBEST_Pipeline_VITIS_LOOP_94_11
KBEST_Pipeline_VITIS_LOOP_104_12
KBEST
DeModulation
deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
deAes_return_Pipeline_addRoundKey_label0
deMixColumns
deAes_return_Pipeline_deAes_return_label22
deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13
deAes_return_Pipeline_addRoundKey_label010
deAes_return
AES_En_De_128
TOP
' expOnly='0'
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.146 sec.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_aes_return_pArray_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_AES_En_De27_key_V31_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_AES_En_De27_w_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_AES_En_De27_key_char_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.185 sec.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_QRD_Y_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'TOP_KBEST_yy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_KBEST_PED_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_KBEST_R_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.175 sec.
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.compgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_deAes_return_S2_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_AES_En_De_128_w_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SNR_c_U(TOP_fifo_w16_d5_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AES_EN_out_U(TOP_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xi_U(TOP_fifo_w16_d128_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xr_U(TOP_fifo_w16_d128_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_real_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_imag_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_real_spl0_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_real_spl1_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_imag_spl0_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'H_imag_spl1_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'R_U(TOP_fifo_w16_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Q_U(TOP_fifo_w16_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'channel_out_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'noise_out_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'MULQ_out_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'KB_out_U(TOP_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'demod_out_U(TOP_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AWGN_1_U0_U(TOP_start_for_AWGN_1_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Modulation_U0_U(TOP_start_for_Modulation_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_channel_mult_U0_U(TOP_start_for_channel_mult_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_U0_U(TOP_start_for_split_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_1_U0_U(TOP_start_for_split_1_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_QRD_U0_U(TOP_start_for_QRD_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_KBEST_U0_U(TOP_start_for_KBEST_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrix_mult_U0_U(TOP_start_for_matrix_mult_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DeModulation_U0_U(TOP_start_for_DeModulation_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AES_En_De_128_U0_U(TOP_start_for_AES_En_De_128_U0)' using Shift Registers.
Command       ap_source done; 1.082 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 11.933 seconds; current allocated memory: 1.555 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name extendKey
INFO-FLOW: No bind nodes found for module_name addRoundKey
INFO-FLOW: No bind nodes found for module_name GFMul
INFO-FLOW: No bind nodes found for module_name channel_mult
INFO-FLOW: No bind nodes found for module_name deMixColumns
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='TOP_flow_control_loop_pipe_sequential_init
TOP_extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R
TOP_extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_165_8_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_aes_return_pArray_RAM_AUTO_1R1W
TOP_AES_En_De27_key_V31_ROM_AUTO_1R
TOP_AES_En_De27_temp_key_RAM_AUTO_1R1W
TOP_AES_En_De27_w_RAM_AUTO_1R1W
TOP_AES_En_De27_key_char_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe
TOP_mul_32s_32ns_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_2_no_dsp_1
TOP_dsub_64ns_64ns_64_2_no_dsp_1
TOP_dmul_64ns_64ns_64_2_med_dsp_1
TOP_ddiv_64ns_64ns_64_7_no_dsp_1
TOP_dcmp_64ns_64ns_1_1_no_dsp_1
TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
TOP_dlog_64ns_64ns_64_5_med_dsp_1
TOP_mul_mul_16s_8ns_24_4_1
TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_Rayleigh_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_8ns_25_4_1
TOP_CORDIC_V_cordic_phase_V30_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_42_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_83_16_1_1
TOP_mux_864_16_1_1
TOP_sdiv_24ns_16s_16_28_1
TOP_mac_mulsub_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_16s_24_4_1
TOP_mac_muladd_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_74_16_1_1
TOP_QRD_Y_V_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_9ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_864_32_1_1
TOP_mux_42_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_32_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_am_submul_16s_16s_24_4_1
TOP_KBEST_yy_V_RAM_AUTO_1R1W
TOP_KBEST_PED_V_RAM_AUTO_1R1W
TOP_KBEST_R_V_RAM_AUTO_1R1W
TOP_flow_control_loop_pipe
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_deAes_return_S2_ROM_AUTO_1R
TOP_AES_En_De_128_w_RAM_AUTO_1R1W
TOP_fifo_w16_d5_S
TOP_fifo_w8_d2_S
TOP_fifo_w16_d128_A
TOP_fifo_w16_d128_A
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d4_S
TOP_fifo_w16_d4_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w16_d2_S
TOP_fifo_w8_d2_S
TOP_start_for_AWGN_1_U0
TOP_start_for_Modulation_U0
TOP_start_for_channel_mult_U0
TOP_start_for_split_U0
TOP_start_for_split_1_U0
TOP_start_for_QRD_U0
TOP_start_for_KBEST_U0
TOP_start_for_matrix_mult_U0
TOP_start_for_DeModulation_U0
TOP_start_for_AES_En_De_128_U0
entry_proc
extendKey_Pipeline_extendKey_label5
extendKey_Pipeline_extendKey_label0
extendKey
aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
addRoundKey
GFMul
aes_return_Pipeline_aes_return_label12
aes_return_Pipeline_subBytes_label0_subBytes_label7
aes_return
AES_En_De27
Modulation
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
Rayleigh_1
split
split_1
QRD_Pipeline_CHANNEL2REAL
CORDIC_V_Pipeline_VITIS_LOOP_94_2
CORDIC_V
CORDIC_R_Pipeline_VITIS_LOOP_32_2
CORDIC_R
QRD_Pipeline_LOOP_01
QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6
QRD_Pipeline_VITIS_LOOP_277_8
QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10
QRD
channel_mult_Pipeline_CHANNEL2REAL
channel_mult_Pipeline_VITIS_LOOP_63_1
channel_mult
AWGN_1_Pipeline_VITIS_LOOP_15_1
AWGN_1
matrix_mult_Pipeline_VITIS_LOOP_88_1
matrix_mult_Pipeline_VITIS_LOOP_94_2
matrix_mult
KBEST_Pipeline_1
KBEST_Pipeline_VITIS_LOOP_21_1
KBEST_Pipeline_VITIS_LOOP_31_3
KBEST_Pipeline_VITIS_LOOP_48_5
KBEST_Pipeline_VITIS_LOOP_57_7
KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9
KBEST_Pipeline_VITIS_LOOP_94_11
KBEST_Pipeline_VITIS_LOOP_104_12
KBEST
DeModulation
deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1
deAes_return_Pipeline_addRoundKey_label0
deMixColumns
deAes_return_Pipeline_deAes_return_label22
deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13
deAes_return_Pipeline_addRoundKey_label010
deAes_return
AES_En_De_128
TOP
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label5.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey_Pipeline_extendKey_label0.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/extendKey.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/addRoundKey.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/GFMul.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_aes_return_label12.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return_Pipeline_subBytes_label0_subBytes_label7.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/aes_return.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De27.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Modulation.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/seedInitialization.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/Rayleigh_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/split_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_CHANNEL2REAL.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_V.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/CORDIC_R.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_01.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_277_8.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/QRD.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_CHANNEL2REAL.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult_Pipeline_VITIS_LOOP_63_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/channel_mult.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1_Pipeline_VITIS_LOOP_15_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AWGN_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult_Pipeline_VITIS_LOOP_94_2.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/matrix_mult.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_31_3.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_48_5.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_57_7.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_94_11.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_104_12.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/KBEST.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/DeModulation.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label0.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deMixColumns.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deAes_return_label22.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return_Pipeline_addRoundKey_label010.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/deAes_return.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/AES_En_De_128.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.constraint.tcl 
Execute       sc_get_clocks TOP 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dadd_64ns_64ns_64_2_no_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dadddsub_64ns_64ns_64_2_no_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_ddiv_64ns_64ns_64_7_no_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dlog_64ns_64ns_64_5_med_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dmul_64ns_64ns_64_2_med_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dsqrt_64ns_64ns_64_7_no_dsp_1_ip.tcl 
Execute       source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/impl/misc/TOP_dsub_64ns_64ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP TOP DATA {TOP {DEPTH 1 CHILDREN {entry_proc AES_En_De27 Rayleigh_1 Modulation split split_1 QRD channel_mult AWGN_1 matrix_mult KBEST DeModulation AES_En_De_128} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME SNR_c_U SOURCE {} VARIABLE SNR_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 456 BRAM 30 URAM 0}} entry_proc {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} AES_En_De27 {DEPTH 2 CHILDREN {extendKey aes_return} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME temp_key_U SOURCE src/aes.cpp:492 VARIABLE temp_key LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME w_U SOURCE src/aes.cpp:495 VARIABLE w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME key_char_U SOURCE src/aes.cpp:506 VARIABLE key_char LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_688_p2 SOURCE src/aes.cpp:508 VARIABLE i LOOP VITIS_LOOP_508_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME key_V31_U SOURCE {} VARIABLE key_V31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} extendKey {DEPTH 3 CHILDREN {extendKey_Pipeline_extendKey_label5 extendKey_Pipeline_extendKey_label0} AREA {DSP 0 BRAM 1 URAM 0}} extendKey_Pipeline_extendKey_label5 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_114_p2 SOURCE src/aes.cpp:155 VARIABLE add_ln155 LOOP extendKey_label5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} extendKey_Pipeline_extendKey_label0 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_194_p2 SOURCE src/aes.cpp:164 VARIABLE add_ln164 LOOP extendKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_205_p2 SOURCE src/aes.cpp:164 VARIABLE add_ln164_1 LOOP extendKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_224_p2 SOURCE src/aes.cpp:162 VARIABLE j LOOP extendKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_387_p2 SOURCE src/aes.cpp:159 VARIABLE add_ln159 LOOP extendKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME S29_U SOURCE {} VARIABLE S29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Rcon_U SOURCE {} VARIABLE Rcon LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_return {DEPTH 3 CHILDREN {aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 addRoundKey aes_return_Pipeline_aes_return_label12 aes_return_Pipeline_subBytes_label0_subBytes_label7} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME pArray_U SOURCE src/aes.cpp:310 VARIABLE pArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME S_U SOURCE {} VARIABLE S LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_241_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71_3 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_259_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_265_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71_2 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_325_p2 SOURCE src/aes.cpp:73 VARIABLE add_ln73 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_379_p2 SOURCE src/aes.cpp:74 VARIABLE add_ln74 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_385_p2 SOURCE src/aes.cpp:72 VARIABLE add_ln72 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} addRoundKey {DEPTH 5 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} aes_return_Pipeline_aes_return_label12 {DEPTH 4 CHILDREN {GFMul GFMul GFMul addRoundKey} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_428_p2 SOURCE src/aes.cpp:320 VARIABLE i_11 LOOP aes_return_label12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} GFMul {DEPTH 6 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} aes_return_Pipeline_subBytes_label0_subBytes_label7 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_108_p2 SOURCE src/aes.cpp:187 VARIABLE add_ln187_1 LOOP subBytes_label0_subBytes_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_120_p2 SOURCE src/aes.cpp:187 VARIABLE add_ln187 LOOP subBytes_label0_subBytes_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_164_p2 SOURCE src/aes.cpp:189 VARIABLE add_ln189 LOOP subBytes_label0_subBytes_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_175_p2 SOURCE src/aes.cpp:188 VARIABLE add_ln188 LOOP subBytes_label0_subBytes_label7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Rayleigh_1 {DEPTH 2 CHILDREN seedInitialization BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_odd_0_V_U SOURCE src/Rayleigh.cpp:13 VARIABLE rngMT19937ICN_uniformRNG_mt_odd_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_1_i_U SOURCE {} VARIABLE rngMT19937ICN_1_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_even_0_V_U SOURCE src/Rayleigh.cpp:13 VARIABLE rngMT19937ICN_uniformRNG_mt_even_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_3_i_U SOURCE {} VARIABLE rngMT19937ICN_3_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_13_fu_654_p2 SOURCE src/Rayleigh.cpp:21 VARIABLE i_13 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_fu_676_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_3_V LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_fu_682_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_m_p_1_V LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_n_V_fu_1338_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_n_V LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_1016_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_1022_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_1052_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_1126_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_1150_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_3_fu_1186_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_3 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_fu_1214_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969} VARIABLE sub_ln969 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_1220_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U78 SOURCE src/rng.hpp:472 VARIABLE z LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U90 SOURCE src/rng.hpp:474 VARIABLE r_5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_2_no_dsp_1_U79 SOURCE src/rng.hpp:449 VARIABLE tmp_5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 4 OPTYPE dlog PRAGMA yes RTLNAME dlog_64ns_64ns_64_5_med_dsp_1_U107 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9 VARIABLE t1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 23 BRAM 0 URAM 0 DISPNAME {bind_op dlog}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U91 SOURCE src/rng.hpp:455 VARIABLE t2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_7_no_dsp_1_U106 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8 VARIABLE z_6 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U92 SOURCE src/rng.hpp:490 VARIABLE t4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U80 SOURCE src/rng.hpp:492 VARIABLE t5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U94 SOURCE src/rng.hpp:494 VARIABLE t6 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U82 SOURCE src/rng.hpp:496 VARIABLE t7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U96 SOURCE src/rng.hpp:498 VARIABLE t8 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U84 SOURCE src/rng.hpp:500 VARIABLE t9 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U98 SOURCE src/rng.hpp:502 VARIABLE t10 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U86 SOURCE src/rng.hpp:504 VARIABLE t11 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U100 SOURCE src/rng.hpp:506 VARIABLE t12 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U88 SOURCE src/rng.hpp:508 VARIABLE f1_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U102 SOURCE src/rng.hpp:511 VARIABLE f1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U93 SOURCE src/rng.hpp:517 VARIABLE t13 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U81 SOURCE src/rng.hpp:519 VARIABLE t14 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U95 SOURCE src/rng.hpp:521 VARIABLE t15 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U83 SOURCE src/rng.hpp:523 VARIABLE t16 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U97 SOURCE src/rng.hpp:525 VARIABLE t17 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U85 SOURCE src/rng.hpp:527 VARIABLE f2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U99 SOURCE src/rng.hpp:530 VARIABLE t18 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U87 SOURCE src/rng.hpp:532 VARIABLE f2_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U101 SOURCE src/rng.hpp:535 VARIABLE t19 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U89 SOURCE src/rng.hpp:537 VARIABLE f2_3 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_7_no_dsp_1_U103 SOURCE src/rng.hpp:539 VARIABLE standard_value LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_2375_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_2395_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_2407_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_2413_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_1_fu_1270_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_3_V_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_1_fu_1276_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_m_p_1_V_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_n_V_1_fu_1417_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_n_V_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_1282_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_1_fu_1732_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_1_fu_1738_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_1_fu_1768_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_1_fu_1842_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_1_fu_1866_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_7_fu_1902_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_1_fu_1930_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969} VARIABLE sub_ln969_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_1_fu_1936_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U78 SOURCE src/rng.hpp:472 VARIABLE z_3 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U90 SOURCE src/rng.hpp:474 VARIABLE r_10 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_2_no_dsp_1_U79 SOURCE src/rng.hpp:449 VARIABLE tmp_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 4 OPTYPE dlog PRAGMA yes RTLNAME dlog_64ns_64ns_64_5_med_dsp_1_U107 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9 VARIABLE t1_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 23 BRAM 0 URAM 0 DISPNAME {bind_op dlog}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U91 SOURCE src/rng.hpp:455 VARIABLE t2_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_7_no_dsp_1_U106 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8 VARIABLE z_7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U92 SOURCE src/rng.hpp:490 VARIABLE t4_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U80 SOURCE src/rng.hpp:492 VARIABLE t5_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U94 SOURCE src/rng.hpp:494 VARIABLE t6_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U82 SOURCE src/rng.hpp:496 VARIABLE t7_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U96 SOURCE src/rng.hpp:498 VARIABLE t8_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U84 SOURCE src/rng.hpp:500 VARIABLE t9_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U98 SOURCE src/rng.hpp:502 VARIABLE t10_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U86 SOURCE src/rng.hpp:504 VARIABLE t11_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U100 SOURCE src/rng.hpp:506 VARIABLE t12_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U88 SOURCE src/rng.hpp:508 VARIABLE f1_1_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U102 SOURCE src/rng.hpp:511 VARIABLE f1_2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U93 SOURCE src/rng.hpp:517 VARIABLE t13_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U81 SOURCE src/rng.hpp:519 VARIABLE t14_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U95 SOURCE src/rng.hpp:521 VARIABLE t15_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U83 SOURCE src/rng.hpp:523 VARIABLE t16_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U97 SOURCE src/rng.hpp:525 VARIABLE t17_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U85 SOURCE src/rng.hpp:527 VARIABLE f2_4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U99 SOURCE src/rng.hpp:530 VARIABLE t18_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U87 SOURCE src/rng.hpp:532 VARIABLE f2_5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U101 SOURCE src/rng.hpp:535 VARIABLE t19_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U89 SOURCE src/rng.hpp:537 VARIABLE f2_7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_7_no_dsp_1_U103 SOURCE src/rng.hpp:539 VARIABLE standard_value_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_4_fu_2690_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_1_fu_2710_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_1_fu_2722_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_1_fu_2728_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U108 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168} VARIABLE mul_ln1168 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U109 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168} VARIABLE mul_ln1168_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 145 BRAM 6 URAM 0}} seedInitialization {DEPTH 3 CHILDREN seedInitialization_Pipeline_SEED_INIT_LOOP BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mt_reg_V_fu_111_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE mt_reg_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} seedInitialization_Pipeline_SEED_INIT_LOOP {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U66 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539} VARIABLE ret LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mt_reg_V_fu_174_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE mt_reg_V LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_fu_202_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE i_V LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Modulation {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_idx_6_fu_100_p2 SOURCE src/Modulation.cpp:18 VARIABLE data_idx_6 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} split {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_76_p2 SOURCE src/MIMO.cpp:33 VARIABLE i_4 LOOP SPL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} split_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_76_p2 SOURCE src/MIMO.cpp:33 VARIABLE i_2 LOOP SPL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD {DEPTH 2 CHILDREN {QRD_Pipeline_CHANNEL2REAL CORDIC_V CORDIC_R CORDIC_R CORDIC_R CORDIC_R CORDIC_R CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 QRD_Pipeline_VITIS_LOOP_277_8 QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_U SOURCE src/QRD.cpp:120 VARIABLE Y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_1_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_2_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_3_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_4_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_5_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_6_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Y_V_7_U SOURCE src/QRD.cpp:120 VARIABLE Y_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_6_fu_4535_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_6 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3594_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3605_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3611_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3594_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_122 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3605_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_4 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3611_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_4 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3594_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_133 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3605_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_7 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3611_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_7 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_210_fu_4775_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_210 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_137_fu_4795_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_137 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_10_fu_4807_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_10 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_10_fu_4813_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_10 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_286_fu_4960_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_286 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_147_fu_4980_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_147 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_16_fu_4992_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_16 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_16_fu_4998_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_16 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_355_fu_5172_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_355 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_158_fu_5192_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_158 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_22_fu_5204_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_22 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_22_fu_5210_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_22 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_379_fu_5384_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_379 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_166_fu_5404_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_166 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_28_fu_5416_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_28 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_28_fu_5422_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_28 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_404_fu_5596_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_404 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_175_fu_5616_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_175 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_34_fu_5628_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_34 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_34_fu_5634_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_34 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_422_fu_5808_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_422 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_181_fu_5828_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_181 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_41_fu_5840_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_41 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_41_fu_5846_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_41 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_440_fu_6020_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_440 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_187_fu_6040_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_187 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_48_fu_6052_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_48 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_48_fu_6058_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_48 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_277_fu_6262_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_277 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_146_fu_6282_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_146 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_15_fu_6294_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_15 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_15_fu_6300_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_15 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_352_fu_6474_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_352 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_157_fu_6494_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_157 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_21_fu_6506_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_21 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_21_fu_6512_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_21 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_376_fu_6686_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_376 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_165_fu_6706_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_165 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_27_fu_6718_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_27 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_27_fu_6724_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_27 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_401_fu_6898_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_401 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_174_fu_6918_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_174 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_33_fu_6930_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_33 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_33_fu_6936_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_33 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_419_fu_7110_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_419 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_180_fu_7130_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_180 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_40_fu_7142_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_40 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_40_fu_7148_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_40 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_437_fu_7322_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_437 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_186_fu_7342_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_186 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_47_fu_7354_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_47 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_47_fu_7360_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_47 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_268_fu_7564_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_268 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_145_fu_7584_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_145 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_14_fu_7596_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_14 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_14_fu_7602_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_14 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_349_fu_7776_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_349 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_156_fu_7796_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_156 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_20_fu_7808_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_20 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_20_fu_7814_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_20 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_373_fu_7988_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_373 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_164_fu_8008_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_164 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_26_fu_8020_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_26 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_26_fu_8026_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_26 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_398_fu_8200_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_398 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_173_fu_8220_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_173 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_32_fu_8232_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_32 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_32_fu_8238_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_32 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_416_fu_8412_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_416 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_179_fu_8432_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_179 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_39_fu_8444_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_39 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_39_fu_8450_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_39 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_434_fu_8624_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_434 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_185_fu_8644_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_185 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_46_fu_8656_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_46 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_46_fu_8662_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_46 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_259_fu_8866_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_259 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_144_fu_8886_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_144 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_13_fu_8898_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_13 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_13_fu_8904_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_13 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_346_fu_9078_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_346 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_155_fu_9098_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_155 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_19_fu_9110_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_19 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_19_fu_9116_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_19 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_370_fu_9290_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_370 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_163_fu_9310_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_163 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_25_fu_9322_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_25 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_25_fu_9328_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_25 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_395_fu_9502_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_395 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_172_fu_9522_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_172 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_31_fu_9534_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_31 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_31_fu_9540_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_31 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_413_fu_9714_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_413 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_178_fu_9734_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_178 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_38_fu_9746_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_38 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_38_fu_9752_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_38 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_431_fu_9926_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_431 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_184_fu_9946_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_184 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_45_fu_9958_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_45 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_45_fu_9964_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_45 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_10122_p2 SOURCE src/QRD.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_10177_p2 SOURCE src/QRD.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_51_fu_10317_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_51 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_16 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_3 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_3 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_131 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_6 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_6 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_135 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_9 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_9 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_138 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_12 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_12 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_148 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_18 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_18 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_154 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_24 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_24 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_358_fu_10668_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_358 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_159_fu_10688_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_159 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_30_fu_10700_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_30 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_30_fu_10706_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_30 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_382_fu_10852_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_382 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3806_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_168 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3817_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_37 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3823_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_37 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_410_fu_10988_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_410 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_177_fu_11008_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_177 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_44_fu_11020_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_44 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_44_fu_11026_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_44 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_428_fu_11200_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_428 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_183_fu_11220_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_183 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_51_fu_11232_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_51 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_51_fu_11238_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_51 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_446_fu_11412_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_446 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_189_fu_11432_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_189 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_54_fu_11444_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_54 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_54_fu_11450_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_54 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_452_fu_11624_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_452 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_191_fu_11644_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_191 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_57_fu_11656_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_57 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_57_fu_11662_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_57 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_458_fu_11836_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_458 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_193_fu_11856_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_193 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_60_fu_11868_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_60 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_60_fu_11874_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_60 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_464_fu_12047_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_464 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_195_fu_12067_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_195 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_63_fu_12079_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_63 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_63_fu_12085_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_63 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_470_fu_12258_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_470 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_197_fu_12278_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_197 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_66_fu_12290_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_66 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_66_fu_12296_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_66 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_476_fu_12469_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_476 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_199_fu_12489_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_199 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_69_fu_12501_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_69 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_69_fu_12507_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_69 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_482_fu_12680_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_482 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_201_fu_12700_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_201 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_72_fu_12712_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_72 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_72_fu_12718_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_72 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_488_fu_12891_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_488 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_203_fu_12911_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_203 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_75_fu_12923_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_75 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_75_fu_12929_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_75 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_494_fu_13102_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_494 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_205_fu_13122_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_205 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_78_fu_13134_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_78 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_78_fu_13140_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_78 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3806_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_167 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3817_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_36 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3823_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_36 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_407_fu_13414_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_407 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_176_fu_13434_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_176 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_43_fu_13446_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_43 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_43_fu_13452_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_43 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_425_fu_13626_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_425 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_182_fu_13646_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_182 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_50_fu_13658_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_50 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_50_fu_13664_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_50 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_443_fu_13838_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_443 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_188_fu_13858_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_188 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_53_fu_13870_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_53 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_53_fu_13876_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_53 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_449_fu_14050_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_449 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_190_fu_14070_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_190 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_56_fu_14082_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_56 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_56_fu_14088_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_56 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_455_fu_14262_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_455 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_192_fu_14282_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_192 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_59_fu_14294_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_59 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_59_fu_14300_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_59 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_461_fu_14473_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_461 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_194_fu_14493_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_194 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_62_fu_14505_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_62 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_62_fu_14511_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_62 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_467_fu_14684_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_467 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_196_fu_14704_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_196 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_65_fu_14716_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_65 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_65_fu_14722_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_65 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_473_fu_14895_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_473 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_198_fu_14915_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_198 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_68_fu_14927_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_68 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_68_fu_14933_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_68 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_479_fu_15106_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_479 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_200_fu_15126_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_200 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_71_fu_15138_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_71 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_71_fu_15144_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_71 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_485_fu_15317_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_485 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_202_fu_15337_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_202 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_74_fu_15349_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_74 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_74_fu_15355_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_74 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_491_fu_15528_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_491 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_204_fu_15548_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_204 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_77_fu_15560_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_77 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_77_fu_15566_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_77 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_9_fu_15780_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_2_fu_15800_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_2_fu_15812_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_2_fu_15818_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_12_fu_16070_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_3_fu_16090_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_5_fu_16102_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_5_fu_16108_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_15_fu_16370_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_4_fu_16390_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_8_fu_16402_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_8_fu_16408_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_18_fu_16654_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_5_fu_16674_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_11_fu_16686_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_11_fu_16692_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_21_fu_16938_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_6_fu_16958_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_17_fu_16970_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_17_fu_16976_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_24_fu_17222_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_7_fu_17242_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_23_fu_17254_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_23_fu_17260_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_27_fu_17506_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_8_fu_17526_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_29_fu_17538_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_29_fu_17544_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_30_fu_17790_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_9_fu_17810_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_35_fu_17822_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_35_fu_17828_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_33_fu_18074_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_10_fu_18094_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_42_fu_18106_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_42_fu_18112_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_36_fu_18358_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_11_fu_18378_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_49_fu_18390_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_49_fu_18396_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_39_fu_18642_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_12_fu_18662_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_52_fu_18674_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_52_fu_18680_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_42_fu_18926_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_13_fu_18946_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_55_fu_18958_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_55_fu_18964_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_45_fu_19210_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_14_fu_19230_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_58_fu_19242_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_58_fu_19248_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_48_fu_19494_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_15_fu_19514_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_61_fu_19526_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_61_fu_19532_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_116_fu_19929_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_116 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3940_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_38 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3951_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_79 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3957_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_79 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3940_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_132 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3951_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_81 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3957_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_81 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_203_fu_20110_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_203 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_136_fu_20130_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_136 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_83_fu_20142_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_83 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_83_fu_20148_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_83 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_252_fu_20295_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_252 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_143_fu_20315_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_143 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_88_fu_20327_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_88 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_88_fu_20333_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_88 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_334_fu_20507_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_334 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_153_fu_20527_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_153 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_92_fu_20539_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_92 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_92_fu_20545_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_92 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_367_fu_20719_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_367 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_162_fu_20739_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_162 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_96_fu_20751_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_96 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_96_fu_20757_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_96 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_392_fu_20931_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_392 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_171_fu_20951_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_171 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_100_fu_20963_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_100 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_100_fu_20969_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_100 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_243_fu_21173_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_243 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_142_fu_21193_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_142 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_87_fu_21205_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_87 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_87_fu_21211_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_87 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_325_fu_21385_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_325 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_152_fu_21405_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_152 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_91_fu_21417_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_91 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_91_fu_21423_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_91 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_364_fu_21597_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_364 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_161_fu_21617_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_161 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_95_fu_21629_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_95 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_95_fu_21635_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_95 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_389_fu_21809_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_389 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_170_fu_21829_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_170 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_99_fu_21841_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_99 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_99_fu_21847_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_99 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_234_fu_22051_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_234 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_141_fu_22071_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_141 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_86_fu_22083_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_86 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_86_fu_22089_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_86 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_316_fu_22263_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_316 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_151_fu_22283_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_151 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_90_fu_22295_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_90 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_90_fu_22301_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_90 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_361_fu_22475_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_361 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_160_fu_22495_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_160 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_94_fu_22507_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_94 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_94_fu_22513_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_94 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_386_fu_22687_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_386 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_169_fu_22707_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_169 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_98_fu_22719_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_98 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_98_fu_22725_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_98 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_22883_p2 SOURCE src/QRD.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_56_fu_22945_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_17_fu_22965_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_64_fu_22977_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_64_fu_22983_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_59_fu_23233_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_18_fu_23253_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_67_fu_23265_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_67_fu_23271_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_62_fu_23518_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_19_fu_23538_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_70_fu_23550_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_70_fu_23556_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_65_fu_23803_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_20_fu_23823_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_73_fu_23835_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_73_fu_23841_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_68_fu_24087_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_21_fu_24107_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_76_fu_24119_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_76_fu_24125_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_71_fu_24372_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_22_fu_24392_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_80_fu_24404_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_80_fu_24410_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_74_fu_24656_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_23_fu_24676_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_82_fu_24688_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_82_fu_24694_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_77_fu_24941_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_24_fu_24961_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_84_fu_24973_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_84_fu_24979_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_80_fu_25225_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_25_fu_25245_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_85_fu_25257_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_85_fu_25263_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_83_fu_25510_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_26_fu_25530_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_89_fu_25542_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_89_fu_25548_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_86_fu_25800_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_27_fu_25820_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_93_fu_25832_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_93_fu_25838_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_89_fu_26088_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_28_fu_26108_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_97_fu_26120_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_97_fu_26126_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_92_fu_26387_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_29_fu_26407_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_101_fu_26419_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_101_fu_26425_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_95_fu_26671_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_30_fu_26691_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_102_fu_26703_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_102_fu_26709_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_98_fu_26955_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_31_fu_26975_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_103_fu_26987_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_103_fu_26993_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_101_fu_27239_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_32_fu_27259_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_104_fu_27271_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_104_fu_27277_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_104_fu_27523_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_33_fu_27543_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_105_fu_27555_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_105_fu_27561_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_107_fu_27807_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_34_fu_27827_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_106_fu_27839_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_106_fu_27845_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_110_fu_28091_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_35_fu_28111_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_107_fu_28123_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_107_fu_28129_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_113_fu_28375_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_36_fu_28395_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_108_fu_28407_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_108_fu_28413_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_178_fu_29064_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_178 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_130_fu_29084_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_130 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_116_fu_29096_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_116 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_116_fu_29102_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_116 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_191_fu_29246_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_191 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_134_fu_29266_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_134 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_117_fu_29278_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_117 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_117_fu_29284_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_117 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_222_fu_29439_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_222 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4062_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_140 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4073_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_119 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4079_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_119 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_307_fu_29575_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_307 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_150_fu_29595_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_150 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_121_fu_29607_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_121 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_121_fu_29613_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_121 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4062_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_139 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4073_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_118 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4079_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_118 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_298_fu_29887_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_298 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_149_fu_29907_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_149 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_120_fu_29919_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_120 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_120_fu_29925_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_120 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_30083_p2 SOURCE src/QRD.cpp:221 VARIABLE add_ln221 LOOP VITIS_LOOP_221_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_125_fu_30145_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_123_fu_30165_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_109_fu_30177_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_109_fu_30183_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_134_fu_30431_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_124_fu_30451_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_110_fu_30463_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_110_fu_30469_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_141_fu_30715_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_125_fu_30735_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_111_fu_30747_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_111_fu_30753_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_146_fu_30999_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_126_fu_31019_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_112_fu_31031_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_112_fu_31037_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_153_fu_31284_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_127_fu_31304_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_113_fu_31316_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_113_fu_31322_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_160_fu_31568_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_128_fu_31588_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_114_fu_31600_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_114_fu_31606_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_169_fu_31853_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_129_fu_31873_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE F2_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_115_fu_31885_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE add_ln590_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_115_fu_31891_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191} VARIABLE sub_ln590_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_32684_p2 SOURCE src/QRD.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_276_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 37 BRAM 0 URAM 0}} QRD_Pipeline_CHANNEL2REAL {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_602_p2 SOURCE src/QRD.cpp:124 VARIABLE i_16 LOOP CHANNEL2REAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_672_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE sub_ln712 LOOP CHANNEL2REAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} CORDIC_V {DEPTH 3 CHILDREN CORDIC_V_Pipeline_VITIS_LOOP_94_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_fu_203_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_fu_209_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_2_fu_255_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_9_fu_261_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_333_p2 SOURCE src/QRD.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_4_fu_399_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V_4 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_V_11_fu_404_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V_11 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_V_2_fu_369_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE z_V_2 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_5_fu_409_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V_5 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_12_fu_414_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V_12 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_3_fu_375_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE z_V_3 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U175 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171} VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_458_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942} VARIABLE tmp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_494_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_500_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_530_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_636_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_660_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_14_fu_696_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_fu_736_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE sub_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_742_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_7_fu_794_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942} VARIABLE tmp_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_2_fu_838_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_2_fu_848_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_2_fu_874_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln952_fu_922_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:952} VARIABLE add_ln952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_2_fu_952_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_2_fu_968_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_18_fu_1002_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_1_fu_1042_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE sub_ln968_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_2_fu_1048_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_phase_V30_U SOURCE {} VARIABLE cordic_phase_V30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} CORDIC_V_Pipeline_VITIS_LOOP_94_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_115_p2 SOURCE src/QRD.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CORDIC_R {DEPTH 3 CHILDREN CORDIC_R_Pipeline_VITIS_LOOP_32_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_fu_188_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_fu_194_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1548_fu_216_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548} VARIABLE add_ln1548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_fu_222_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548} VARIABLE z_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_274_p2 SOURCE src/QRD.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_8_fu_344_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V_8 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_15_fu_349_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V_15 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_6_fu_313_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE z_V_6 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_9_fu_354_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE x_V_9 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_V_16_fu_359_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE y_V_16 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_V_7_fu_319_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE z_V_7 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U185 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171} VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_403_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942} VARIABLE tmp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_439_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_445_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_475_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_581_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_605_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_25_fu_641_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_fu_681_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE sub_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_687_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U186 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171} VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_11_fu_740_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942} VARIABLE tmp_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_3_fu_776_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_3_fu_782_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_3_fu_812_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_3_fu_918_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_3_fu_942_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_29_fu_978_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_2_fu_1018_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE sub_ln968_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_3_fu_1024_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_phase_V_U SOURCE {} VARIABLE cordic_phase_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 0 URAM 0}} CORDIC_R_Pipeline_VITIS_LOOP_32_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_115_p2 SOURCE src/QRD.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_LOOP_01 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_1238_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE sub_ln712 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_1_fu_1324_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE sub_ln712_1 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_2_fu_1410_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE sub_ln712_2 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_3_fu_1496_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE sub_ln712_3 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_1582_p2 SOURCE src/QRD.cpp:247 VARIABLE add_ln247 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_1_fu_601_p2 SOURCE src/QRD.cpp:259 VARIABLE add_ln259_1 LOOP LOOP_02_VITIS_LOOP_260_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_613_p2 SOURCE src/QRD.cpp:259 VARIABLE add_ln259 LOOP LOOP_02_VITIS_LOOP_260_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_839_p2 SOURCE src/QRD.cpp:260 VARIABLE add_ln260 LOOP LOOP_02_VITIS_LOOP_260_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_VITIS_LOOP_277_8 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U423 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U423 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U424 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_1 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U424 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_1 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U425 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_2 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U425 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_2 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U426 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_3 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U426 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_3 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U427 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_4 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U427 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_4 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U428 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_5 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U428 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_5 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U429 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_6 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U429 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_6 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U430 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_7 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U430 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_7 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U431 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_8 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U431 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_8 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U432 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_9 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U432 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_9 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U433 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_10 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U433 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_10 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U434 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_11 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U434 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_11 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U435 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_12 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U435 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_12 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U436 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE mul_ln1246_13 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U436 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_13 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U437 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736} VARIABLE mul_ln736 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U437 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_14 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U438 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736} VARIABLE mul_ln736_1 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U438 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V_15 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_2021_p2 SOURCE src/QRD.cpp:277 VARIABLE add_ln277 LOOP VITIS_LOOP_277_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_1_fu_1123_p2 SOURCE src/QRD.cpp:325 VARIABLE add_ln325_1 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_1135_p2 SOURCE src/QRD.cpp:325 VARIABLE add_ln325 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U590 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U591 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U591 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U592 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_111 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U592 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_111 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U593 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_112 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U593 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_112 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U594 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_113 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U594 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_113 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U595 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_114 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U595 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_114 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U596 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_115 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U596 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_115 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U597 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_116 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U597 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_116 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_fu_1215_p2 SOURCE src/QRD.cpp:326 VARIABLE add_ln326 LOOP VITIS_LOOP_325_9_VITIS_LOOP_326_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} channel_mult {DEPTH 2 CHILDREN {channel_mult_Pipeline_CHANNEL2REAL channel_mult_Pipeline_VITIS_LOOP_63_1} AREA {DSP 64 BRAM 0 URAM 0}} channel_mult_Pipeline_CHANNEL2REAL {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_924_p2 SOURCE src/MIMO.cpp:53 VARIABLE i_10 LOOP CHANNEL2REAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME CHANNEL_V_64_fu_969_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE CHANNEL_V_64 LOOP CHANNEL2REAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} channel_mult_Pipeline_VITIS_LOOP_63_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_idx_4_fu_865_p2 SOURCE src/MIMO.cpp:63 VARIABLE data_idx_4 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U815 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U823 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U823 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U831 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_56 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U831 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_56 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U839 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_57 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U839 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_57 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U847 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_58 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U847 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_58 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U855 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_59 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U855 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_59 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U863 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_60 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U863 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_60 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U871 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_61 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U871 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_61 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U816 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_8 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U824 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_62 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U824 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_62 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U832 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U832 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U840 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_64 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U840 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_64 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U848 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_65 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U848 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_65 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U856 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_66 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U856 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_66 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U864 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_67 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U864 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_67 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U872 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_68 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U872 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_68 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U817 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_9 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U825 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_69 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U825 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_69 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U833 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_70 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U833 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_70 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U841 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_71 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U841 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_71 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U849 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_72 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U849 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_72 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U857 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_73 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U857 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_73 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U865 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_74 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U865 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_74 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U873 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_75 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U873 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_75 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U818 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_10 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U826 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_76 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U826 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_76 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U834 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_77 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U834 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_77 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U842 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_78 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U842 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_78 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U850 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_79 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U850 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_79 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U858 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_80 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U858 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_80 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U866 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_81 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U866 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_81 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U874 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_82 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U874 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_82 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U819 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_11 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U827 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_83 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U827 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_83 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U835 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_84 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U835 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_84 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U843 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_85 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U843 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_85 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U851 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_86 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U851 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_86 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U859 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_87 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U859 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_87 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U867 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_88 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U867 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_88 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U875 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_89 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U875 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_89 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U820 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_12 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U828 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_90 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U828 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_90 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U836 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_91 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U836 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_91 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U844 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_92 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U844 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_92 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U852 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_93 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U852 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_93 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U860 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_94 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U860 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_94 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U868 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_95 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U868 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_95 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U876 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_96 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U876 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_96 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U821 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_13 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U829 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_97 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U829 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_97 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U837 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_98 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U837 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_98 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U845 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_99 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U845 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_99 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U853 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_100 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U853 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_100 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U861 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_101 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U861 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_101 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U869 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_102 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U869 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_102 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U877 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_103 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U877 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_103 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U822 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_14 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U830 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_104 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U830 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_104 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U838 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_105 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U838 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_105 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U846 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_106 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U846 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_106 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U854 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_107 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U854 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_107 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U862 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_108 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U862 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_108 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U870 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_109 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U870 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_109 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U878 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_110 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U878 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_110 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} AWGN_1 {DEPTH 2 CHILDREN {seedInitialization AWGN_1_Pipeline_VITIS_LOOP_15_1} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_odd_0_V_U SOURCE src/AWGN.cpp:10 VARIABLE rngMT19937ICN_uniformRNG_mt_odd_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_1_i_U SOURCE {} VARIABLE rngMT19937ICN_1_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_even_0_V_U SOURCE src/AWGN.cpp:10 VARIABLE rngMT19937ICN_uniformRNG_mt_even_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_3_i_U SOURCE {} VARIABLE rngMT19937ICN_3_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 144 BRAM 6 URAM 0}} AWGN_1_Pipeline_VITIS_LOOP_15_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_656_p2 SOURCE src/AWGN.cpp:15 VARIABLE j_5 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_fu_670_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_3_V LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_fu_676_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_m_p_1_V LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_n_V_fu_682_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE addr_head_p_n_V LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_1048_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE sub_ln947 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_1054_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947} VARIABLE lsb_index LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_1084_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950} VARIABLE sub_ln950 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_1158_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962} VARIABLE sub_ln962 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_1182_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961} VARIABLE add_ln961 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_35_fu_1218_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964} VARIABLE m_35 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_fu_1246_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969} VARIABLE sub_ln969 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_1252_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968} VARIABLE add_ln968 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U952 SOURCE src/rng.hpp:472 VARIABLE z LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U964 SOURCE src/rng.hpp:474 VARIABLE r_14 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_2_no_dsp_1_U951 SOURCE src/rng.hpp:449 VARIABLE tmp_6 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 4 OPTYPE dlog PRAGMA yes RTLNAME dlog_64ns_64ns_64_5_med_dsp_1_U980 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9 VARIABLE t1 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 23 BRAM 0 URAM 0 DISPNAME {bind_op dlog}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U963 SOURCE src/rng.hpp:455 VARIABLE t2 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_7_no_dsp_1_U979 SOURCE r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8 VARIABLE z_10 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U965 SOURCE src/rng.hpp:490 VARIABLE t4 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U953 SOURCE src/rng.hpp:492 VARIABLE t5 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U967 SOURCE src/rng.hpp:494 VARIABLE t6 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U955 SOURCE src/rng.hpp:496 VARIABLE t7 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U969 SOURCE src/rng.hpp:498 VARIABLE t8 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U957 SOURCE src/rng.hpp:500 VARIABLE t9 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U971 SOURCE src/rng.hpp:502 VARIABLE t10 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U959 SOURCE src/rng.hpp:504 VARIABLE t11 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U973 SOURCE src/rng.hpp:506 VARIABLE t12 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U961 SOURCE src/rng.hpp:508 VARIABLE f1_1 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U975 SOURCE src/rng.hpp:511 VARIABLE f1 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U966 SOURCE src/rng.hpp:517 VARIABLE t13 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U954 SOURCE src/rng.hpp:519 VARIABLE t14 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U968 SOURCE src/rng.hpp:521 VARIABLE t15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U956 SOURCE src/rng.hpp:523 VARIABLE t16 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U970 SOURCE src/rng.hpp:525 VARIABLE t17 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U958 SOURCE src/rng.hpp:527 VARIABLE f2 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U972 SOURCE src/rng.hpp:530 VARIABLE t18 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U960 SOURCE src/rng.hpp:532 VARIABLE f2_8 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 1 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_2_med_dsp_1_U974 SOURCE src/rng.hpp:535 VARIABLE t19 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_2_no_dsp_1_U962 SOURCE src/rng.hpp:537 VARIABLE f2_10 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_7_no_dsp_1_U976 SOURCE src/rng.hpp:539 VARIABLE standard_value LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_496_fu_1568_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501} VARIABLE man_V_496 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_1588_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:584} VARIABLE F2 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_1600_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:590} VARIABLE add_ln590 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_1606_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:590} VARIABLE sub_ln590 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U981 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U981 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE ret_V LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 141 BRAM 0 URAM 0}} matrix_mult {DEPTH 2 CHILDREN {matrix_mult_Pipeline_VITIS_LOOP_88_1 matrix_mult_Pipeline_VITIS_LOOP_94_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_TEMP_V_U SOURCE src/MIMO.cpp:84 VARIABLE Q_TEMP_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 64 BRAM 7 URAM 0}} matrix_mult_Pipeline_VITIS_LOOP_88_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_76_p2 SOURCE src/MIMO.cpp:88 VARIABLE i_6 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_mult_Pipeline_VITIS_LOOP_94_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_idx_2_fu_879_p2 SOURCE src/MIMO.cpp:94 VARIABLE data_idx_2 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U997 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1000 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1000 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1005 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_1 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1005 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_1 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1011 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_2 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1011 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_2 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1018 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_3 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1018 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_3 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1026 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_4 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1026 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_4 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1034 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_5 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1034 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_5 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1039 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_6 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1039 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_6 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U998 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_1 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1001 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_7 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1001 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_7 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1006 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_8 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1006 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_8 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1012 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_9 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1012 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_9 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1019 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_10 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1019 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_10 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1027 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_11 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1027 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_11 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1035 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_12 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1035 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_12 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1040 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_13 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1040 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_13 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U999 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_2 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1002 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_14 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1002 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_14 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1007 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_15 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1007 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_15 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1013 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_16 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1013 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_16 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1020 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_17 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1020 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_17 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1028 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_18 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1028 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_18 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1036 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_19 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1036 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_19 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1045 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_20 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1045 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_20 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U1003 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_3 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1008 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_21 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1008 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_21 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1014 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_22 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1014 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_22 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1021 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_23 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1021 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_23 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1029 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_24 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1029 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_24 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1037 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_25 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1037 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_25 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1041 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_26 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1041 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_26 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1046 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_27 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1046 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_27 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U1004 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_4 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1009 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_28 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1009 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_28 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1015 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_29 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1015 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_29 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1022 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_30 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1022 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_30 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1030 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_31 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1030 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_31 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1042 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_32 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1042 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_32 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1047 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_33 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1047 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_33 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1051 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_34 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1051 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_34 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U1010 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_5 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1016 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_35 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1016 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_35 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1023 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_36 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1023 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_36 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1031 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_37 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1031 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_37 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1043 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_38 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1043 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_38 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1048 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_39 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1048 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_39 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1052 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_40 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1052 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_40 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1057 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_41 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1057 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_41 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U1017 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_6 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1024 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_42 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1024 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_42 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1032 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_43 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1032 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_43 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1044 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_44 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1044 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_44 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1049 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_45 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1049 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_45 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1053 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_46 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1053 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_46 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1055 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_47 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1055 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_47 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1059 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_48 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1059 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_48 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U1025 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717} VARIABLE mul_ln717_7 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1033 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_49 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1033 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_49 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1038 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_50 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1038 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_50 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1050 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_51 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1050 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_51 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1054 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_52 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1054 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_52 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1056 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_53 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1056 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_53 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1058 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_54 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1058 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_54 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1060 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE mul_ln1245_55 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U1060 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245} VARIABLE add_ln1245_55 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} KBEST {DEPTH 2 CHILDREN {KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_21_1 KBEST_Pipeline_VITIS_LOOP_31_3 KBEST_Pipeline_VITIS_LOOP_48_5 KBEST_Pipeline_VITIS_LOOP_104_12 KBEST_Pipeline_VITIS_LOOP_57_7 KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 KBEST_Pipeline_VITIS_LOOP_94_11} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME yy_V_U SOURCE src/KBEST.cpp:11 VARIABLE yy_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME PED_V_U SOURCE src/KBEST.cpp:12 VARIABLE PED_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME survival_path_U SOURCE src/KBEST.cpp:15 VARIABLE survival_path LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME R_V_U SOURCE src/KBEST.cpp:20 VARIABLE R_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_idx_8_fu_1137_p2 SOURCE src/KBEST.cpp:27 VARIABLE data_idx_8 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_2055_p2 SOURCE src/KBEST.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_16s_16s_24_4_1_U1312 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246} VARIABLE ret_V LOOP VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_16s_16s_24_4_1_U1312 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168} VARIABLE mul_ln1168 LOOP VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_2134_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE add_ln712 LOOP VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_2225_p2 SOURCE src/KBEST.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 1 URAM 0}} KBEST_Pipeline_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_442_fu_322_p2 SOURCE {} VARIABLE empty_442 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_26_fu_76_p2 SOURCE src/KBEST.cpp:21 VARIABLE i_26 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_31_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_83_p2 SOURCE src/KBEST.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_9ns_24_4_1_U1102 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168} VARIABLE mul_ln1168 LOOP VITIS_LOOP_31_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_48_5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_852_p2 SOURCE src/KBEST.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_104_12 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_80_p2 SOURCE src/KBEST.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_57_7 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_371_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE add_ln712 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dist_V_1_fu_476_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE dist_V_1 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dist_V_2_fu_482_p2 SOURCE {D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712} VARIABLE dist_V_2 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_462_p2 SOURCE src/KBEST.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_888_p2 SOURCE src/KBEST.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_8_VITIS_LOOP_76_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_916_p2 SOURCE src/KBEST.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_8_VITIS_LOOP_76_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_94_11 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_203_p2 SOURCE src/KBEST.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DeModulation {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_idx_10_fu_87_p2 SOURCE src/DeModulation.cpp:14 VARIABLE data_idx_10 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AES_En_De_128 {DEPTH 2 CHILDREN {extendKey deAes_return} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME temp_key_U SOURCE src/aes.cpp:492 VARIABLE temp_key LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME w_U SOURCE src/aes.cpp:495 VARIABLE w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME key_char_U SOURCE src/aes.cpp:506 VARIABLE key_char LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_688_p2 SOURCE src/aes.cpp:508 VARIABLE i LOOP VITIS_LOOP_508_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME key_V_U SOURCE {} VARIABLE key_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} deAes_return {DEPTH 3 CHILDREN {deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 deAes_return_Pipeline_addRoundKey_label0 deAes_return_Pipeline_deAes_return_label22 deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 deAes_return_Pipeline_addRoundKey_label010} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME cArray_U SOURCE src/aes.cpp:447 VARIABLE cArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME wArray_U SOURCE src/aes.cpp:453 VARIABLE wArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME S2_U SOURCE {} VARIABLE S2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_241_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71_2 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_259_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_265_p2 SOURCE src/aes.cpp:71 VARIABLE add_ln71_1 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_325_p2 SOURCE src/aes.cpp:73 VARIABLE add_ln73 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_379_p2 SOURCE src/aes.cpp:74 VARIABLE add_ln74 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_385_p2 SOURCE src/aes.cpp:72 VARIABLE add_ln72 LOOP convertToIntArray_label0_convertToIntArray_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} deAes_return_Pipeline_addRoundKey_label0 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_124_p2 SOURCE src/aes.cpp:174 VARIABLE add_ln174 LOOP addRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} deAes_return_Pipeline_deAes_return_label22 {DEPTH 4 CHILDREN {deMixColumns deMixColumns} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_668_p2 SOURCE src/aes.cpp:458 VARIABLE add_ln458 LOOP deAes_return_label22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} deMixColumns {DEPTH 5 CHILDREN {GFMul GFMul GFMul GFMul GFMul} AREA {DSP 0 BRAM 0 URAM 0}} deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_1_fu_108_p2 SOURCE src/aes.cpp:353 VARIABLE add_ln353_1 LOOP deSubBytes_label1_deSubBytes_label13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_120_p2 SOURCE src/aes.cpp:353 VARIABLE add_ln353 LOOP deSubBytes_label1_deSubBytes_label13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_164_p2 SOURCE src/aes.cpp:355 VARIABLE add_ln355 LOOP deSubBytes_label1_deSubBytes_label13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_175_p2 SOURCE src/aes.cpp:354 VARIABLE add_ln354 LOOP deSubBytes_label1_deSubBytes_label13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} deAes_return_Pipeline_addRoundKey_label010 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_120_p2 SOURCE src/aes.cpp:174 VARIABLE add_ln174 LOOP addRoundKey_label0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.836 seconds; current allocated memory: 1.574 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for TOP.
INFO: [VLOG 209-307] Generating Verilog RTL for TOP.
Execute       syn_report -model TOP -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 36.58 MHz
Command     autosyn done; 109.688 sec.
Command   csynth_design done; 217.798 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 124 seconds. CPU system time: 6 seconds. Elapsed time: 217.798 seconds; current allocated memory: 328.203 MB.
Command ap_source done; 218.967 sec.
Execute cleanup_all 
Command cleanup_all done; 0.138 sec.
INFO-FLOW: Workspace D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1 opened at Fri Jun 17 13:16:56 +0800 2022
Execute     ap_set_clock -name default -period 40 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.875 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.97 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.99 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
Execute   source ./MIMO/solution1/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=40.000 (was NA)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/TESTBENCH.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/TESTBENCH.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/TESTBENCH.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/TESTBENCH.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.955 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/normal_rng.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/normal_rng.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/normal_rng.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/normal_rng.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.773 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/aes.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/aes.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/aes.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/aes.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.325 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/Rayleigh.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.915 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/QRD.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/QRD.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/QRD.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/QRD.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.855 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/Modulation.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Modulation.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Modulation.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/Modulation.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.477 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/MIMO.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/MIMO.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/MIMO.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/MIMO.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.984 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/KBEST.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/KBEST.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/KBEST.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/KBEST.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.574 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/DeModulation.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/DeModulation.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/DeModulation.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/DeModulation.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.574 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/src/AWGN.cpp D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/AWGN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/AWGN.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/./sim/autowrap/testbench/AWGN.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.996 sec.
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.411 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/.autopilot/db/TOP.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 84.138 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 137.819 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 137.819 seconds; current allocated memory: 1.895 MB.
Command ap_source done; 138.976 sec.
Execute cleanup_all 
