|ChipInterface
HEX7[0] <= SevenSegmentControl:ssc.port0
HEX7[1] <= SevenSegmentControl:ssc.port0
HEX7[2] <= SevenSegmentControl:ssc.port0
HEX7[3] <= SevenSegmentControl:ssc.port0
HEX7[4] <= SevenSegmentControl:ssc.port0
HEX7[5] <= SevenSegmentControl:ssc.port0
HEX7[6] <= SevenSegmentControl:ssc.port0
HEX6[0] <= SevenSegmentControl:ssc.port1
HEX6[1] <= SevenSegmentControl:ssc.port1
HEX6[2] <= SevenSegmentControl:ssc.port1
HEX6[3] <= SevenSegmentControl:ssc.port1
HEX6[4] <= SevenSegmentControl:ssc.port1
HEX6[5] <= SevenSegmentControl:ssc.port1
HEX6[6] <= SevenSegmentControl:ssc.port1
HEX5[0] <= SevenSegmentControl:ssc.port2
HEX5[1] <= SevenSegmentControl:ssc.port2
HEX5[2] <= SevenSegmentControl:ssc.port2
HEX5[3] <= SevenSegmentControl:ssc.port2
HEX5[4] <= SevenSegmentControl:ssc.port2
HEX5[5] <= SevenSegmentControl:ssc.port2
HEX5[6] <= SevenSegmentControl:ssc.port2
HEX4[0] <= SevenSegmentControl:ssc.port3
HEX4[1] <= SevenSegmentControl:ssc.port3
HEX4[2] <= SevenSegmentControl:ssc.port3
HEX4[3] <= SevenSegmentControl:ssc.port3
HEX4[4] <= SevenSegmentControl:ssc.port3
HEX4[5] <= SevenSegmentControl:ssc.port3
HEX4[6] <= SevenSegmentControl:ssc.port3
HEX3[0] <= SevenSegmentControl:ssc.port4
HEX3[1] <= SevenSegmentControl:ssc.port4
HEX3[2] <= SevenSegmentControl:ssc.port4
HEX3[3] <= SevenSegmentControl:ssc.port4
HEX3[4] <= SevenSegmentControl:ssc.port4
HEX3[5] <= SevenSegmentControl:ssc.port4
HEX3[6] <= SevenSegmentControl:ssc.port4
HEX2[0] <= SevenSegmentControl:ssc.port5
HEX2[1] <= SevenSegmentControl:ssc.port5
HEX2[2] <= SevenSegmentControl:ssc.port5
HEX2[3] <= SevenSegmentControl:ssc.port5
HEX2[4] <= SevenSegmentControl:ssc.port5
HEX2[5] <= SevenSegmentControl:ssc.port5
HEX2[6] <= SevenSegmentControl:ssc.port5
HEX1[0] <= SevenSegmentControl:ssc.port6
HEX1[1] <= SevenSegmentControl:ssc.port6
HEX1[2] <= SevenSegmentControl:ssc.port6
HEX1[3] <= SevenSegmentControl:ssc.port6
HEX1[4] <= SevenSegmentControl:ssc.port6
HEX1[5] <= SevenSegmentControl:ssc.port6
HEX1[6] <= SevenSegmentControl:ssc.port6
HEX0[0] <= SevenSegmentControl:ssc.port7
HEX0[1] <= SevenSegmentControl:ssc.port7
HEX0[2] <= SevenSegmentControl:ssc.port7
HEX0[3] <= SevenSegmentControl:ssc.port7
HEX0[4] <= SevenSegmentControl:ssc.port7
HEX0[5] <= SevenSegmentControl:ssc.port7
HEX0[6] <= SevenSegmentControl:ssc.port7
LEDG[0] <= game:g.GameWon
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
SW[0] => Guess[0].IN1
SW[1] => Guess[1].IN1
SW[2] => Guess[2].IN1
SW[3] => Guess[3].IN1
SW[4] => Guess[4].IN1
SW[5] => Guess[5].IN1
SW[6] => Guess[6].IN1
SW[7] => Guess[7].IN1
SW[8] => Guess[8].IN1
SW[9] => Guess[9].IN1
SW[10] => Guess[10].IN1
SW[11] => Guess[11].IN1
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => debug.IN1
SW[16] => game:g.CoinValue[0]
SW[17] => game:g.CoinValue[1]
KEY[0] => reset.IN4
KEY[1] => key1_mod.IN1
KEY[2] => key2_mod.IN1
KEY[3] => key3_mod.IN1
CLOCK_50 => clock.IN4
VGA_R[0] <= mastermindVGA:comb_60.port1
VGA_R[1] <= mastermindVGA:comb_60.port1
VGA_R[2] <= mastermindVGA:comb_60.port1
VGA_R[3] <= mastermindVGA:comb_60.port1
VGA_R[4] <= mastermindVGA:comb_60.port1
VGA_R[5] <= mastermindVGA:comb_60.port1
VGA_R[6] <= mastermindVGA:comb_60.port1
VGA_R[7] <= mastermindVGA:comb_60.port1
VGA_G[0] <= mastermindVGA:comb_60.port2
VGA_G[1] <= mastermindVGA:comb_60.port2
VGA_G[2] <= mastermindVGA:comb_60.port2
VGA_G[3] <= mastermindVGA:comb_60.port2
VGA_G[4] <= mastermindVGA:comb_60.port2
VGA_G[5] <= mastermindVGA:comb_60.port2
VGA_G[6] <= mastermindVGA:comb_60.port2
VGA_G[7] <= mastermindVGA:comb_60.port2
VGA_B[0] <= mastermindVGA:comb_60.port3
VGA_B[1] <= mastermindVGA:comb_60.port3
VGA_B[2] <= mastermindVGA:comb_60.port3
VGA_B[3] <= mastermindVGA:comb_60.port3
VGA_B[4] <= mastermindVGA:comb_60.port3
VGA_B[5] <= mastermindVGA:comb_60.port3
VGA_B[6] <= mastermindVGA:comb_60.port3
VGA_B[7] <= mastermindVGA:comb_60.port3
VGA_BLANK_N <= mastermindVGA:comb_60.port4
VGA_CLK <= mastermindVGA:comb_60.port5
VGA_SYNC_N <= mastermindVGA:comb_60.port6
VGA_VS <= mastermindVGA:comb_60.port7
VGA_HS <= mastermindVGA:comb_60.port8


|ChipInterface|assertSingleCycle:ci
s => ns.B.DATAB
s => Selector1.IN2
s => Selector0.IN1
clock => cs~1.DATAIN
reset => cs~3.DATAIN
s_mod <= s_mod.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|assertSingleCycle:sg
s => ns.B.DATAB
s => Selector1.IN2
s => Selector0.IN1
clock => cs~1.DATAIN
reset => cs~3.DATAIN
s_mod <= s_mod.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|assertSingleCycle:lsn
s => ns.B.DATAB
s => Selector1.IN2
s => Selector0.IN1
clock => cs~1.DATAIN
reset => cs~3.DATAIN
s_mod <= s_mod.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc
HEX7[0] <= SevenSegmentDigit:H7.port1
HEX7[1] <= SevenSegmentDigit:H7.port1
HEX7[2] <= SevenSegmentDigit:H7.port1
HEX7[3] <= SevenSegmentDigit:H7.port1
HEX7[4] <= SevenSegmentDigit:H7.port1
HEX7[5] <= SevenSegmentDigit:H7.port1
HEX7[6] <= SevenSegmentDigit:H7.port1
HEX6[0] <= SevenSegmentDigit:H6.port1
HEX6[1] <= SevenSegmentDigit:H6.port1
HEX6[2] <= SevenSegmentDigit:H6.port1
HEX6[3] <= SevenSegmentDigit:H6.port1
HEX6[4] <= SevenSegmentDigit:H6.port1
HEX6[5] <= SevenSegmentDigit:H6.port1
HEX6[6] <= SevenSegmentDigit:H6.port1
HEX5[0] <= SevenSegmentDigit:H5.port1
HEX5[1] <= SevenSegmentDigit:H5.port1
HEX5[2] <= SevenSegmentDigit:H5.port1
HEX5[3] <= SevenSegmentDigit:H5.port1
HEX5[4] <= SevenSegmentDigit:H5.port1
HEX5[5] <= SevenSegmentDigit:H5.port1
HEX5[6] <= SevenSegmentDigit:H5.port1
HEX4[0] <= SevenSegmentDigit:H4.port1
HEX4[1] <= SevenSegmentDigit:H4.port1
HEX4[2] <= SevenSegmentDigit:H4.port1
HEX4[3] <= SevenSegmentDigit:H4.port1
HEX4[4] <= SevenSegmentDigit:H4.port1
HEX4[5] <= SevenSegmentDigit:H4.port1
HEX4[6] <= SevenSegmentDigit:H4.port1
HEX3[0] <= SevenSegmentDigit:H3.port1
HEX3[1] <= SevenSegmentDigit:H3.port1
HEX3[2] <= SevenSegmentDigit:H3.port1
HEX3[3] <= SevenSegmentDigit:H3.port1
HEX3[4] <= SevenSegmentDigit:H3.port1
HEX3[5] <= SevenSegmentDigit:H3.port1
HEX3[6] <= SevenSegmentDigit:H3.port1
HEX2[0] <= SevenSegmentDigit:H2.port1
HEX2[1] <= SevenSegmentDigit:H2.port1
HEX2[2] <= SevenSegmentDigit:H2.port1
HEX2[3] <= SevenSegmentDigit:H2.port1
HEX2[4] <= SevenSegmentDigit:H2.port1
HEX2[5] <= SevenSegmentDigit:H2.port1
HEX2[6] <= SevenSegmentDigit:H2.port1
HEX1[0] <= SevenSegmentDigit:H1.port1
HEX1[1] <= SevenSegmentDigit:H1.port1
HEX1[2] <= SevenSegmentDigit:H1.port1
HEX1[3] <= SevenSegmentDigit:H1.port1
HEX1[4] <= SevenSegmentDigit:H1.port1
HEX1[5] <= SevenSegmentDigit:H1.port1
HEX1[6] <= SevenSegmentDigit:H1.port1
HEX0[0] <= SevenSegmentDigit:H0.port1
HEX0[1] <= SevenSegmentDigit:H0.port1
HEX0[2] <= SevenSegmentDigit:H0.port1
HEX0[3] <= SevenSegmentDigit:H0.port1
HEX0[4] <= SevenSegmentDigit:H0.port1
HEX0[5] <= SevenSegmentDigit:H0.port1
HEX0[6] <= SevenSegmentDigit:H0.port1
BCD7[0] => BCD7[0].IN1
BCD7[1] => BCD7[1].IN1
BCD7[2] => BCD7[2].IN1
BCD7[3] => BCD7[3].IN1
BCD6[0] => BCD6[0].IN1
BCD6[1] => BCD6[1].IN1
BCD6[2] => BCD6[2].IN1
BCD6[3] => BCD6[3].IN1
BCD5[0] => BCD5[0].IN1
BCD5[1] => BCD5[1].IN1
BCD5[2] => BCD5[2].IN1
BCD5[3] => BCD5[3].IN1
BCD4[0] => BCD4[0].IN1
BCD4[1] => BCD4[1].IN1
BCD4[2] => BCD4[2].IN1
BCD4[3] => BCD4[3].IN1
BCD3[0] => BCD3[0].IN1
BCD3[1] => BCD3[1].IN1
BCD3[2] => BCD3[2].IN1
BCD3[3] => BCD3[3].IN1
BCD2[0] => BCD2[0].IN1
BCD2[1] => BCD2[1].IN1
BCD2[2] => BCD2[2].IN1
BCD2[3] => BCD2[3].IN1
BCD1[0] => BCD1[0].IN1
BCD1[1] => BCD1[1].IN1
BCD1[2] => BCD1[2].IN1
BCD1[3] => BCD1[3].IN1
BCD0[0] => BCD0[0].IN1
BCD0[1] => BCD0[1].IN1
BCD0[2] => BCD0[2].IN1
BCD0[3] => BCD0[3].IN1
turn_on[0] => _.IN1
turn_on[1] => _.IN1
turn_on[2] => _.IN1
turn_on[3] => _.IN1
turn_on[4] => _.IN1
turn_on[5] => _.IN1
turn_on[6] => _.IN1
turn_on[7] => _.IN1


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H7
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H7|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H6
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H6|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H5
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H5|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H4
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H4|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H3
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H3|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H2
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H2|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H1
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H1|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H0
bcd[0] => bcd[0].IN1
bcd[1] => bcd[1].IN1
bcd[2] => bcd[2].IN1
bcd[3] => bcd[3].IN1
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT
blank => segment.OUTPUTSELECT


|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:H0|BCDtoSevenSegment:b2ss
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g
CoinValue[0] => CoinValue[0].IN1
CoinValue[1] => CoinValue[1].IN1
CoinInserted => CoinInserted.IN1
StartGame => StartGame.IN2
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
GradeIt => GradeIt.IN1
LoadShape[0] => LoadShape[0].IN1
LoadShape[1] => LoadShape[1].IN1
LoadShape[2] => LoadShape[2].IN1
ShapeLocation[0] => ShapeLocation[0].IN1
ShapeLocation[1] => ShapeLocation[1].IN1
LoadShapeNow => LoadShapeNow.IN1
Znarly[0] <= allChecks:g3.port6
Znarly[1] <= allChecks:g3.port6
Znarly[2] <= allChecks:g3.port6
Znarly[3] <= allChecks:g3.port6
Zood[0] <= allChecks:g3.port7
Zood[1] <= allChecks:g3.port7
Zood[2] <= allChecks:g3.port7
Zood[3] <= allChecks:g3.port7
RoundNumber[0] <= allChecks:g3.port12
RoundNumber[1] <= allChecks:g3.port12
RoundNumber[2] <= allChecks:g3.port12
RoundNumber[3] <= allChecks:g3.port12
NumGames[0] <= coinAcceptor:g1.port6
NumGames[1] <= coinAcceptor:g1.port6
NumGames[2] <= coinAcceptor:g1.port6
NumGames[3] <= coinAcceptor:g1.port6
GameWon <= allChecks:g3.port8
roundDone <= allChecks:g3.port10
masterLoadedO <= masterLoadedO.DB_MAX_OUTPUT_PORT_TYPE
masterPattern[0] <= masterPattern[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[1] <= masterPattern[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[2] <= masterPattern[2].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[3] <= masterPattern[3].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[4] <= masterPattern[4].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[5] <= masterPattern[5].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[6] <= masterPattern[6].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[7] <= masterPattern[7].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[8] <= masterPattern[8].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[9] <= masterPattern[9].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[10] <= masterPattern[10].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[11] <= masterPattern[11].DB_MAX_OUTPUT_PORT_TYPE
validGuess <= allChecks:g3.port13
cs[0] <= game_fsm:g4.port9
cs[1] <= game_fsm:g4.port9
canStartGameO <= canStartGameO.DB_MAX_OUTPUT_PORT_TYPE
loadZZ <= allChecks:g3.port11
gameDone <= gameDone.DB_MAX_OUTPUT_PORT_TYPE
debugO <= game_fsm:g4.port8
clock => clock.IN4
reset => reset.IN2


|ChipInterface|game:g|coinAcceptor:g1
CoinValue[0] => CoinValue[0].IN1
CoinValue[1] => CoinValue[1].IN1
CoinInserted => CoinInserted.IN1
StartGame => StartGame.IN1
gameInProgress => load.IN0
clock => clock.IN2
reset => reset.IN2
NumGames[0] <= NumGames[0].DB_MAX_OUTPUT_PORT_TYPE
NumGames[1] <= NumGames[1].DB_MAX_OUTPUT_PORT_TYPE
NumGames[2] <= NumGames[2].DB_MAX_OUTPUT_PORT_TYPE
NumGames[3] <= NumGames[3].DB_MAX_OUTPUT_PORT_TYPE
canStartGame <= canStartGame.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|coinAcceptor:g1|adder:g1
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
Cin => Add1.IN10
Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|coinAcceptor:g1|register:g2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|coinAcceptor:g1|mux2to1:g3
l0[0] => Y.DATAA
l0[1] => Y.DATAA
l0[2] => Y.DATAA
l0[3] => Y.DATAA
l1[0] => Y.DATAB
l1[1] => Y.DATAB
l1[2] => Y.DATAB
l1[3] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|coinAcceptor:g1|subtractor:g4
A[0] => Add0.IN8
A[1] => Add0.IN7
A[2] => Add0.IN6
A[3] => Add0.IN5
B[0] => Add0.IN4
B[1] => Add0.IN3
B[2] => Add0.IN2
B[3] => Add0.IN1
en => Diff.OUTPUTSELECT
en => Diff.OUTPUTSELECT
en => Diff.OUTPUTSELECT
en => Diff.OUTPUTSELECT
Diff[0] <= Diff.DB_MAX_OUTPUT_PORT_TYPE
Diff[1] <= Diff.DB_MAX_OUTPUT_PORT_TYPE
Diff[2] <= Diff.DB_MAX_OUTPUT_PORT_TYPE
Diff[3] <= Diff.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|coinAcceptor:g1|coinAcceptor_fsm:g5
CoinValue[0] => Decoder0.IN1
CoinValue[0] => Selector1.IN3
CoinValue[0] => Selector2.IN3
CoinValue[0] => Selector3.IN3
CoinValue[0] => Selector0.IN3
CoinValue[1] => Decoder0.IN0
CoinInserted => cs.OUTPUTSELECT
CoinInserted => cs.OUTPUTSELECT
CoinInserted => cs.OUTPUTSELECT
CoinInserted => cs.OUTPUTSELECT
clock => cs~5.DATAIN
reset => cs~7.DATAIN
inc[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= <GND>
inc[3] <= <GND>


|ChipInterface|game:g|loadPattern:g2
LoadShape[0] => LoadShape[0].IN5
LoadShape[1] => LoadShape[1].IN5
LoadShape[2] => LoadShape[2].IN5
ShapeLocation[0] => ShapeLocation[0].IN1
ShapeLocation[1] => ShapeLocation[1].IN1
LoadShapeNow => LSN.IN1
clock => clock.IN4
reset => reset.IN4
startLoading => LSN.IN1
masterLoaded <= masterLoaded.DB_MAX_OUTPUT_PORT_TYPE
masterPattern[0] <= Q00[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[1] <= Q00[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[2] <= Q00[2].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[3] <= Q01[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[4] <= Q01[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[5] <= Q01[2].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[6] <= Q10[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[7] <= Q10[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[8] <= Q10[2].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[9] <= Q11[0].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[10] <= Q11[1].DB_MAX_OUTPUT_PORT_TYPE
masterPattern[11] <= Q11[2].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|comparator:g1
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|decoder:g2
I[0] => ShiftLeft0.IN6
I[1] => ShiftLeft0.IN5
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|register:g3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|register:g4
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|register:g5
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|register:g6
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|comparator:g7
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|comparator:g8
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|comparator:g9
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|loadPattern:g2|comparator:g10
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3
masterLoaded => gradeNow.IN0
GradeIt => gradeNow.IN1
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
masterPattern[0] => masterPattern[0].IN1
masterPattern[1] => masterPattern[1].IN1
masterPattern[2] => masterPattern[2].IN1
masterPattern[3] => masterPattern[3].IN1
masterPattern[4] => masterPattern[4].IN1
masterPattern[5] => masterPattern[5].IN1
masterPattern[6] => masterPattern[6].IN1
masterPattern[7] => masterPattern[7].IN1
masterPattern[8] => masterPattern[8].IN1
masterPattern[9] => masterPattern[9].IN1
masterPattern[10] => masterPattern[10].IN1
masterPattern[11] => masterPattern[11].IN1
clock => clock.IN2
reset => reset.IN2
Znarly[0] <= singleCheck:g1.port5
Znarly[1] <= singleCheck:g1.port5
Znarly[2] <= singleCheck:g1.port5
Znarly[3] <= singleCheck:g1.port5
Zood[0] <= singleCheck:g1.port6
Zood[1] <= singleCheck:g1.port6
Zood[2] <= singleCheck:g1.port6
Zood[3] <= singleCheck:g1.port6
GameWon <= singleCheck:g1.port7
GameOver <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
roundDone <= roundDone.DB_MAX_OUTPUT_PORT_TYPE
loadZZ <= singleCheck:g1.port9
RoundNumber[0] <= counter:g2.port5
RoundNumber[1] <= counter:g2.port5
RoundNumber[2] <= counter:g2.port5
RoundNumber[3] <= counter:g2.port5
validGuess <= singleCheck:g1.port10


|ChipInterface|game:g|allChecks:g3|singleCheck:g1
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
gradeNow => grade.IN1
clock => clock.IN6
reset => reset.IN3
masterPattern[0] => masterPattern[0].IN1
masterPattern[1] => masterPattern[1].IN1
masterPattern[2] => masterPattern[2].IN1
masterPattern[3] => masterPattern[3].IN1
masterPattern[4] => masterPattern[4].IN1
masterPattern[5] => masterPattern[5].IN1
masterPattern[6] => masterPattern[6].IN1
masterPattern[7] => masterPattern[7].IN1
masterPattern[8] => masterPattern[8].IN1
masterPattern[9] => masterPattern[9].IN1
masterPattern[10] => masterPattern[10].IN1
masterPattern[11] => masterPattern[11].IN1
Znarly[0] <= register:g5.port4
Znarly[1] <= register:g5.port4
Znarly[2] <= register:g5.port4
Znarly[3] <= register:g5.port4
Zood[0] <= Zood[0].DB_MAX_OUTPUT_PORT_TYPE
Zood[1] <= Zood[1].DB_MAX_OUTPUT_PORT_TYPE
Zood[2] <= Zood[2].DB_MAX_OUTPUT_PORT_TYPE
Zood[3] <= Zood[3].DB_MAX_OUTPUT_PORT_TYPE
GameWon <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
roundDone <= singleCheck_fsm:g8.port13
loadZZ <= singleCheck_fsm:g8.port14
validGuess <= validGuess.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|mux2to1:g1
l0[0] => Y.DATAA
l0[1] => Y.DATAA
l0[2] => Y.DATAA
l0[3] => Y.DATAA
l0[4] => Y.DATAA
l0[5] => Y.DATAA
l0[6] => Y.DATAA
l0[7] => Y.DATAA
l0[8] => Y.DATAA
l0[9] => Y.DATAA
l0[10] => Y.DATAA
l0[11] => Y.DATAA
l1[0] => Y.DATAB
l1[1] => Y.DATAB
l1[2] => Y.DATAB
l1[3] => Y.DATAB
l1[4] => Y.DATAB
l1[5] => Y.DATAB
l1[6] => Y.DATAB
l1[7] => Y.DATAB
l1[8] => Y.DATAB
l1[9] => Y.DATAB
l1[10] => Y.DATAB
l1[11] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|shiftRegister3BitsPIPO:g2
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|mux2to1:f1
l0[0] => Y.DATAA
l0[1] => Y.DATAA
l0[2] => Y.DATAA
l0[3] => Y.DATAA
l0[4] => Y.DATAA
l0[5] => Y.DATAA
l0[6] => Y.DATAA
l0[7] => Y.DATAA
l0[8] => Y.DATAA
l0[9] => Y.DATAA
l0[10] => Y.DATAA
l0[11] => Y.DATAA
l1[0] => Y.DATAB
l1[1] => Y.DATAB
l1[2] => Y.DATAB
l1[3] => Y.DATAB
l1[4] => Y.DATAB
l1[5] => Y.DATAB
l1[6] => Y.DATAB
l1[7] => Y.DATAB
l1[8] => Y.DATAB
l1[9] => Y.DATAB
l1[10] => Y.DATAB
l1[11] => Y.DATAB
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|register:f2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
clear => Q[4]~reg0.ACLR
clear => Q[5]~reg0.ACLR
clear => Q[6]~reg0.ACLR
clear => Q[7]~reg0.ACLR
clear => Q[8]~reg0.ACLR
clear => Q[9]~reg0.ACLR
clear => Q[10]~reg0.ACLR
clear => Q[11]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
masterPattern[0] => masterPattern[0].IN1
masterPattern[1] => masterPattern[1].IN1
masterPattern[2] => masterPattern[2].IN1
masterPattern[3] => masterPattern[3].IN1
masterPattern[4] => masterPattern[4].IN1
masterPattern[5] => masterPattern[5].IN1
masterPattern[6] => masterPattern[6].IN1
masterPattern[7] => masterPattern[7].IN1
masterPattern[8] => masterPattern[8].IN1
masterPattern[9] => masterPattern[9].IN1
masterPattern[10] => masterPattern[10].IN1
masterPattern[11] => masterPattern[11].IN1
newGuess[0] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[1] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[2] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[3] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[4] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[5] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[6] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[7] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[8] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[9] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[10] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newGuess[11] <= newGuess.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[0] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[1] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[2] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[3] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[4] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[5] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[6] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[7] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[8] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[9] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[10] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
newMasterPattern[11] <= newMasterPattern.DB_MAX_OUTPUT_PORT_TYPE
numMatched[0] <= adder:g6.port3
numMatched[1] <= adder:g6.port3
numMatched[2] <= adder:g6.port3
numMatched[3] <= adder:g6.port3


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|comparator:g1
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|comparator:g2
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|comparator:g3
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|comparator:g4
A[0] => LessThan0.IN3
A[0] => Equal0.IN2
A[0] => LessThan1.IN3
A[1] => LessThan0.IN2
A[1] => Equal0.IN1
A[1] => LessThan1.IN2
A[2] => LessThan0.IN1
A[2] => Equal0.IN0
A[2] => LessThan1.IN1
B[0] => LessThan0.IN6
B[0] => Equal0.IN5
B[0] => LessThan1.IN6
B[1] => LessThan0.IN5
B[1] => Equal0.IN4
B[1] => LessThan1.IN5
B[2] => LessThan0.IN4
B[2] => Equal0.IN3
B[2] => LessThan1.IN4
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|adder:g5
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
Cin => Add1.IN10
Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|samePositionCheck:g3|adder:g6
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
Cin => Add1.IN10
Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|counter:g4
D[0] => Q.DATAB
D[1] => Q.DATAB
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
en => always0.IN0
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
load => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|register:g5
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|adder:g6
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
Cin => Add1.IN10
Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|register:g7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|singleCheck:g1|singleCheck_fsm:g8
clock => cs~1.DATAIN
reset => cs~3.DATAIN
eq3 => ns.zzdone.DATAB
eq3 => Selector2.IN2
GradeIt => Selector1.IN2
GradeIt => Selector0.IN2
GradeIt => Selector0.IN3
loadGuess <= loadGuess.DB_MAX_OUTPUT_PORT_TYPE
loadInput <= loadInput.DB_MAX_OUTPUT_PORT_TYPE
clearZnarly <= clearZnarly.DB_MAX_OUTPUT_PORT_TYPE
clearZood <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
clearCounter <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
enZnarly <= enZnarly.DB_MAX_OUTPUT_PORT_TYPE
enZood <= enZood.DB_MAX_OUTPUT_PORT_TYPE
shiftGuess <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc <= inc.DB_MAX_OUTPUT_PORT_TYPE
roundDone <= roundDone.DB_MAX_OUTPUT_PORT_TYPE
loadZZ <= loadZZ.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|allChecks:g3|counter:g2
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clear => Q[0]~reg0.ACLR
clear => Q[1]~reg0.ACLR
clear => Q[2]~reg0.ACLR
clear => Q[3]~reg0.ACLR
en => always0.IN0
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
load => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|game:g|game_fsm:g4
clock => cs~1.DATAIN
reset => cs~3.DATAIN
canStartGame => Selector1.IN3
canStartGame => Selector0.IN1
masterLoaded => Selector2.IN3
masterLoaded => Selector1.IN1
gameDone => always0.IN0
gameDone => cs.OUTPUTSELECT
gameDone => cs.OUTPUTSELECT
gameDone => cs.OUTPUTSELECT
gameDone => cs.OUTPUTSELECT
gameDone => Selector3.IN3
gameDone => Selector2.IN1
StartGame => always0.IN1
StartGame => Selector0.IN3
StartGame => Selector3.IN2
canStartGameO <= canStartGameO.DB_MAX_OUTPUT_PORT_TYPE
masterLoadedO <= masterLoadedO.DB_MAX_OUTPUT_PORT_TYPE
debugO <= debugO.DB_MAX_OUTPUT_PORT_TYPE
cs_out[0] <= cs_out.DB_MAX_OUTPUT_PORT_TYPE
cs_out[1] <= cs_out.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60
CLOCK_50 => registerAZ:numGamesReg.clk
CLOCK_50 => memZood[0][0].CLK
CLOCK_50 => memZood[0][1].CLK
CLOCK_50 => memZood[0][2].CLK
CLOCK_50 => memZood[0][3].CLK
CLOCK_50 => memZood[1][0].CLK
CLOCK_50 => memZood[1][1].CLK
CLOCK_50 => memZood[1][2].CLK
CLOCK_50 => memZood[1][3].CLK
CLOCK_50 => memZood[2][0].CLK
CLOCK_50 => memZood[2][1].CLK
CLOCK_50 => memZood[2][2].CLK
CLOCK_50 => memZood[2][3].CLK
CLOCK_50 => memZood[3][0].CLK
CLOCK_50 => memZood[3][1].CLK
CLOCK_50 => memZood[3][2].CLK
CLOCK_50 => memZood[3][3].CLK
CLOCK_50 => memZood[4][0].CLK
CLOCK_50 => memZood[4][1].CLK
CLOCK_50 => memZood[4][2].CLK
CLOCK_50 => memZood[4][3].CLK
CLOCK_50 => memZood[5][0].CLK
CLOCK_50 => memZood[5][1].CLK
CLOCK_50 => memZood[5][2].CLK
CLOCK_50 => memZood[5][3].CLK
CLOCK_50 => memZood[6][0].CLK
CLOCK_50 => memZood[6][1].CLK
CLOCK_50 => memZood[6][2].CLK
CLOCK_50 => memZood[6][3].CLK
CLOCK_50 => memZood[7][0].CLK
CLOCK_50 => memZood[7][1].CLK
CLOCK_50 => memZood[7][2].CLK
CLOCK_50 => memZood[7][3].CLK
CLOCK_50 => memZnarly[0][0].CLK
CLOCK_50 => memZnarly[0][1].CLK
CLOCK_50 => memZnarly[0][2].CLK
CLOCK_50 => memZnarly[0][3].CLK
CLOCK_50 => memZnarly[1][0].CLK
CLOCK_50 => memZnarly[1][1].CLK
CLOCK_50 => memZnarly[1][2].CLK
CLOCK_50 => memZnarly[1][3].CLK
CLOCK_50 => memZnarly[2][0].CLK
CLOCK_50 => memZnarly[2][1].CLK
CLOCK_50 => memZnarly[2][2].CLK
CLOCK_50 => memZnarly[2][3].CLK
CLOCK_50 => memZnarly[3][0].CLK
CLOCK_50 => memZnarly[3][1].CLK
CLOCK_50 => memZnarly[3][2].CLK
CLOCK_50 => memZnarly[3][3].CLK
CLOCK_50 => memZnarly[4][0].CLK
CLOCK_50 => memZnarly[4][1].CLK
CLOCK_50 => memZnarly[4][2].CLK
CLOCK_50 => memZnarly[4][3].CLK
CLOCK_50 => memZnarly[5][0].CLK
CLOCK_50 => memZnarly[5][1].CLK
CLOCK_50 => memZnarly[5][2].CLK
CLOCK_50 => memZnarly[5][3].CLK
CLOCK_50 => memZnarly[6][0].CLK
CLOCK_50 => memZnarly[6][1].CLK
CLOCK_50 => memZnarly[6][2].CLK
CLOCK_50 => memZnarly[6][3].CLK
CLOCK_50 => memZnarly[7][0].CLK
CLOCK_50 => memZnarly[7][1].CLK
CLOCK_50 => memZnarly[7][2].CLK
CLOCK_50 => memZnarly[7][3].CLK
CLOCK_50 => memGuess[0][0][0].CLK
CLOCK_50 => memGuess[0][0][1].CLK
CLOCK_50 => memGuess[0][0][2].CLK
CLOCK_50 => memGuess[0][1][0].CLK
CLOCK_50 => memGuess[0][1][1].CLK
CLOCK_50 => memGuess[0][1][2].CLK
CLOCK_50 => memGuess[0][2][0].CLK
CLOCK_50 => memGuess[0][2][1].CLK
CLOCK_50 => memGuess[0][2][2].CLK
CLOCK_50 => memGuess[0][3][0].CLK
CLOCK_50 => memGuess[0][3][1].CLK
CLOCK_50 => memGuess[0][3][2].CLK
CLOCK_50 => memGuess[1][0][0].CLK
CLOCK_50 => memGuess[1][0][1].CLK
CLOCK_50 => memGuess[1][0][2].CLK
CLOCK_50 => memGuess[1][1][0].CLK
CLOCK_50 => memGuess[1][1][1].CLK
CLOCK_50 => memGuess[1][1][2].CLK
CLOCK_50 => memGuess[1][2][0].CLK
CLOCK_50 => memGuess[1][2][1].CLK
CLOCK_50 => memGuess[1][2][2].CLK
CLOCK_50 => memGuess[1][3][0].CLK
CLOCK_50 => memGuess[1][3][1].CLK
CLOCK_50 => memGuess[1][3][2].CLK
CLOCK_50 => memGuess[2][0][0].CLK
CLOCK_50 => memGuess[2][0][1].CLK
CLOCK_50 => memGuess[2][0][2].CLK
CLOCK_50 => memGuess[2][1][0].CLK
CLOCK_50 => memGuess[2][1][1].CLK
CLOCK_50 => memGuess[2][1][2].CLK
CLOCK_50 => memGuess[2][2][0].CLK
CLOCK_50 => memGuess[2][2][1].CLK
CLOCK_50 => memGuess[2][2][2].CLK
CLOCK_50 => memGuess[2][3][0].CLK
CLOCK_50 => memGuess[2][3][1].CLK
CLOCK_50 => memGuess[2][3][2].CLK
CLOCK_50 => memGuess[3][0][0].CLK
CLOCK_50 => memGuess[3][0][1].CLK
CLOCK_50 => memGuess[3][0][2].CLK
CLOCK_50 => memGuess[3][1][0].CLK
CLOCK_50 => memGuess[3][1][1].CLK
CLOCK_50 => memGuess[3][1][2].CLK
CLOCK_50 => memGuess[3][2][0].CLK
CLOCK_50 => memGuess[3][2][1].CLK
CLOCK_50 => memGuess[3][2][2].CLK
CLOCK_50 => memGuess[3][3][0].CLK
CLOCK_50 => memGuess[3][3][1].CLK
CLOCK_50 => memGuess[3][3][2].CLK
CLOCK_50 => memGuess[4][0][0].CLK
CLOCK_50 => memGuess[4][0][1].CLK
CLOCK_50 => memGuess[4][0][2].CLK
CLOCK_50 => memGuess[4][1][0].CLK
CLOCK_50 => memGuess[4][1][1].CLK
CLOCK_50 => memGuess[4][1][2].CLK
CLOCK_50 => memGuess[4][2][0].CLK
CLOCK_50 => memGuess[4][2][1].CLK
CLOCK_50 => memGuess[4][2][2].CLK
CLOCK_50 => memGuess[4][3][0].CLK
CLOCK_50 => memGuess[4][3][1].CLK
CLOCK_50 => memGuess[4][3][2].CLK
CLOCK_50 => memGuess[5][0][0].CLK
CLOCK_50 => memGuess[5][0][1].CLK
CLOCK_50 => memGuess[5][0][2].CLK
CLOCK_50 => memGuess[5][1][0].CLK
CLOCK_50 => memGuess[5][1][1].CLK
CLOCK_50 => memGuess[5][1][2].CLK
CLOCK_50 => memGuess[5][2][0].CLK
CLOCK_50 => memGuess[5][2][1].CLK
CLOCK_50 => memGuess[5][2][2].CLK
CLOCK_50 => memGuess[5][3][0].CLK
CLOCK_50 => memGuess[5][3][1].CLK
CLOCK_50 => memGuess[5][3][2].CLK
CLOCK_50 => memGuess[6][0][0].CLK
CLOCK_50 => memGuess[6][0][1].CLK
CLOCK_50 => memGuess[6][0][2].CLK
CLOCK_50 => memGuess[6][1][0].CLK
CLOCK_50 => memGuess[6][1][1].CLK
CLOCK_50 => memGuess[6][1][2].CLK
CLOCK_50 => memGuess[6][2][0].CLK
CLOCK_50 => memGuess[6][2][1].CLK
CLOCK_50 => memGuess[6][2][2].CLK
CLOCK_50 => memGuess[6][3][0].CLK
CLOCK_50 => memGuess[6][3][1].CLK
CLOCK_50 => memGuess[6][3][2].CLK
CLOCK_50 => memGuess[7][0][0].CLK
CLOCK_50 => memGuess[7][0][1].CLK
CLOCK_50 => memGuess[7][0][2].CLK
CLOCK_50 => memGuess[7][1][0].CLK
CLOCK_50 => memGuess[7][1][1].CLK
CLOCK_50 => memGuess[7][1][2].CLK
CLOCK_50 => memGuess[7][2][0].CLK
CLOCK_50 => memGuess[7][2][1].CLK
CLOCK_50 => memGuess[7][2][2].CLK
CLOCK_50 => memGuess[7][3][0].CLK
CLOCK_50 => memGuess[7][3][1].CLK
CLOCK_50 => memGuess[7][3][2].CLK
CLOCK_50 => vga:vgaCounter.CLOCK_50
CLOCK_50 => VGA_CLK.DATAIN
VGA_R[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= vga:vgaCounter.blank
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_VS <= vga:vgaCounter.VS
VGA_HS <= vga:vgaCounter.HS
numGames[0] => registerAZ:numGamesReg.D[0]
numGames[1] => registerAZ:numGamesReg.D[1]
numGames[2] => registerAZ:numGamesReg.D[2]
numGames[3] => registerAZ:numGamesReg.D[3]
loadNumGames => registerAZ:numGamesReg.en
roundNumber[0] => Decoder0.IN2
roundNumber[1] => Decoder0.IN1
roundNumber[2] => Decoder0.IN0
roundNumber[3] => LessThan0.IN2
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
clearGame => registerAZ:numGamesReg.clr
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
masterPattern[0] => Mux2.IN3
masterPattern[1] => Mux1.IN3
masterPattern[2] => Mux0.IN3
masterPattern[3] => Mux2.IN2
masterPattern[4] => Mux1.IN2
masterPattern[5] => Mux0.IN2
masterPattern[6] => Mux2.IN1
masterPattern[7] => Mux1.IN1
masterPattern[8] => Mux0.IN1
masterPattern[9] => Mux2.IN0
masterPattern[10] => Mux1.IN0
masterPattern[11] => Mux0.IN0
displayMasterPattern => always2.IN1
reset => vga:vgaCounter.reset
reset => registerAZ:numGamesReg.reset
reset => memZood[0][0].ACLR
reset => memZood[0][1].ACLR
reset => memZood[0][2].ACLR
reset => memZood[0][3].ACLR
reset => memZood[1][0].ACLR
reset => memZood[1][1].ACLR
reset => memZood[1][2].ACLR
reset => memZood[1][3].ACLR
reset => memZood[2][0].ACLR
reset => memZood[2][1].ACLR
reset => memZood[2][2].ACLR
reset => memZood[2][3].ACLR
reset => memZood[3][0].ACLR
reset => memZood[3][1].ACLR
reset => memZood[3][2].ACLR
reset => memZood[3][3].ACLR
reset => memZood[4][0].ACLR
reset => memZood[4][1].ACLR
reset => memZood[4][2].ACLR
reset => memZood[4][3].ACLR
reset => memZood[5][0].ACLR
reset => memZood[5][1].ACLR
reset => memZood[5][2].ACLR
reset => memZood[5][3].ACLR
reset => memZood[6][0].ACLR
reset => memZood[6][1].ACLR
reset => memZood[6][2].ACLR
reset => memZood[6][3].ACLR
reset => memZood[7][0].ACLR
reset => memZood[7][1].ACLR
reset => memZood[7][2].ACLR
reset => memZood[7][3].ACLR
reset => memZnarly[0][0].ACLR
reset => memZnarly[0][1].ACLR
reset => memZnarly[0][2].ACLR
reset => memZnarly[0][3].ACLR
reset => memZnarly[1][0].ACLR
reset => memZnarly[1][1].ACLR
reset => memZnarly[1][2].ACLR
reset => memZnarly[1][3].ACLR
reset => memZnarly[2][0].ACLR
reset => memZnarly[2][1].ACLR
reset => memZnarly[2][2].ACLR
reset => memZnarly[2][3].ACLR
reset => memZnarly[3][0].ACLR
reset => memZnarly[3][1].ACLR
reset => memZnarly[3][2].ACLR
reset => memZnarly[3][3].ACLR
reset => memZnarly[4][0].ACLR
reset => memZnarly[4][1].ACLR
reset => memZnarly[4][2].ACLR
reset => memZnarly[4][3].ACLR
reset => memZnarly[5][0].ACLR
reset => memZnarly[5][1].ACLR
reset => memZnarly[5][2].ACLR
reset => memZnarly[5][3].ACLR
reset => memZnarly[6][0].ACLR
reset => memZnarly[6][1].ACLR
reset => memZnarly[6][2].ACLR
reset => memZnarly[6][3].ACLR
reset => memZnarly[7][0].ACLR
reset => memZnarly[7][1].ACLR
reset => memZnarly[7][2].ACLR
reset => memZnarly[7][3].ACLR
reset => memGuess[0][0][0].ACLR
reset => memGuess[0][0][1].ACLR
reset => memGuess[0][0][2].ACLR
reset => memGuess[0][1][0].ACLR
reset => memGuess[0][1][1].ACLR
reset => memGuess[0][1][2].ACLR
reset => memGuess[0][2][0].ACLR
reset => memGuess[0][2][1].ACLR
reset => memGuess[0][2][2].ACLR
reset => memGuess[0][3][0].ACLR
reset => memGuess[0][3][1].ACLR
reset => memGuess[0][3][2].ACLR
reset => memGuess[1][0][0].ACLR
reset => memGuess[1][0][1].ACLR
reset => memGuess[1][0][2].ACLR
reset => memGuess[1][1][0].ACLR
reset => memGuess[1][1][1].ACLR
reset => memGuess[1][1][2].ACLR
reset => memGuess[1][2][0].ACLR
reset => memGuess[1][2][1].ACLR
reset => memGuess[1][2][2].ACLR
reset => memGuess[1][3][0].ACLR
reset => memGuess[1][3][1].ACLR
reset => memGuess[1][3][2].ACLR
reset => memGuess[2][0][0].ACLR
reset => memGuess[2][0][1].ACLR
reset => memGuess[2][0][2].ACLR
reset => memGuess[2][1][0].ACLR
reset => memGuess[2][1][1].ACLR
reset => memGuess[2][1][2].ACLR
reset => memGuess[2][2][0].ACLR
reset => memGuess[2][2][1].ACLR
reset => memGuess[2][2][2].ACLR
reset => memGuess[2][3][0].ACLR
reset => memGuess[2][3][1].ACLR
reset => memGuess[2][3][2].ACLR
reset => memGuess[3][0][0].ACLR
reset => memGuess[3][0][1].ACLR
reset => memGuess[3][0][2].ACLR
reset => memGuess[3][1][0].ACLR
reset => memGuess[3][1][1].ACLR
reset => memGuess[3][1][2].ACLR
reset => memGuess[3][2][0].ACLR
reset => memGuess[3][2][1].ACLR
reset => memGuess[3][2][2].ACLR
reset => memGuess[3][3][0].ACLR
reset => memGuess[3][3][1].ACLR
reset => memGuess[3][3][2].ACLR
reset => memGuess[4][0][0].ACLR
reset => memGuess[4][0][1].ACLR
reset => memGuess[4][0][2].ACLR
reset => memGuess[4][1][0].ACLR
reset => memGuess[4][1][1].ACLR
reset => memGuess[4][1][2].ACLR
reset => memGuess[4][2][0].ACLR
reset => memGuess[4][2][1].ACLR
reset => memGuess[4][2][2].ACLR
reset => memGuess[4][3][0].ACLR
reset => memGuess[4][3][1].ACLR
reset => memGuess[4][3][2].ACLR
reset => memGuess[5][0][0].ACLR
reset => memGuess[5][0][1].ACLR
reset => memGuess[5][0][2].ACLR
reset => memGuess[5][1][0].ACLR
reset => memGuess[5][1][1].ACLR
reset => memGuess[5][1][2].ACLR
reset => memGuess[5][2][0].ACLR
reset => memGuess[5][2][1].ACLR
reset => memGuess[5][2][2].ACLR
reset => memGuess[5][3][0].ACLR
reset => memGuess[5][3][1].ACLR
reset => memGuess[5][3][2].ACLR
reset => memGuess[6][0][0].ACLR
reset => memGuess[6][0][1].ACLR
reset => memGuess[6][0][2].ACLR
reset => memGuess[6][1][0].ACLR
reset => memGuess[6][1][1].ACLR
reset => memGuess[6][1][2].ACLR
reset => memGuess[6][2][0].ACLR
reset => memGuess[6][2][1].ACLR
reset => memGuess[6][2][2].ACLR
reset => memGuess[6][3][0].ACLR
reset => memGuess[6][3][1].ACLR
reset => memGuess[6][3][2].ACLR
reset => memGuess[7][0][0].ACLR
reset => memGuess[7][0][1].ACLR
reset => memGuess[7][0][2].ACLR
reset => memGuess[7][1][0].ACLR
reset => memGuess[7][1][1].ACLR
reset => memGuess[7][1][2].ACLR
reset => memGuess[7][2][0].ACLR
reset => memGuess[7][2][1].ACLR
reset => memGuess[7][2][2].ACLR
reset => memGuess[7][3][0].ACLR
reset => memGuess[7][3][1].ACLR
reset => memGuess[7][3][2].ACLR


|ChipInterface|mastermindVGA:comb_60|vga:vgaCounter
row[0] <= simple_counter:row_counter.Q
row[1] <= simple_counter:row_counter.Q
row[2] <= simple_counter:row_counter.Q
row[3] <= simple_counter:row_counter.Q
row[4] <= simple_counter:row_counter.Q
row[5] <= simple_counter:row_counter.Q
row[6] <= simple_counter:row_counter.Q
row[7] <= simple_counter:row_counter.Q
row[8] <= simple_counter:row_counter.Q
row[9] <= simple_counter:row_counter.Q
col[0] <= simple_counter:col_counter.Q
col[1] <= simple_counter:col_counter.Q
col[2] <= simple_counter:col_counter.Q
col[3] <= simple_counter:col_counter.Q
col[4] <= simple_counter:col_counter.Q
col[5] <= simple_counter:col_counter.Q
col[6] <= simple_counter:col_counter.Q
col[7] <= simple_counter:col_counter.Q
col[8] <= simple_counter:col_counter.Q
col[9] <= simple_counter:col_counter.Q
HS <= HS.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2


|ChipInterface|mastermindVGA:comb_60|vga:vgaCounter|simple_counter:row_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR


|ChipInterface|mastermindVGA:comb_60|vga:vgaCounter|simple_counter:col_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR


|ChipInterface|mastermindVGA:comb_60|registerAZ:numGamesReg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR


|ChipInterface|mastermindVGA:comb_60|range_check:gameFieldX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|range_check:gameFieldY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer
inNum <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN7
x[1] => x[1].IN7
x[2] => x[2].IN7
x[3] => x[3].IN7
x[4] => x[4].IN7
x[5] => x[5].IN7
x[6] => x[6].IN7
x[7] => x[7].IN7
x[8] => x[8].IN7
x[9] => x[9].IN7
y[0] => y[0].IN7
y[1] => y[1].IN7
y[2] => y[2].IN7
y[3] => y[3].IN7
y[4] => y[4].IN7
y[5] => y[5].IN7
y[6] => y[6].IN7
y[7] => y[7].IN7
y[8] => y[8].IN7
y[9] => y[9].IN7
posX[0] => posX[0].IN7
posX[1] => posX[1].IN2
posX[2] => Add0.IN17
posX[2] => Add3.IN16
posX[2] => Add6.IN16
posX[2] => Add9.IN17
posX[2] => Add12.IN17
posX[2] => Add15.IN17
posX[2] => Add17.IN17
posX[3] => Add0.IN16
posX[3] => Add3.IN15
posX[3] => Add6.IN15
posX[3] => Add9.IN16
posX[3] => Add12.IN16
posX[3] => Add15.IN16
posX[3] => Add17.IN16
posX[4] => Add0.IN15
posX[4] => Add3.IN14
posX[4] => Add6.IN14
posX[4] => Add9.IN15
posX[4] => Add12.IN15
posX[4] => Add15.IN15
posX[4] => Add17.IN15
posX[5] => Add0.IN14
posX[5] => Add2.IN10
posX[5] => Add5.IN10
posX[5] => Add9.IN14
posX[5] => Add12.IN14
posX[5] => Add15.IN14
posX[5] => Add17.IN14
posX[6] => Add0.IN13
posX[6] => Add2.IN9
posX[6] => Add5.IN9
posX[6] => Add9.IN13
posX[6] => Add12.IN13
posX[6] => Add15.IN13
posX[6] => Add17.IN13
posX[7] => Add0.IN12
posX[7] => Add2.IN8
posX[7] => Add5.IN8
posX[7] => Add9.IN12
posX[7] => Add12.IN12
posX[7] => Add15.IN12
posX[7] => Add17.IN12
posX[8] => Add0.IN11
posX[8] => Add2.IN7
posX[8] => Add5.IN7
posX[8] => Add9.IN11
posX[8] => Add12.IN11
posX[8] => Add15.IN11
posX[8] => Add17.IN11
posX[9] => Add0.IN10
posX[9] => Add2.IN6
posX[9] => Add5.IN6
posX[9] => Add9.IN10
posX[9] => Add12.IN10
posX[9] => Add15.IN10
posX[9] => Add17.IN10
posY[0] => posY[0].IN4
posY[1] => posY[1].IN1
posY[2] => Add1.IN17
posY[2] => Add4.IN17
posY[2] => Add7.IN17
posY[2] => Add11.IN16
posY[2] => Add13.IN17
posY[2] => Add16.IN17
posY[2] => Add18.IN18
posY[3] => Add1.IN16
posY[3] => Add4.IN16
posY[3] => Add7.IN16
posY[3] => Add11.IN15
posY[3] => Add13.IN16
posY[3] => Add16.IN16
posY[3] => Add18.IN17
posY[4] => Add1.IN15
posY[4] => Add4.IN15
posY[4] => Add7.IN15
posY[4] => Add11.IN14
posY[4] => Add13.IN15
posY[4] => Add16.IN15
posY[4] => Add18.IN16
posY[5] => Add1.IN14
posY[5] => Add4.IN14
posY[5] => Add7.IN14
posY[5] => Add10.IN10
posY[5] => Add13.IN14
posY[5] => Add16.IN14
posY[5] => Add18.IN15
posY[6] => Add1.IN13
posY[6] => Add4.IN13
posY[6] => Add7.IN13
posY[6] => Add10.IN9
posY[6] => Add13.IN13
posY[6] => Add16.IN13
posY[6] => Add18.IN14
posY[7] => Add1.IN12
posY[7] => Add4.IN12
posY[7] => Add7.IN12
posY[7] => Add10.IN8
posY[7] => Add13.IN12
posY[7] => Add16.IN12
posY[7] => Add18.IN13
posY[8] => Add1.IN11
posY[8] => Add4.IN11
posY[8] => Add7.IN11
posY[8] => Add10.IN7
posY[8] => Add13.IN11
posY[8] => Add16.IN11
posY[8] => Add18.IN12
posY[9] => Add1.IN10
posY[9] => Add4.IN10
posY[9] => Add7.IN10
posY[9] => Add10.IN6
posY[9] => Add13.IN10
posY[9] => Add16.IN10
posY[9] => Add18.IN11
value[0] => Mux0.IN10
value[1] => Mux0.IN9
value[2] => Mux0.IN8


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckX6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawNumber:numDrawer|offset_check:segCheckY6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer
color[0] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN3
x[1] => x[1].IN3
x[2] => x[2].IN3
x[3] => x[3].IN3
x[4] => x[4].IN3
x[5] => x[5].IN3
x[6] => x[6].IN3
x[7] => x[7].IN3
x[8] => x[8].IN3
x[9] => x[9].IN3
y[0] => y[0].IN3
y[1] => y[1].IN3
y[2] => y[2].IN3
y[3] => y[3].IN3
y[4] => y[4].IN3
y[5] => y[5].IN3
y[6] => y[6].IN3
y[7] => y[7].IN3
y[8] => y[8].IN3
y[9] => y[9].IN3
posX[0] => posX[0].IN2
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN2
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2
shape[0] => Equal0.IN2
shape[0] => Equal1.IN0
shape[0] => Equal2.IN1
shape[0] => Equal3.IN1
shape[0] => Equal4.IN2
shape[0] => Equal5.IN2
shape[1] => Equal0.IN0
shape[1] => Equal1.IN2
shape[1] => Equal2.IN0
shape[1] => Equal3.IN2
shape[1] => Equal4.IN1
shape[1] => Equal5.IN1
shape[2] => Equal0.IN1
shape[2] => Equal1.IN1
shape[2] => Equal2.IN2
shape[2] => Equal3.IN0
shape[2] => Equal4.IN0
shape[2] => Equal5.IN0


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:squareCheckX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:squareCheckY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:topStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:bottomStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:leftStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawShape:shapeDrawer|offset_check:rightStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer
color[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= color.DB_MAX_OUTPUT_PORT_TYPE
znarly[0] => LessThan0.IN8
znarly[0] => LessThan2.IN8
znarly[0] => LessThan4.IN8
znarly[0] => LessThan6.IN8
znarly[1] => LessThan0.IN7
znarly[1] => LessThan2.IN7
znarly[1] => LessThan4.IN7
znarly[1] => LessThan6.IN7
znarly[2] => LessThan0.IN6
znarly[2] => LessThan2.IN6
znarly[2] => LessThan4.IN6
znarly[2] => LessThan6.IN6
znarly[3] => LessThan0.IN5
znarly[3] => LessThan2.IN5
znarly[3] => LessThan4.IN5
znarly[3] => LessThan6.IN5
zood[0] => LessThan1.IN8
zood[0] => LessThan3.IN8
zood[0] => LessThan5.IN8
zood[0] => LessThan7.IN8
zood[1] => LessThan1.IN7
zood[1] => LessThan3.IN7
zood[1] => LessThan5.IN7
zood[1] => LessThan7.IN7
zood[2] => LessThan1.IN6
zood[2] => LessThan3.IN6
zood[2] => LessThan5.IN6
zood[2] => LessThan7.IN6
zood[3] => LessThan1.IN5
zood[3] => LessThan3.IN5
zood[3] => LessThan5.IN5
zood[3] => LessThan7.IN5
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
posX[0] => posX[0].IN4
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN4
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|mastermindVGA:comb_60|drawZnarlyZood:zzDrawer|offset_check:squareCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


