{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618843422160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618843422162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 09:43:40 2021 " "Processing started: Mon Apr 19 09:43:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618843422162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843422162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843422162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618843422985 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1618843422985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rom_in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rom_in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_IN_TB " "Found entity 1: ROM_IN_TB" {  } { { "Source/ROM_IN_TB.v" "" { Text "D:/FFT/Source/ROM_IN_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618843441826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843441826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rom_in.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rom_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_IN " "Found entity 1: ROM_IN" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618843441830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843441830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fff_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/fff_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFF_TOP " "Found entity 1: FFF_TOP" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618843441834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843441834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter_with_parameter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter_with_parameter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_With_Parameter " "Found entity 1: Counter_With_Parameter" {  } { { "Source/Counter_With_Parameter.v" "" { Text "D:/FFT/Source/Counter_With_Parameter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618843441839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843441839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/binary_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/binary_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "Source/binary_counter.v" "" { Text "D:/FFT/Source/binary_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618843441842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843441842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFF_TOP " "Elaborating entity \"FFF_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618843441948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_IN ROM_IN:rom_1 " "Elaborating entity \"ROM_IN\" for hierarchy \"ROM_IN:rom_1\"" {  } { { "Source/FFF_TOP.v" "rom_1" { Text "D:/FFT/Source/FFF_TOP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618843441960 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "ROM_IN.v(13) " "Verilog HDL error at ROM_IN.v(13): constant value overflow" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 13 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1618843441968 "|FFF_TOP|ROM_IN:rom_1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 -1 0 ROM_IN.v(25) " "Verilog HDL warning at ROM_IN.v(25): number of words (10) in memory file does not match the number of elements in the address range \[-1:0\]" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1618843441971 "|FFF_TOP|ROM_IN:rom_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM_IN.v(13) " "Net \"rom.data_a\" at ROM_IN.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618843441975 "|FFF_TOP|ROM_IN:rom_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 ROM_IN.v(13) " "Net \"rom.waddr_a\[0\]\" at ROM_IN.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618843441975 "|FFF_TOP|ROM_IN:rom_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM_IN.v(13) " "Net \"rom.we_a\" at ROM_IN.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Source/ROM_IN.v" "" { Text "D:/FFT/Source/ROM_IN.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618843441975 "|FFF_TOP|ROM_IN:rom_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter binary_counter:counter " "Elaborating entity \"binary_counter\" for hierarchy \"binary_counter:counter\"" {  } { { "Source/FFF_TOP.v" "counter" { Text "D:/FFT/Source/FFF_TOP.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618843442008 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_IN:rom_1\|rom " "RAM logic \"ROM_IN:rom_1\|rom\" is uninferred due to inappropriate RAM size" {  } { { "Source/ROM_IN.v" "rom" { Text "D:/FFT/Source/ROM_IN.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1618843442432 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1618843442432 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618843442726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] VCC " "Pin \"q\[0\]\" is stuck at VCC" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] VCC " "Pin \"q\[1\]\" is stuck at VCC" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] VCC " "Pin \"q\[9\]\" is stuck at VCC" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] GND " "Pin \"q\[23\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[24\] GND " "Pin \"q\[24\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[25\] GND " "Pin \"q\[25\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[26\] GND " "Pin \"q\[26\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[27\] GND " "Pin \"q\[27\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[28\] GND " "Pin \"q\[28\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[29\] GND " "Pin \"q\[29\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[30\] GND " "Pin \"q\[30\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[31\] GND " "Pin \"q\[31\]\" is stuck at GND" {  } { { "Source/FFF_TOP.v" "" { Text "D:/FFT/Source/FFF_TOP.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618843442752 "|FFF_TOP|q[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618843442752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618843442907 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618843443547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618843443833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618843443833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618843443984 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618843443984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618843443984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618843443984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618843444009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 09:44:04 2021 " "Processing ended: Mon Apr 19 09:44:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618843444009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618843444009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618843444009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618843444009 ""}
