#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 11:06:11 2020
# Process ID: 13252
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 730.148 ; gain = 173.797
open_example_project -force -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/examps [get_ips  axi_cdma_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_cdma_0'...
open_example_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 745.359 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 11:14:45 2020...
