<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7_MIPS_Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_tester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_tester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481340086" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481340086" xil_pn:in_ck="9168671504878257459" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AND_32.v"/>
      <outfile xil_pn:name="Adder_32.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Mux8to1_32bit.v"/>
      <outfile xil_pn:name="OR_32.v"/>
      <outfile xil_pn:name="RCA8.v"/>
      <outfile xil_pn:name="SetLessThan_32.v"/>
      <outfile xil_pn:name="Subtracter_32.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="flopr.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="maindec.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux2_32.v"/>
      <outfile xil_pn:name="mux2_5.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="s12.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tester.v"/>
    </transform>
    <transform xil_pn:end_ts="1481340086" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2588533574145368096" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481340086" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2766250111700834612" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481340086" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9157261887502783703" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481340086" xil_pn:in_ck="9168671504878257459" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AND_32.v"/>
      <outfile xil_pn:name="Adder_32.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Mux8to1_32bit.v"/>
      <outfile xil_pn:name="OR_32.v"/>
      <outfile xil_pn:name="RCA8.v"/>
      <outfile xil_pn:name="SetLessThan_32.v"/>
      <outfile xil_pn:name="Subtracter_32.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="flopr.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="maindec.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux2_32.v"/>
      <outfile xil_pn:name="mux2_5.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="s12.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tester.v"/>
    </transform>
    <transform xil_pn:end_ts="1481340089" xil_pn:in_ck="9168671504878257459" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6758113415496448208" xil_pn:start_ts="1481340086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tester_beh.prj"/>
      <outfile xil_pn:name="top_tester_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481340089" xil_pn:in_ck="-6289239767582530184" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1517584216316517427" xil_pn:start_ts="1481340089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tester_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8540259092671564662" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9157261887502783703" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481321766" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8483441283046382687" xil_pn:start_ts="1481321766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481339850" xil_pn:in_ck="9168671504878257459" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1758464098038169311" xil_pn:start_ts="1481339806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_tester_beh.prj"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
