{"vcs1":{"timestamp_begin":1677540314.644415794, "rt":0.12, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677540314.346261590}
{"VCS_COMP_START_TIME": 1677540314.346261590}
{"VCS_COMP_END_TIME": 1677540314.801629134}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
