Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:29:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_hilb/fir_hilb_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 SharedReg_instance/Y_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.035ns (32.374%)  route 2.162ns (67.626%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 6.644 - 4.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.167ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.977ns (routing 1.060ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2138, routed)        2.380     3.338    SharedReg_instance/clk_IBUF_BUFG
    SLICE_X118Y368       FDCE                                         r  SharedReg_instance/Y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y368       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.414 r  SharedReg_instance/Y_reg[21]/Q
                         net (fo=5, routed)           0.540     3.954    SharedReg_instance/Q[21]
    SLICE_X120Y344       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     4.050 r  SharedReg_instance/geqOp_carry__0_i_14/O
                         net (fo=1, routed)           0.010     4.060    Subtract_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X120Y344       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.215 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.241    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X120Y345       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.293 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.359     4.652    SharedReg_instance/CO[0]
    SLICE_X119Y346       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     4.748 f  SharedReg_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.143     4.891    SharedReg_instance/Subtract_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X119Y344       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.040 f  SharedReg_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.170     5.210    SharedReg_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X117Y344       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.260 r  SharedReg_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.312     5.572    Delay12No_instance/Y_reg[23]_0
    SLICE_X119Y346       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.661 r  Delay12No_instance/shiftedFracY_d1[39]_i_2/O
                         net (fo=4, routed)           0.168     5.829    Delay12No_instance/Subtract_impl_instance/level2[16]
    SLICE_X117Y347       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.978 r  Delay12No_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.386     6.364    SharedReg_instance/Y_reg[26]_0[8]
    SLICE_X116Y347       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     6.487 r  SharedReg_instance/shiftedFracY_d1[15]_i_1/O
                         net (fo=1, routed)           0.048     6.535    Subtract_impl_instance/FPAddSubOp_instance/D[4]
    SLICE_X116Y347       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2138, routed)        1.977     6.644    Subtract_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X116Y347       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.398     7.042    
                         clock uncertainty           -0.035     7.007    
    SLICE_X116Y347       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.032    Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.497    




