
---------- Begin Simulation Statistics ----------
final_tick                               1273694693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696396                       # Number of bytes of host memory used
host_op_rate                                   421558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15992.40                       # Real time elapsed on the host
host_tick_rate                               79643758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4020766189                       # Number of instructions simulated
sim_ops                                    6741726003                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.273695                       # Number of seconds simulated
sim_ticks                                1273694693500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3325241697                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3261938282                       # number of cc regfile writes
system.cpu.committedInsts                  4020766189                       # Number of Instructions Simulated
system.cpu.committedOps                    6741726003                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.633558                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.633558                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39474                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22706                       # number of floating regfile writes
system.cpu.idleCycles                          133746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             21035099                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                791104930                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.865849                       # Inst execution rate
system.cpu.iew.exec_refs                   1044715040                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  338063917                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               202479504                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             780290127                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                406                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            343858442                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8545082537                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             706651123                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          15373581                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            7300432759                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    930                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6227                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               20987833                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9291                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            145                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     18105564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2929535                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                8859771275                       # num instructions consuming a value
system.cpu.iew.wb_count                    7277988077                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.681429                       # average fanout of values written-back
system.cpu.iew.wb_producers                6037301092                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.857038                       # insts written-back per cycle
system.cpu.iew.wb_sent                     7293574383                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               9922955948                       # number of integer regfile reads
system.cpu.int_regfile_writes              6154262414                       # number of integer regfile writes
system.cpu.ipc                               1.578387                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.578387                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10145866      0.14%      0.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            6246638422     85.39%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17084      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3061      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2435      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 823      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1502      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4898      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4288      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2621      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                766      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              19      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            718778025      9.83%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           340189994      4.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10211      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6307      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7315806340                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46334                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82675                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31021                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80942                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  1946830787                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.266113                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              1943844483     99.85%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5683      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     825      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2135      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   762      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1025      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    335      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    73      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 3      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50504      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2918027      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2574      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4326      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             9252444927                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        19542839557                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   7277957056                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       10348358259                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 8545082011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                7315806340                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 526                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      1803356527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued         417223122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   3081999505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2547255643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.872035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.425189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           398629603     15.65%     15.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            60453511      2.37%     18.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31219138      1.23%     19.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1200270876     47.12%     66.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           692365190     27.18%     93.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           163262952      6.41%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1054222      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 135      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  16      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2547255643                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.871884                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2131                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            780290127                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           343858442                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             11030226593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       2547389389                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              1199909836                       # Number of BP lookups
system.cpu.branchPred.condPredicted         932304807                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          39144416                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            602648820                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               602644779                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999329                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   22419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                755                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4605                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          850                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      1721476522                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          20987451                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2323928452                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.901004                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.263847                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       409852596     17.64%     17.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       388609917     16.72%     34.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       184367509      7.93%     42.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       587887928     25.30%     67.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       184803021      7.95%     75.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5       219226334      9.43%     84.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6       193441446      8.32%     93.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        21192754      0.91%     94.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       134546947      5.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2323928452                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           4020766189                       # Number of instructions committed
system.cpu.commit.opsCommitted             6741726003                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   949488909                       # Number of memory references committed
system.cpu.commit.loads                     613997048                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                  740039482                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21672                       # Number of committed floating point instructions.
system.cpu.commit.integer                  6732089429                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 19244                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      9627583      0.14%      0.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   5782578590     85.77%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        17046      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    613992121      9.11%     95.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    335486685      4.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4927      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5176      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   6741726003                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     134546947                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1042038318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1042038318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1042038318                       # number of overall hits
system.cpu.dcache.overall_hits::total      1042038318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        85043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          85043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        85043                       # number of overall misses
system.cpu.dcache.overall_misses::total         85043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2549787951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2549787951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2549787951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2549787951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1042123361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1042123361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1042123361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1042123361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29982.337770                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29982.337770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29982.337770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29982.337770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       110392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1161                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.083549                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71786                       # number of writebacks
system.cpu.dcache.writebacks::total             71786                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12227                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        72816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72816                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72816                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1765475451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1765475451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1765475451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1765475451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24245.707688                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24245.707688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24245.707688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24245.707688                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71786                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    706598633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       706598633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1341426500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1341426500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    706631491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    706631491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40824.958914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40824.958914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    609579500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    609579500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29536.752592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29536.752592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    335439685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      335439685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        52185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        52185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1208361451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1208361451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    335491870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    335491870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23155.340634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23155.340634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        52178                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        52178                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1155895951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1155895951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22152.937081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22152.937081                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.949315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1042111141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72810                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          14312.747439                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.949315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          889                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2084319532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2084319532                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                147574207                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             281849076                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                1987742024                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             109102503                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               20987833                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            548631434                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred              18193754                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             8829359121                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             443525285                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   706638170                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   338063926                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1296                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         51295                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           37237388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     5959091330                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  1199909836                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          602667953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2470865644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                78290810                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  671                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6457                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                2208130478                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1927                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         2547255643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.022641                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.228485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                314485280     12.35%     12.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 26411190      1.04%     13.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 35408586      1.39%     14.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                922574783     36.22%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8943163      0.35%     51.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                649367983     25.49%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                288485541     11.33%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 44415302      1.74%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                257163815     10.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2547255643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.471035                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.339293                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   2208127152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2208127152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2208127152                       # number of overall hits
system.cpu.icache.overall_hits::total      2208127152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3326                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3326                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3326                       # number of overall misses
system.cpu.icache.overall_misses::total          3326                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197159000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197159000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197159000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197159000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2208130478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2208130478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2208130478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2208130478                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59278.111846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59278.111846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59278.111846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59278.111846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          318                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           53                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1972                       # number of writebacks
system.cpu.icache.writebacks::total              1972                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          841                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          841                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          841                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          841                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157389000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157389000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63335.613682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63335.613682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63335.613682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63335.613682                       # average overall mshr miss latency
system.cpu.icache.replacements                   1972                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2208127152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2208127152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3326                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3326                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2208130478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2208130478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59278.111846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59278.111846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          841                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          841                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157389000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157389000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63335.613682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63335.613682                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2208129637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          888583.354930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4416263441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4416263441                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  2208131275                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1136                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5304                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               166293079                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 145                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8366581                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1273694693500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               20987833                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                295811050                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               202572460                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7728                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                1948606498                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              79270074                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             8636468495                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              91785628                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4456                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               36140939                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents               14338646                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             770                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         11103240521                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 19148109164                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              11878369530                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     78044                       # Number of floating rename lookups
system.cpu.rename.committedMaps            8773940476                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               2329300036                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     384                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 231809750                       # count of insts added to the skid buffer
system.cpu.rob.reads                      10652580650                       # The number of ROB reads
system.cpu.rob.writes                     17149834530                       # The number of ROB writes
system.cpu.thread_0.numInsts               4020766189                       # Number of Instructions committed
system.cpu.thread_0.numOps                 6741726003                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      2.546499763500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       75289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73757                       # Number of write requests accepted
system.mem_ctrls.readBursts                     75289                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73757                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68193                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68014                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 75289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.429395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.915678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.969880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            329     94.81%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.03%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              278     80.12%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.02%     82.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     11.24%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.32%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.44%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 4364352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4818496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4720448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1273694688000                       # Total gap between requests
system.mem_ctrls.avgGap                    8545648.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       304448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       366016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 117528.950041119097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 239027.454187945084                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 287365.568740983377                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2479                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        72810                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        73757                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     80822500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    161858000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 20382511937250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32602.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data      2223.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 276346813.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       158656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4659840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4818496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       158656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       158656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3333504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3333504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2479                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        72810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          75289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        52086                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         52086                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       124564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3658522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3783086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       124564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       124564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2617192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2617192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2617192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       124564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3658522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6400278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7096                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5719                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          347                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               109630500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          242680500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15449.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34199.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5219                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3999                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.117220                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.824491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.930810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1361     37.98%     37.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1163     32.46%     70.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          403     11.25%     81.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          215      6.00%     87.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          119      3.32%     91.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           74      2.07%     93.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           52      1.45%     94.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           40      1.12%     95.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          156      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                454144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             366016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.356556                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.287366                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13680240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7248450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25896780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14313240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 100544040480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18563052060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 473466718560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  592634949810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.288073                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1230736086750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  42531320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    427286750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12002340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6349035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24768660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15539940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 100544040480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18562525380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 473467162080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  592632387915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.286062                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1230737203250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  42531320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    426170250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52086                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21672                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52173                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52173                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       217412                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total       217412                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 224348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       284864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       284864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      9254144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      9254144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9539008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75301                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000186                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013634                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75287     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75301                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1273694693500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           467190500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13217499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          365591000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
