// Seed: 254740949
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_5;
  always @(posedge 1) begin
    if (1)
      if (1) begin
        id_6(1);
      end else begin
        id_1 <= id_6;
      end
  end
endmodule
