#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36694 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1204086 L4 length:3 (21,3)->(21,6))                         0.120     0.419
| (CHANX:753945 L4 length:3 (21,6)->(18,6))                          0.120     0.539
| (CHANY:1189501 L4 length:3 (18,6)->(18,3))                         0.120     0.659
| (CHANX:731114 L4 length:3 (19,2)->(22,2))                          0.120     0.779
| (CHANY:1208703 L4 length:1 (22,2)->(22,1))                         0.120     0.899
| (CHANX:719968 L4 length:3 (23,0)->(26,0))                          0.120     1.019
| (CHANX:720192 L4 length:3 (26,0)->(29,0))                          0.120     1.139
| (CHANY:1242784 L4 length:3 (29,1)->(29,4))                         0.120     1.259
| (CHANX:726200 L4 length:3 (30,1)->(33,1))                          0.120     1.379
| (CHANY:1262233 L4 length:0 (33,1)->(33,1))                         0.120     1.499
| (CHANX:720758 L4 length:3 (34,0)->(37,0))                          0.120     1.619
| (CHANX:720830 L4 length:3 (35,0)->(38,0))                          0.120     1.739
| (CHANX:720976 L4 length:3 (37,0)->(40,0))                          0.120     1.859
| (IPIN:14640 side:TOP (37,0))                                       0.164     2.023
| (intra 'io' routing)                                               0.118     2.140
out:z_out[32].outpad[0] (.output at (37,0))                         -0.000     2.140
data arrival time                                                              2.140

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -2.140
------------------------------------------------------------------------------------
slack (MET)                                                                    3.660


#Path 2
Startpoint: z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36693 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203933 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:719842 L1 length:0 (22,0)->(22,0))                          0.108     0.527
| (CHANY:1208826 L4 length:0 (22,1)->(22,1))                         0.120     0.647
| (CHANX:725706 L4 length:3 (23,1)->(26,1))                          0.120     0.767
| (CHANY:1228270 L1 length:0 (26,2)->(26,2))                         0.108     0.875
| (CHANX:731714 L4 length:3 (27,2)->(30,2))                          0.120     0.995
| (CHANY:1247786 L1 length:0 (30,3)->(30,3))                         0.108     1.103
| (CHANX:737722 L4 length:3 (31,3)->(34,3))                          0.120     1.223
| (CHANY:1267302 L1 length:0 (34,4)->(34,4))                         0.108     1.331
| (CHANX:743730 L4 length:3 (35,4)->(38,4))                          0.120     1.451
| (CHANY:1276859 L4 length:3 (36,4)->(36,1))                         0.120     1.571
| (CHANX:720679 L4 length:3 (36,0)->(33,0))                          0.120     1.691
| (IPIN:14384 side:TOP (36,0))                                       0.164     1.855
| (intra 'io' routing)                                               0.118     1.972
out:z_out[31].outpad[0] (.output at (36,0))                          0.000     1.972
data arrival time                                                              1.972

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.972
------------------------------------------------------------------------------------
slack (MET)                                                                    3.828


#Path 3
Startpoint: z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36690 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203837 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:719890 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANX:720028 L4 length:3 (24,0)->(27,0))                          0.120     0.659
| (CHANY:1228116 L1 length:0 (26,1)->(26,1))                         0.108     0.767
| (CHANX:725964 L4 length:3 (27,1)->(30,1))                          0.120     0.887
| (CHANY:1247740 L1 length:0 (30,2)->(30,2))                         0.108     0.995
| (CHANX:731972 L4 length:3 (31,2)->(34,2))                          0.120     1.115
| (CHANX:732082 L1 length:0 (33,2)->(33,2))                          0.108     1.223
| (CHANY:1262289 L1 length:0 (33,2)->(33,2))                         0.108     1.331
| (CHANX:726430 L1 length:0 (34,1)->(34,1))                          0.108     1.439
| (CHANY:1266969 L1 length:0 (34,1)->(34,1))                         0.108     1.547
| (CHANX:720778 L1 length:0 (35,0)->(35,0))                          0.108     1.655
| (IPIN:13848 side:TOP (35,0))                                       0.164     1.819
| (intra 'io' routing)                                               0.118     1.936
out:z_out[28].outpad[0] (.output at (35,0))                         -0.000     1.936
data arrival time                                                              1.936

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.936
------------------------------------------------------------------------------------
slack (MET)                                                                    3.864


#Path 4
Startpoint: z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36699 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1204096 L4 length:3 (21,3)->(21,6))                         0.120     0.419
| (CHANX:742798 L4 length:3 (22,4)->(25,4))                          0.120     0.539
| (CHANY:1223367 L4 length:3 (25,4)->(25,1))                         0.120     0.659
| (CHANX:720196 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (CHANY:1242780 L4 length:1 (29,1)->(29,2))                         0.120     0.899
| (CHANX:726198 L4 length:3 (30,1)->(33,1))                          0.120     1.019
| (CHANY:1262302 L1 length:0 (33,2)->(33,2))                         0.108     1.127
| (CHANX:732206 L4 length:3 (34,2)->(37,2))                          0.120     1.247
| (CHANY:1271947 L4 length:1 (35,2)->(35,1))                         0.120     1.367
| (CHANX:720896 L4 length:3 (36,0)->(39,0))                          0.120     1.487
| (CHANX:721104 L4 length:3 (39,0)->(42,0))                          0.120     1.607
| (IPIN:15560 side:TOP (39,0))                                       0.164     1.771
| (intra 'io' routing)                                               0.118     1.888
out:z_out[37].outpad[0] (.output at (39,0))                          0.000     1.888
data arrival time                                                              1.888

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.888
------------------------------------------------------------------------------------
slack (MET)                                                                    3.912


#Path 5
Startpoint: z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36695 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203877 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:731324 L4 length:3 (22,2)->(25,2))                          0.120     0.539
| (CHANY:1223443 L1 length:0 (25,2)->(25,2))                         0.108     0.647
| (CHANX:725888 L4 length:3 (26,1)->(29,1))                          0.120     0.767
| (CHANY:1242703 L1 length:0 (29,1)->(29,1))                         0.108     0.875
| (CHANX:720452 L4 length:3 (30,0)->(33,0))                          0.120     0.995
| (CHANY:1262252 L4 length:1 (33,1)->(33,2))                         0.120     1.115
| (CHANY:1262298 L1 length:0 (33,2)->(33,2))                         0.108     1.223
| (CHANX:732210 L4 length:3 (34,2)->(37,2))                          0.120     1.343
| (CHANY:1281667 L4 length:1 (37,2)->(37,1))                         0.120     1.463
| (CHANX:720947 L1 length:0 (37,0)->(37,0))                          0.108     1.571
| (IPIN:14744 side:TOP (37,0))                                       0.164     1.735
| (intra 'io' routing)                                               0.118     1.852
out:z_out[33].outpad[0] (.output at (37,0))                         -0.000     1.852
data arrival time                                                              1.852

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.852
------------------------------------------------------------------------------------
slack (MET)                                                                    3.948


#Path 6
Startpoint: z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36698 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203901 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:725620 L4 length:3 (22,1)->(25,1))                          0.120     0.539
| (CHANX:725844 L4 length:3 (25,1)->(28,1))                          0.120     0.659
| (CHANY:1237996 L1 length:0 (28,2)->(28,2))                         0.108     0.767
| (CHANX:731852 L4 length:3 (29,2)->(32,2))                          0.120     0.887
| (CHANY:1257512 L1 length:0 (32,3)->(32,3))                         0.108     0.995
| (CHANX:737860 L4 length:3 (33,3)->(36,3))                          0.120     1.115
| (CHANX:737936 L4 length:3 (34,3)->(37,3))                          0.120     1.235
| (CHANY:1281677 L4 length:2 (37,3)->(37,1))                         0.120     1.355
| (CHANX:721050 L4 length:3 (38,0)->(41,0))                          0.120     1.475
| (IPIN:15472 side:TOP (39,0))                                       0.164     1.639
| (intra 'io' routing)                                               0.118     1.756
out:z_out[36].outpad[0] (.output at (39,0))                         -0.000     1.756
data arrival time                                                              1.756

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.756
------------------------------------------------------------------------------------
slack (MET)                                                                    4.044


#Path 7
Startpoint: z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36696 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1204090 L4 length:3 (21,3)->(21,6))                         0.120     0.419
| (CHANX:737054 L4 length:3 (22,3)->(25,3))                          0.120     0.539
| (CHANY:1223285 L4 length:2 (25,3)->(25,1))                         0.120     0.659
| (CHANX:720186 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (CHANX:720414 L4 length:3 (29,0)->(32,0))                          0.120     0.899
| (CHANY:1257358 L4 length:2 (32,1)->(32,3))                         0.120     1.019
| (CHANX:732138 L4 length:3 (33,2)->(36,2))                          0.120     1.139
| (CHANY:1276807 L4 length:1 (36,2)->(36,1))                         0.120     1.259
| (CHANX:720968 L4 length:3 (37,0)->(40,0))                          0.120     1.379
| (IPIN:15048 side:TOP (38,0))                                       0.164     1.543
| (intra 'io' routing)                                               0.118     1.660
out:z_out[34].outpad[0] (.output at (38,0))                          0.000     1.660
data arrival time                                                              1.660

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.660
------------------------------------------------------------------------------------
slack (MET)                                                                    4.140


#Path 8
Startpoint: z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36697 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1204092 L4 length:3 (21,3)->(21,6))                         0.120     0.419
| (CHANX:748512 L4 length:3 (22,5)->(25,5))                          0.120     0.539
| (CHANX:748728 L4 length:3 (25,5)->(28,5))                          0.120     0.659
| (CHANX:748944 L4 length:3 (28,5)->(31,5))                          0.120     0.779
| (CHANY:1247761 L4 length:3 (30,5)->(30,2))                         0.120     0.899
| (CHANX:726266 L4 length:3 (31,1)->(34,1))                          0.120     1.019
| (CHANX:726486 L4 length:3 (34,1)->(37,1))                          0.120     1.139
| (CHANY:1281665 L4 length:0 (37,1)->(37,1))                         0.120     1.259
| (CHANX:721038 L4 length:3 (38,0)->(41,0))                          0.120     1.379
| (IPIN:15136 side:TOP (38,0))                                       0.164     1.543
| (intra 'io' routing)                                               0.118     1.660
out:z_out[35].outpad[0] (.output at (38,0))                          0.000     1.660
data arrival time                                                              1.660

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.660
------------------------------------------------------------------------------------
slack (MET)                                                                    4.140


#Path 9
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[0].inpad[0] (.input at (1,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:232 side:TOP (1,0))                                          0.000     1.099
| (CHANX:718338 L4 length:2 (1,0)->(3,0))                            0.120     1.219
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                            0.120     1.339
| (CHANY:1131004 L4 length:3 (6,1)->(6,4))                           0.120     1.459
| (CHANX:724544 L4 length:3 (7,1)->(10,1))                           0.120     1.579
| (CHANY:1150520 L1 length:0 (10,2)->(10,2))                         0.108     1.687
| (CHANX:730552 L4 length:3 (11,2)->(14,2))                          0.120     1.807
| (CHANY:1170036 L1 length:0 (14,3)->(14,3))                         0.108     1.915
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                          0.120     2.035
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                          0.120     2.155
| (CHANY:1203885 L4 length:2 (21,3)->(21,1))                         0.120     2.275
| (CHANX:719601 L4 length:3 (21,0)->(18,0))                          0.120     2.395
| (IPIN:36731 side:BOTTOM (21,1))                                    0.164     2.559
| (intra 'dsp' routing)                                              0.000     2.559
z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.559
data arrival time                                                              2.559

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.559
------------------------------------------------------------------------------------
slack (MET)                                                                    4.140


#Path 10
Startpoint: z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36689 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203829 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:719882 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANY:1218390 L1 length:0 (24,1)->(24,1))                         0.108     0.647
| (CHANX:725826 L4 length:3 (25,1)->(28,1))                          0.120     0.767
| (CHANY:1238014 L1 length:0 (28,2)->(28,2))                         0.108     0.875
| (CHANX:731834 L4 length:3 (29,2)->(32,2))                          0.120     0.995
| (CHANY:1257303 L4 length:1 (32,2)->(32,1))                         0.120     1.115
| (CHANX:720688 L4 length:3 (33,0)->(36,0))                          0.120     1.235
| (CHANX:720764 L4 length:3 (34,0)->(37,0))                          0.120     1.355
| (IPIN:13568 side:TOP (34,0))                                       0.164     1.519
| (intra 'io' routing)                                               0.118     1.636
out:z_out[27].outpad[0] (.output at (34,0))                         -0.000     1.636
data arrival time                                                              1.636

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.636
------------------------------------------------------------------------------------
slack (MET)                                                                    4.164


#Path 11
Startpoint: a[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[7].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1812 side:TOP (5,0))                                         0.000     1.099
| (CHANX:718678 L4 length:3 (5,0)->(8,0))                            0.120     1.219
| (CHANY:1140726 L4 length:2 (8,1)->(8,3))                           0.120     1.339
| (CHANX:724690 L4 length:3 (9,1)->(12,1))                           0.120     1.459
| (CHANY:1160181 L4 length:0 (12,1)->(12,1))                         0.120     1.579
| (CHANX:719254 L4 length:3 (13,0)->(16,0))                          0.120     1.699
| (CHANY:1179606 L4 length:2 (16,1)->(16,3))                         0.120     1.819
| (CHANX:725266 L4 length:3 (17,1)->(20,1))                          0.120     1.939
| (CHANY:1199061 L4 length:0 (20,1)->(20,1))                         0.120     2.059
| (CHANX:719830 L4 length:3 (21,0)->(24,0))                          0.120     2.179
| (CHANY:1203866 L4 length:2 (21,1)->(21,3))                         0.120     2.299
| (IPIN:36720 side:RIGHT (21,1))                                     0.164     2.463
| (intra 'dsp' routing)                                              0.000     2.463
z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.463
data arrival time                                                              2.463

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.463
------------------------------------------------------------------------------------
slack (MET)                                                                    4.236


#Path 12
Startpoint: z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36692 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1204094 L4 length:3 (21,3)->(21,6))                         0.120     0.419
| (CHANX:737066 L4 length:3 (22,3)->(25,3))                          0.120     0.539
| (CHANX:737212 L4 length:3 (24,3)->(27,3))                          0.120     0.659
| (CHANY:1233061 L4 length:2 (27,3)->(27,1))                         0.120     0.779
| (CHANX:726052 L4 length:3 (28,1)->(31,1))                          0.120     0.899
| (CHANX:726276 L4 length:3 (31,1)->(34,1))                          0.120     1.019
| (CHANY:1267109 L4 length:0 (34,1)->(34,1))                         0.120     1.139
| (CHANX:720846 L4 length:3 (35,0)->(38,0))                          0.120     1.259
| (IPIN:14264 side:TOP (36,0))                                       0.164     1.423
| (intra 'io' routing)                                               0.118     1.540
out:z_out[30].outpad[0] (.output at (36,0))                          0.000     1.540
data arrival time                                                              1.540

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.540
------------------------------------------------------------------------------------
slack (MET)                                                                    4.260


#Path 13
Startpoint: a[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[5].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1406 side:TOP (4,0))                                         0.000     1.099
| (CHANX:718612 L4 length:3 (4,0)->(7,0))                            0.120     1.219
| (CHANY:1130988 L4 length:3 (6,1)->(6,4))                           0.120     1.339
| (CHANX:735984 L4 length:3 (7,3)->(10,3))                           0.120     1.459
| (CHANX:736200 L4 length:3 (10,3)->(13,3))                          0.120     1.579
| (CHANY:1165005 L4 length:2 (13,3)->(13,1))                         0.120     1.699
| (CHANX:725032 L4 length:3 (14,1)->(17,1))                          0.120     1.819
| (CHANY:1184556 L1 length:0 (17,2)->(17,2))                         0.108     1.927
| (CHANX:731040 L4 length:3 (18,2)->(21,2))                          0.120     2.047
| (CHANY:1203835 L4 length:1 (21,2)->(21,1))                         0.120     2.167
| (CHANY:1203795 L1 length:0 (21,1)->(21,1))                         0.108     2.275
| (IPIN:36718 side:RIGHT (21,1))                                     0.164     2.439
| (intra 'dsp' routing)                                              0.000     2.439
z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.439
data arrival time                                                              2.439

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.439
------------------------------------------------------------------------------------
slack (MET)                                                                    4.260


#Path 14
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[2].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:624 side:TOP (2,0))                                          0.000     1.099
| (CHANX:718462 L4 length:3 (2,0)->(5,0))                            0.120     1.219
| (CHANY:1126146 L4 length:2 (5,1)->(5,3))                           0.120     1.339
| (CHANX:724474 L4 length:3 (6,1)->(9,1))                            0.120     1.459
| (CHANY:1145658 L1 length:0 (9,2)->(9,2))                           0.108     1.567
| (CHANX:730482 L4 length:3 (10,2)->(13,2))                          0.120     1.687
| (CHANY:1165174 L1 length:0 (13,3)->(13,3))                         0.108     1.795
| (CHANX:736490 L4 length:3 (14,3)->(17,3))                          0.120     1.915
| (CHANY:1184453 L4 length:2 (17,3)->(17,1))                         0.120     2.035
| (CHANX:725326 L4 length:3 (18,1)->(21,1))                          0.120     2.155
| (CHANY:1203873 L4 length:0 (21,1)->(21,1))                         0.120     2.275
| (IPIN:36715 side:RIGHT (21,1))                                     0.164     2.439
| (intra 'dsp' routing)                                              0.000     2.439
z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.439
data arrival time                                                              2.439

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.439
------------------------------------------------------------------------------------
slack (MET)                                                                    4.260


#Path 15
Startpoint: z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36682 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1204024 L4 length:3 (21,2)->(21,5))                         0.120     0.419
| (CHANX:731348 L4 length:3 (22,2)->(25,2))                          0.120     0.539
| (CHANY:1223355 L4 length:1 (25,2)->(25,1))                         0.120     0.659
| (CHANX:725918 L4 length:3 (26,1)->(29,1))                          0.120     0.779
| (CHANY:1242854 L1 length:0 (29,2)->(29,2))                         0.108     0.887
| (CHANX:731926 L4 length:3 (30,2)->(33,2))                          0.120     1.007
| (CHANY:1262243 L4 length:1 (33,2)->(33,1))                         0.120     1.127
| (CHANX:720768 L4 length:3 (34,0)->(37,0))                          0.120     1.247
| (IPIN:13440 side:TOP (34,0))                                       0.164     1.411
| (intra 'io' routing)                                               0.118     1.528
out:z_out[26].outpad[0] (.output at (34,0))                          0.000     1.528
data arrival time                                                              1.528

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.528
------------------------------------------------------------------------------------
slack (MET)                                                                    4.272


#Path 16
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[4].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1038 side:TOP (3,0))                                         0.000     1.099
| (CHANX:718512 L4 length:3 (3,0)->(6,0))                            0.120     1.219
| (CHANY:1126044 L1 length:0 (5,1)->(5,1))                           0.108     1.327
| (CHANX:724464 L4 length:3 (6,1)->(9,1))                            0.120     1.447
| (CHANX:724606 L4 length:3 (8,1)->(11,1))                           0.120     1.567
| (CHANX:724818 L4 length:3 (11,1)->(14,1))                          0.120     1.687
| (CHANY:1169974 L1 length:0 (14,2)->(14,2))                         0.108     1.795
| (CHANX:730826 L4 length:3 (15,2)->(18,2))                          0.120     1.915
| (CHANY:1184622 L1 length:0 (17,3)->(17,3))                         0.108     2.023
| (CHANX:736770 L4 length:3 (18,3)->(21,3))                          0.120     2.143
| (CHANY:1203861 L4 length:2 (21,3)->(21,1))                         0.120     2.263
| (IPIN:36717 side:RIGHT (21,1))                                     0.164     2.427
| (intra 'dsp' routing)                                              0.000     2.427
z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.427
data arrival time                                                              2.427

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.427
------------------------------------------------------------------------------------
slack (MET)                                                                    4.272


#Path 17
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[3].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1002 side:TOP (3,0))                                         0.000     1.099
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                            0.120     1.219
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                            0.120     1.339
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                           0.120     1.459
| (CHANX:719098 L4 length:3 (11,0)->(14,0))                          0.120     1.579
| (CHANX:719310 L4 length:3 (14,0)->(17,0))                          0.120     1.699
| (CHANY:1174660 L1 length:0 (15,1)->(15,1))                         0.108     1.807
| (CHANX:725168 L4 length:3 (16,1)->(19,1))                          0.120     1.927
| (CHANY:1194103 L1 length:0 (19,1)->(19,1))                         0.108     2.035
| (CHANX:719732 L4 length:3 (20,0)->(23,0))                          0.120     2.155
| (CHANY:1203790 L1 length:0 (21,1)->(21,1))                         0.108     2.263
| (IPIN:36716 side:RIGHT (21,1))                                     0.164     2.427
| (intra 'dsp' routing)                                              0.000     2.427
z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.427
data arrival time                                                              2.427

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.427
------------------------------------------------------------------------------------
slack (MET)                                                                    4.272


#Path 18
Startpoint: z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36681 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203986 L1 length:0 (21,2)->(21,2))                         0.108     0.407
| (CHANX:731338 L4 length:3 (22,2)->(25,2))                          0.120     0.527
| (CHANX:731550 L4 length:3 (25,2)->(28,2))                          0.120     0.647
| (CHANY:1233163 L1 length:0 (27,2)->(27,2))                         0.108     0.755
| (CHANX:726032 L4 length:3 (28,1)->(31,1))                          0.120     0.875
| (CHANY:1252423 L1 length:0 (31,1)->(31,1))                         0.108     0.983
| (CHANX:720596 L4 length:3 (32,0)->(35,0))                          0.120     1.103
| (CHANX:720632 L1 length:0 (33,0)->(33,0))                          0.108     1.211
| (IPIN:13192 side:TOP (33,0))                                       0.164     1.375
| (intra 'io' routing)                                               0.118     1.492
out:z_out[25].outpad[0] (.output at (33,0))                         -0.000     1.492
data arrival time                                                              1.492

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.492
------------------------------------------------------------------------------------
slack (MET)                                                                    4.308


#Path 19
Startpoint: z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36649 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203940 L4 length:1 (21,1)->(21,2))                         0.120     0.419
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                         0.108     0.527
| (CHANX:731235 L1 length:0 (21,2)->(21,2))                          0.108     0.635
| (CHANY:1199023 L4 length:1 (20,2)->(20,1))                         0.120     0.755
| (CHANX:725534 L4 length:3 (21,1)->(24,1))                          0.120     0.875
| (CHANX:725730 L1 length:0 (24,1)->(24,1))                          0.108     0.983
| (CHANY:1218389 L1 length:0 (24,1)->(24,1))                         0.108     1.091
| (CHANX:720078 L1 length:0 (25,0)->(25,0))                          0.108     1.199
| (IPIN:9928 side:TOP (25,0))                                        0.164     1.363
| (intra 'io' routing)                                               0.118     1.480
out:z_out[9].outpad[0] (.output at (25,0))                          -0.000     1.480
data arrival time                                                              1.480

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.480
------------------------------------------------------------------------------------
slack (MET)                                                                    4.320


#Path 20
Startpoint: z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36647 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203856 L4 length:3 (21,1)->(21,4))                         0.120     0.419
| (CHANX:737040 L1 length:0 (22,3)->(22,3))                          0.108     0.527
| (CHANY:1208927 L1 length:0 (22,3)->(22,3))                         0.108     0.635
| (CHANX:731388 L1 length:0 (23,2)->(23,2))                          0.108     0.743
| (CHANY:1213715 L1 length:0 (23,2)->(23,2))                         0.108     0.851
| (CHANX:725736 L1 length:0 (24,1)->(24,1))                          0.108     0.959
| (CHANY:1218395 L1 length:0 (24,1)->(24,1))                         0.108     1.067
| (CHANX:719815 L4 length:3 (24,0)->(21,0))                          0.120     1.187
| (IPIN:9520 side:TOP (24,0))                                        0.164     1.351
| (intra 'io' routing)                                               0.118     1.468
out:z_out[7].outpad[0] (.output at (24,0))                           0.000     1.468
data arrival time                                                              1.468

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.468
------------------------------------------------------------------------------------
slack (MET)                                                                    4.332


#Path 21
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[1].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:604 side:TOP (2,0))                                          0.000     1.099
| (CHANX:718454 L4 length:3 (2,0)->(5,0))                            0.120     1.219
| (CHANX:718600 L4 length:3 (4,0)->(7,0))                            0.120     1.339
| (CHANX:718824 L4 length:3 (7,0)->(10,0))                           0.120     1.459
| (CHANY:1150444 L4 length:3 (10,1)->(10,4))                         0.120     1.579
| (CHANX:724832 L4 length:3 (11,1)->(14,1))                          0.120     1.699
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                         0.120     1.819
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                          0.120     1.939
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                          0.120     2.059
| (CHANX:719764 L4 length:3 (20,0)->(23,0))                          0.120     2.179
| (IPIN:36732 side:BOTTOM (21,1))                                    0.164     2.343
| (intra 'dsp' routing)                                              0.000     2.343
z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.343
data arrival time                                                              2.343

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.343
------------------------------------------------------------------------------------
slack (MET)                                                                    4.356


#Path 22
Startpoint: a[16].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[16].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3434 side:TOP (9,0))                                         0.000     1.099
| (CHANX:718964 L4 length:3 (9,0)->(12,0))                           0.120     1.219
| (CHANY:1160168 L4 length:1 (12,1)->(12,2))                         0.120     1.339
| (CHANX:724980 L4 length:3 (13,1)->(16,1))                          0.120     1.459
| (CHANY:1179629 L4 length:0 (16,1)->(16,1))                         0.120     1.579
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                          0.120     1.699
| (CHANY:1189312 L4 length:1 (18,1)->(18,2))                         0.120     1.819
| (CHANY:1189440 L4 length:3 (18,2)->(18,5))                         0.120     1.939
| (CHANX:736846 L4 length:3 (19,3)->(22,3))                          0.120     2.059
| (CHANY:1203869 L4 length:2 (21,3)->(21,1))                         0.120     2.179
| (IPIN:36766 side:RIGHT (21,3))                                     0.164     2.343
| (intra 'dsp' routing)                                              0.000     2.343
z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.343
data arrival time                                                              2.343

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.343
------------------------------------------------------------------------------------
slack (MET)                                                                    4.356


#Path 23
Startpoint: a[6].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[6].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1426 side:TOP (4,0))                                         0.000     1.099
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                            0.120     1.219
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                           0.120     1.339
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                           0.120     1.459
| (CHANY:1155380 L1 length:0 (11,2)->(11,2))                         0.108     1.567
| (CHANX:730624 L4 length:3 (12,2)->(15,2))                          0.120     1.687
| (CHANY:1174739 L4 length:1 (15,2)->(15,1))                         0.120     1.807
| (CHANX:725186 L4 length:3 (16,1)->(19,1))                          0.120     1.927
| (CHANX:725406 L4 length:3 (19,1)->(22,1))                          0.120     2.047
| (CHANY:1203961 L4 length:0 (21,1)->(21,1))                         0.120     2.167
| (IPIN:36719 side:RIGHT (21,1))                                     0.164     2.331
| (intra 'dsp' routing)                                              0.000     2.331
z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     2.331
data arrival time                                                              2.331

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.331
------------------------------------------------------------------------------------
slack (MET)                                                                    4.368


#Path 24
Startpoint: z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36691 side:RIGHT (21,3))                                     0.000     0.299
| (CHANY:1203845 L4 length:2 (21,3)->(21,1))                         0.120     0.419
| (CHANX:719898 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANX:720126 L4 length:3 (25,0)->(28,0))                          0.120     0.659
| (CHANY:1237918 L4 length:2 (28,1)->(28,3))                         0.120     0.779
| (CHANX:731850 L4 length:3 (29,2)->(32,2))                          0.120     0.899
| (CHANY:1257367 L4 length:1 (32,2)->(32,1))                         0.120     1.019
| (CHANX:720680 L4 length:3 (33,0)->(36,0))                          0.120     1.139
| (IPIN:13920 side:TOP (35,0))                                       0.164     1.303
| (intra 'io' routing)                                               0.118     1.420
out:z_out[29].outpad[0] (.output at (35,0))                         -0.000     1.420
data arrival time                                                              1.420

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.420
------------------------------------------------------------------------------------
slack (MET)                                                                    4.380


#Path 25
Startpoint: z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36680 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203891 L4 length:1 (21,2)->(21,1))                         0.120     0.419
| (CHANX:725612 L4 length:3 (22,1)->(25,1))                          0.120     0.539
| (CHANY:1218421 L4 length:0 (24,1)->(24,1))                         0.120     0.659
| (CHANX:720110 L4 length:3 (25,0)->(28,0))                          0.120     0.779
| (CHANX:720256 L4 length:3 (27,0)->(30,0))                          0.120     0.899
| (CHANX:720480 L4 length:3 (30,0)->(33,0))                          0.120     1.019
| (CHANX:720648 L1 length:0 (33,0)->(33,0))                          0.108     1.127
| (IPIN:13112 side:TOP (33,0))                                       0.164     1.291
| (intra 'io' routing)                                               0.118     1.408
out:z_out[24].outpad[0] (.output at (33,0))                          0.000     1.408
data arrival time                                                              1.408

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.408
------------------------------------------------------------------------------------
slack (MET)                                                                    4.392


#Path 26
Startpoint: z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36677 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203915 L4 length:1 (21,2)->(21,1))                         0.120     0.419
| (CHANX:719896 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANX:720120 L4 length:3 (25,0)->(28,0))                          0.120     0.659
| (CHANY:1237924 L4 length:3 (28,1)->(28,4))                         0.120     0.779
| (CHANX:726128 L4 length:3 (29,1)->(32,1))                          0.120     0.899
| (CHANY:1252393 L1 length:0 (31,1)->(31,1))                         0.108     1.007
| (CHANX:720341 L4 length:3 (31,0)->(28,0))                          0.120     1.127
| (IPIN:12368 side:TOP (31,0))                                       0.164     1.291
| (intra 'io' routing)                                               0.118     1.408
out:z_out[21].outpad[0] (.output at (31,0))                          0.000     1.408
data arrival time                                                              1.408

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.408
------------------------------------------------------------------------------------
slack (MET)                                                                    4.392


#Path 27
Startpoint: a[8].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[8].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:1836 side:TOP (5,0))                                         0.000     1.099
| (CHANX:718666 L4 length:3 (5,0)->(8,0))                            0.120     1.219
| (CHANX:718804 L4 length:3 (7,0)->(10,0))                           0.120     1.339
| (CHANY:1145496 L1 length:0 (9,1)->(9,1))                           0.108     1.447
| (CHANX:724740 L4 length:3 (10,1)->(13,1))                          0.120     1.567
| (CHANY:1165120 L1 length:0 (13,2)->(13,2))                         0.108     1.675
| (CHANX:730748 L4 length:3 (14,2)->(17,2))                          0.120     1.795
| (CHANY:1184563 L1 length:0 (17,2)->(17,2))                         0.108     1.903
| (CHANX:725312 L4 length:3 (18,1)->(21,1))                          0.120     2.023
| (CHANY:1204004 L4 length:3 (21,2)->(21,5))                         0.120     2.143
| (IPIN:36748 side:RIGHT (21,2))                                     0.164     2.307
| (intra 'dsp' routing)                                              0.000     2.307
z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.307
data arrival time                                                              2.307

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.307
------------------------------------------------------------------------------------
slack (MET)                                                                    4.392


#Path 28
Startpoint: a[10].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[10].inpad[0] (.input at (6,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:2238 side:TOP (6,0))                                         0.000     1.099
| (CHANX:718750 L4 length:3 (6,0)->(9,0))                            0.120     1.219
| (CHANY:1145586 L4 length:2 (9,1)->(9,3))                           0.120     1.339
| (CHANX:724762 L4 length:3 (10,1)->(13,1))                          0.120     1.459
| (CHANY:1160238 L1 length:0 (12,2)->(12,2))                         0.108     1.567
| (CHANX:730698 L4 length:3 (13,2)->(16,2))                          0.120     1.687
| (CHANX:730926 L4 length:3 (16,2)->(19,2))                          0.120     1.807
| (CHANY:1189423 L1 length:0 (18,2)->(18,2))                         0.108     1.915
| (CHANX:725384 L4 length:3 (19,1)->(22,1))                          0.120     2.035
| (CHANY:1203972 L1 length:0 (21,2)->(21,2))                         0.108     2.143
| (IPIN:36750 side:RIGHT (21,2))                                     0.164     2.307
| (intra 'dsp' routing)                                              0.000     2.307
z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.307
data arrival time                                                              2.307

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.307
------------------------------------------------------------------------------------
slack (MET)                                                                    4.392


#Path 29
Startpoint: z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36674 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1204020 L4 length:3 (21,2)->(21,5))                         0.120     0.419
| (CHANX:731336 L4 length:3 (22,2)->(25,2))                          0.120     0.539
| (CHANX:731544 L4 length:3 (25,2)->(28,2))                          0.120     0.659
| (CHANY:1237855 L4 length:1 (28,2)->(28,1))                         0.120     0.779
| (CHANX:726074 L1 length:0 (29,1)->(29,1))                          0.108     0.887
| (CHANY:1242673 L1 length:0 (29,1)->(29,1))                         0.108     0.995
| (CHANX:720422 L1 length:0 (30,0)->(30,0))                          0.108     1.103
| (IPIN:11864 side:TOP (30,0))                                       0.164     1.267
| (intra 'io' routing)                                               0.118     1.384
out:z_out[18].outpad[0] (.output at (30,0))                         -0.000     1.384
data arrival time                                                              1.384

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.384
------------------------------------------------------------------------------------
slack (MET)                                                                    4.416


#Path 30
Startpoint: a[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[11].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:2604 side:TOP (7,0))                                         0.000     1.099
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                           0.120     1.219
| (CHANX:718960 L4 length:3 (9,0)->(12,0))                           0.120     1.339
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                          0.120     1.459
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                         0.120     1.579
| (CHANX:725192 L4 length:3 (16,1)->(19,1))                          0.120     1.699
| (CHANY:1194193 L4 length:0 (19,1)->(19,1))                         0.120     1.819
| (CHANX:719750 L4 length:3 (20,0)->(23,0))                          0.120     1.939
| (CHANY:1203844 L4 length:1 (21,1)->(21,2))                         0.120     2.059
| (IPIN:36751 side:RIGHT (21,2))                                     0.164     2.223
| (intra 'dsp' routing)                                              0.000     2.223
z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.223
data arrival time                                                              2.223

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.223
------------------------------------------------------------------------------------
slack (MET)                                                                    4.476


#Path 31
Startpoint: z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36678 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203923 L4 length:1 (21,2)->(21,1))                         0.120     0.419
| (CHANX:719904 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANY:1223344 L4 length:3 (25,1)->(25,4))                         0.120     0.659
| (CHANX:725912 L4 length:3 (26,1)->(29,1))                          0.120     0.779
| (CHANY:1242793 L4 length:0 (29,1)->(29,1))                         0.120     0.899
| (CHANX:720470 L4 length:3 (30,0)->(33,0))                          0.120     1.019
| (IPIN:12688 side:TOP (32,0))                                       0.164     1.183
| (intra 'io' routing)                                               0.118     1.300
out:z_out[22].outpad[0] (.output at (32,0))                         -0.000     1.300
data arrival time                                                              1.300

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.300
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 32
Startpoint: z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36672 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1204016 L4 length:3 (21,2)->(21,5))                         0.120     0.419
| (CHANX:742776 L4 length:3 (22,4)->(25,4))                          0.120     0.539
| (CHANY:1223279 L4 length:3 (25,4)->(25,1))                         0.120     0.659
| (CHANX:720180 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (CHANX:720248 L4 length:3 (27,0)->(30,0))                          0.120     0.899
| (CHANX:720308 L4 length:3 (28,0)->(31,0))                          0.120     1.019
| (IPIN:11448 side:TOP (29,0))                                       0.164     1.183
| (intra 'io' routing)                                               0.118     1.300
out:z_out[16].outpad[0] (.output at (29,0))                         -0.000     1.300
data arrival time                                                              1.300

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.300
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 33
Startpoint: z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36654 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203929 L4 length:0 (21,1)->(21,1))                         0.120     0.419
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANY:1223338 L4 length:2 (25,1)->(25,3))                         0.120     0.659
| (CHANX:725908 L4 length:3 (26,1)->(29,1))                          0.120     0.779
| (CHANY:1242777 L4 length:0 (29,1)->(29,1))                         0.120     0.899
| (CHANX:720165 L4 length:3 (29,0)->(26,0))                          0.120     1.019
| (IPIN:11048 side:TOP (28,0))                                       0.164     1.183
| (intra 'io' routing)                                               0.118     1.300
out:z_out[14].outpad[0] (.output at (28,0))                         -0.000     1.300
data arrival time                                                              1.300

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.300
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 34
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[9].inpad[0] (.input at (6,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:2210 side:TOP (6,0))                                         0.000     1.099
| (CHANX:718746 L4 length:3 (6,0)->(9,0))                            0.120     1.219
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                           0.120     1.339
| (CHANY:1160158 L4 length:2 (12,1)->(12,3))                         0.120     1.459
| (CHANX:724972 L4 length:3 (13,1)->(16,1))                          0.120     1.579
| (CHANX:725196 L4 length:3 (16,1)->(19,1))                          0.120     1.699
| (CHANY:1194256 L1 length:0 (19,2)->(19,2))                         0.108     1.807
| (CHANX:731204 L4 length:3 (20,2)->(23,2))                          0.120     1.927
| (CHANY:1203971 L1 length:0 (21,2)->(21,2))                         0.108     2.035
| (IPIN:36749 side:RIGHT (21,2))                                     0.164     2.199
| (intra 'dsp' routing)                                              0.000     2.199
z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.199
data arrival time                                                              2.199

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.199
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 35
Startpoint: a[12].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[12].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                         0.000     1.099
| (CHANX:718810 L4 length:3 (7,0)->(10,0))                           0.120     1.219
| (CHANX:718948 L4 length:3 (9,0)->(12,0))                           0.120     1.339
| (CHANY:1155216 L1 length:0 (11,1)->(11,1))                         0.108     1.447
| (CHANX:724884 L4 length:3 (12,1)->(15,1))                          0.120     1.567
| (CHANY:1169964 L1 length:0 (14,2)->(14,2))                         0.108     1.675
| (CHANX:730836 L4 length:3 (15,2)->(18,2))                          0.120     1.795
| (CHANX:731052 L4 length:3 (18,2)->(21,2))                          0.120     1.915
| (CHANY:1203883 L4 length:1 (21,2)->(21,1))                         0.120     2.035
| (IPIN:36752 side:RIGHT (21,2))                                     0.164     2.199
| (intra 'dsp' routing)                                              0.000     2.199
z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.199
data arrival time                                                              2.199

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.199
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 36
Startpoint: a[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[15].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                         0.000     1.099
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                           0.120     1.219
| (CHANY:1160164 L4 length:3 (12,1)->(12,4))                         0.120     1.339
| (CHANX:730702 L4 length:3 (13,2)->(16,2))                          0.120     1.459
| (CHANY:1174890 L1 length:0 (15,3)->(15,3))                         0.108     1.567
| (CHANX:736638 L4 length:3 (16,3)->(19,3))                          0.120     1.687
| (CHANY:1194406 L1 length:0 (19,4)->(19,4))                         0.108     1.795
| (CHANX:742646 L4 length:3 (20,4)->(23,4))                          0.120     1.915
| (CHANY:1203911 L4 length:3 (21,4)->(21,1))                         0.120     2.035
| (IPIN:36765 side:RIGHT (21,3))                                     0.164     2.199
| (intra 'dsp' routing)                                              0.000     2.199
z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.199
data arrival time                                                              2.199

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.199
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 37
Startpoint: z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36679 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203982 L1 length:0 (21,2)->(21,2))                         0.108     0.407
| (CHANX:731342 L4 length:3 (22,2)->(25,2))                          0.120     0.527
| (CHANX:731562 L4 length:3 (25,2)->(28,2))                          0.120     0.647
| (CHANY:1237927 L4 length:1 (28,2)->(28,1))                         0.120     0.767
| (CHANX:720392 L4 length:3 (29,0)->(32,0))                          0.120     0.887
| (CHANX:720600 L4 length:3 (32,0)->(35,0))                          0.120     1.007
| (IPIN:12768 side:TOP (32,0))                                       0.164     1.171
| (intra 'io' routing)                                               0.118     1.288
out:z_out[23].outpad[0] (.output at (32,0))                          0.000     1.288
data arrival time                                                              1.288

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.288
------------------------------------------------------------------------------------
slack (MET)                                                                    4.512


#Path 38
Startpoint: z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36650 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203897 L4 length:0 (21,1)->(21,1))                         0.120     0.419
| (CHANX:719878 L4 length:3 (22,0)->(25,0))                          0.120     0.539
| (CHANY:1218378 L1 length:0 (24,1)->(24,1))                         0.108     0.647
| (CHANX:725838 L4 length:3 (25,1)->(28,1))                          0.120     0.767
| (CHANY:1223385 L4 length:0 (25,1)->(25,1))                         0.120     0.887
| (CHANX:720142 L1 length:0 (26,0)->(26,0))                          0.108     0.995
| (IPIN:10296 side:TOP (26,0))                                       0.164     1.159
| (intra 'io' routing)                                               0.118     1.276
out:z_out[10].outpad[0] (.output at (26,0))                          0.000     1.276
data arrival time                                                              1.276

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.276
------------------------------------------------------------------------------------
slack (MET)                                                                    4.524


#Path 39
Startpoint: z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36675 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203974 L1 length:0 (21,2)->(21,2))                         0.108     0.407
| (CHANX:731350 L4 length:3 (22,2)->(25,2))                          0.120     0.527
| (CHANY:1218630 L1 length:0 (24,3)->(24,3))                         0.108     0.635
| (CHANX:737286 L4 length:3 (25,3)->(28,3))                          0.120     0.755
| (CHANY:1237929 L4 length:2 (28,3)->(28,1))                         0.120     0.875
| (CHANX:720394 L4 length:3 (29,0)->(32,0))                          0.120     0.995
| (IPIN:11928 side:TOP (30,0))                                       0.164     1.159
| (intra 'io' routing)                                               0.118     1.276
out:z_out[19].outpad[0] (.output at (30,0))                          0.000     1.276
data arrival time                                                              1.276

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.276
------------------------------------------------------------------------------------
slack (MET)                                                                    4.524


#Path 40
Startpoint: z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36655 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203804 L1 length:0 (21,1)->(21,1))                         0.108     0.407
| (CHANX:725616 L4 length:3 (22,1)->(25,1))                          0.120     0.527
| (CHANX:725758 L4 length:3 (24,1)->(27,1))                          0.120     0.647
| (CHANX:725970 L4 length:3 (27,1)->(30,1))                          0.120     0.767
| (CHANY:1232979 L1 length:0 (27,1)->(27,1))                         0.108     0.875
| (CHANX:720304 L1 length:0 (28,0)->(28,0))                          0.108     0.983
| (IPIN:11168 side:TOP (28,0))                                       0.164     1.147
| (intra 'io' routing)                                               0.118     1.264
out:z_out[15].outpad[0] (.output at (28,0))                          0.000     1.264
data arrival time                                                              1.264

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.264
------------------------------------------------------------------------------------
slack (MET)                                                                    4.536


#Path 41
Startpoint: z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36653 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203900 L4 length:1 (21,1)->(21,2))                         0.120     0.419
| (CHANX:725622 L4 length:3 (22,1)->(25,1))                          0.120     0.539
| (CHANX:725776 L4 length:3 (24,1)->(27,1))                          0.120     0.659
| (CHANX:725878 L1 length:0 (26,1)->(26,1))                          0.108     0.767
| (CHANY:1228113 L1 length:0 (26,1)->(26,1))                         0.108     0.875
| (CHANX:720226 L1 length:0 (27,0)->(27,0))                          0.108     0.983
| (IPIN:10752 side:TOP (27,0))                                       0.164     1.147
| (intra 'io' routing)                                               0.118     1.264
out:z_out[13].outpad[0] (.output at (27,0))                          0.000     1.264
data arrival time                                                              1.264

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.264
------------------------------------------------------------------------------------
slack (MET)                                                                    4.536


#Path 42
Startpoint: a[14].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[14].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                         0.000     1.099
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                           0.120     1.219
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                          0.120     1.339
| (CHANY:1160148 L4 length:3 (12,1)->(12,4))                         0.120     1.459
| (CHANX:736416 L4 length:3 (13,3)->(16,3))                          0.120     1.579
| (CHANX:736632 L4 length:3 (16,3)->(19,3))                          0.120     1.699
| (CHANX:736848 L4 length:3 (19,3)->(22,3))                          0.120     1.819
| (CHANY:1203893 L4 length:2 (21,3)->(21,1))                         0.120     1.939
| (IPIN:36764 side:RIGHT (21,3))                                     0.164     2.103
| (intra 'dsp' routing)                                              0.000     2.103
z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     2.103
data arrival time                                                              2.103

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.103
------------------------------------------------------------------------------------
slack (MET)                                                                    4.596


#Path 43
Startpoint: z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36676 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1203907 L4 length:1 (21,2)->(21,1))                         0.120     0.419
| (CHANX:725624 L4 length:3 (22,1)->(25,1))                          0.120     0.539
| (CHANY:1223353 L4 length:0 (25,1)->(25,1))                         0.120     0.659
| (CHANX:720182 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (CHANX:720402 L4 length:3 (29,0)->(32,0))                          0.120     0.899
| (IPIN:12288 side:TOP (31,0))                                       0.164     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[20].outpad[0] (.output at (31,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 44
Startpoint: z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36664 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719593 L4 length:3 (21,0)->(18,0))                          0.120     0.419
| (CHANY:1198940 L1 length:0 (20,1)->(20,1))                         0.108     0.527
| (CHANX:725548 L4 length:3 (21,1)->(24,1))                          0.120     0.647
| (CHANY:1203921 L4 length:0 (21,1)->(21,1))                         0.120     0.767
| (CHANX:719902 L4 length:3 (22,0)->(25,0))                          0.120     0.887
| (IPIN:8672 side:TOP (22,0))                                        0.164     1.051
| (intra 'io' routing)                                               0.118     1.168
out:z_out[2].outpad[0] (.output at (22,0))                           0.000     1.168
data arrival time                                                              1.168

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.168
------------------------------------------------------------------------------------
slack (MET)                                                                    4.632


#Path 45
Startpoint: z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36648 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203890 L4 length:2 (21,1)->(21,3))                         0.120     0.419
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                          0.120     0.539
| (CHANX:731408 L4 length:3 (23,2)->(26,2))                          0.120     0.659
| (CHANY:1223283 L4 length:1 (25,2)->(25,1))                         0.120     0.779
| (CHANX:720075 L1 length:0 (25,0)->(25,0))                          0.108     0.887
| (IPIN:9912 side:TOP (25,0))                                        0.164     1.051
| (intra 'io' routing)                                               0.118     1.168
out:z_out[8].outpad[0] (.output at (25,0))                           0.000     1.168
data arrival time                                                              1.168

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.168
------------------------------------------------------------------------------------
slack (MET)                                                                    4.632


#Path 46
Startpoint: a[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[19].inpad[0] (.input at (11,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:4208 side:TOP (11,0))                                        0.000     1.099
| (CHANX:719094 L4 length:3 (11,0)->(14,0))                          0.120     1.219
| (CHANY:1169902 L4 length:2 (14,1)->(14,3))                         0.120     1.339
| (CHANY:1169950 L1 length:0 (14,2)->(14,2))                         0.108     1.447
| (CHANX:730850 L4 length:3 (15,2)->(18,2))                          0.120     1.567
| (CHANY:1189466 L1 length:0 (18,3)->(18,3))                         0.108     1.675
| (CHANX:736858 L4 length:3 (19,3)->(22,3))                          0.120     1.795
| (CHANY:1204051 L1 length:0 (21,3)->(21,3))                         0.108     1.903
| (IPIN:36769 side:RIGHT (21,3))                                     0.164     2.067
| (intra 'dsp' routing)                                              0.000     2.067
z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.067
data arrival time                                                              2.067

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -2.067
------------------------------------------------------------------------------------
slack (MET)                                                                    4.632


#Path 47
Startpoint: z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36666 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719812 L4 length:3 (21,0)->(24,0))                          0.120     0.419
| (CHANY:1208674 L1 length:0 (22,1)->(22,1))                         0.108     0.527
| (CHANX:725593 L1 length:0 (22,1)->(22,1))                          0.108     0.635
| (CHANY:1203841 L4 length:0 (21,1)->(21,1))                         0.120     0.755
| (CHANX:719894 L4 length:3 (22,0)->(25,0))                          0.120     0.875
| (IPIN:9080 side:TOP (23,0))                                        0.164     1.039
| (intra 'io' routing)                                               0.118     1.156
out:z_out[4].outpad[0] (.output at (23,0))                           0.000     1.156
data arrival time                                                              1.156

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.156
------------------------------------------------------------------------------------
slack (MET)                                                                    4.644


#Path 48
Startpoint: z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36662 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719769 L1 length:0 (21,0)->(21,0))                          0.108     0.407
| (CHANY:1199106 L4 length:0 (20,1)->(20,1))                         0.120     0.527
| (CHANX:725562 L4 length:3 (21,1)->(24,1))                          0.120     0.647
| (CHANY:1203819 L1 length:0 (21,1)->(21,1))                         0.108     0.755
| (CHANX:719595 L4 length:3 (21,0)->(18,0))                          0.120     0.875
| (IPIN:8264 side:TOP (21,0))                                        0.164     1.039
| (intra 'io' routing)                                               0.118     1.156
out:z_out[0].outpad[0] (.output at (21,0))                           0.000     1.156
data arrival time                                                              1.156

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.156
------------------------------------------------------------------------------------
slack (MET)                                                                    4.644


#Path 49
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[7].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5826 side:TOP (15,0))                                        0.000     1.099
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                          0.120     1.219
| (CHANY:1179574 L4 length:2 (16,1)->(16,3))                         0.120     1.339
| (CHANX:730968 L4 length:3 (17,2)->(20,2))                          0.120     1.459
| (CHANY:1198975 L4 length:1 (20,2)->(20,1))                         0.120     1.579
| (CHANX:719816 L4 length:3 (21,0)->(24,0))                          0.120     1.699
| (CHANY:1203824 L4 length:3 (21,1)->(21,4))                         0.120     1.819
| (IPIN:36757 side:RIGHT (21,2))                                     0.164     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 50
Startpoint: a[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[13].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                         0.000     1.099
| (CHANX:718884 L4 length:3 (8,0)->(11,0))                           0.120     1.219
| (CHANX:719100 L4 length:3 (11,0)->(14,0))                          0.120     1.339
| (CHANX:719316 L4 length:3 (14,0)->(17,0))                          0.120     1.459
| (CHANX:719384 L4 length:3 (15,0)->(18,0))                          0.120     1.579
| (CHANX:719592 L4 length:3 (18,0)->(21,0))                          0.120     1.699
| (CHANY:1203928 L4 length:3 (21,1)->(21,4))                         0.120     1.819
| (IPIN:36753 side:RIGHT (21,2))                                     0.164     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 51
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[9].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:6222 side:TOP (16,0))                                        0.000     1.099
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                          0.120     1.219
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                         0.120     1.339
| (CHANX:742281 L4 length:3 (18,4)->(15,4))                          0.120     1.459
| (CHANY:1184391 L4 length:3 (17,4)->(17,1))                         0.120     1.579
| (CHANX:719596 L4 length:3 (18,0)->(21,0))                          0.120     1.699
| (CHANY:1203924 L4 length:1 (21,1)->(21,2))                         0.120     1.819
| (IPIN:36759 side:RIGHT (21,2))                                     0.164     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 52
Startpoint: a[18].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[18].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3826 side:TOP (10,0))                                        0.000     1.099
| (CHANX:719040 L4 length:3 (10,0)->(13,0))                          0.120     1.219
| (CHANY:1165024 L4 length:3 (13,1)->(13,4))                         0.120     1.339
| (CHANX:730774 L4 length:3 (14,2)->(17,2))                          0.120     1.459
| (CHANY:1184610 L1 length:0 (17,3)->(17,3))                         0.108     1.567
| (CHANX:736782 L4 length:3 (18,3)->(21,3))                          0.120     1.687
| (CHANY:1203909 L4 length:2 (21,3)->(21,1))                         0.120     1.807
| (IPIN:36768 side:RIGHT (21,3))                                     0.164     1.971
| (intra 'dsp' routing)                                              0.000     1.971
z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.971
data arrival time                                                              1.971

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    4.728


#Path 53
Startpoint: a[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[17].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:3806 side:TOP (10,0))                                        0.000     1.099
| (CHANX:719032 L4 length:3 (10,0)->(13,0))                          0.120     1.219
| (CHANY:1165032 L4 length:3 (13,1)->(13,4))                         0.120     1.339
| (CHANX:736506 L4 length:3 (14,3)->(17,3))                          0.120     1.459
| (CHANY:1184674 L1 length:0 (17,4)->(17,4))                         0.108     1.567
| (CHANX:742514 L4 length:3 (18,4)->(21,4))                          0.120     1.687
| (CHANY:1203943 L4 length:3 (21,4)->(21,1))                         0.120     1.807
| (IPIN:36767 side:RIGHT (21,3))                                     0.164     1.971
| (intra 'dsp' routing)                                              0.000     1.971
z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.971
data arrival time                                                              1.971

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    4.728


#Path 54
Startpoint: b[1].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[1].inpad[0] (.input at (12,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:4622 side:TOP (12,0))                                        0.000     1.099
| (CHANX:719190 L4 length:3 (12,0)->(15,0))                          0.120     1.219
| (CHANY:1174738 L4 length:2 (15,1)->(15,3))                         0.120     1.339
| (CHANX:730914 L4 length:3 (16,2)->(19,2))                          0.120     1.459
| (CHANX:731068 L4 length:3 (18,2)->(21,2))                          0.120     1.579
| (CHANY:1203947 L4 length:1 (21,2)->(21,1))                         0.120     1.699
| (CHANY:1203807 L1 length:0 (21,1)->(21,1))                         0.108     1.807
| (IPIN:36724 side:RIGHT (21,1))                                     0.164     1.971
| (intra 'dsp' routing)                                              0.000     1.971
z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.971
data arrival time                                                              1.971

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    4.728


#Path 55
Startpoint: b[0].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[0].inpad[0] (.input at (11,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:4228 side:TOP (11,0))                                        0.000     1.099
| (CHANX:719102 L4 length:3 (11,0)->(14,0))                          0.120     1.219
| (CHANX:719248 L4 length:3 (13,0)->(16,0))                          0.120     1.339
| (CHANX:719472 L4 length:3 (16,0)->(19,0))                          0.120     1.459
| (CHANY:1189296 L4 length:1 (18,1)->(18,2))                         0.120     1.579
| (CHANX:725388 L4 length:3 (19,1)->(22,1))                          0.120     1.699
| (CHANY:1203805 L1 length:0 (21,1)->(21,1))                         0.108     1.807
| (IPIN:36723 side:RIGHT (21,1))                                     0.164     1.971
| (intra 'dsp' routing)                                              0.000     1.971
z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.971
data arrival time                                                              1.971

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.971
------------------------------------------------------------------------------------
slack (MET)                                                                    4.728


#Path 56
Startpoint: z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36652 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203898 L4 length:2 (21,1)->(21,3))                         0.120     0.419
| (CHANX:731346 L4 length:3 (22,2)->(25,2))                          0.120     0.539
| (CHANY:1223347 L4 length:1 (25,2)->(25,1))                         0.120     0.659
| (CHANX:720176 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (IPIN:10704 side:TOP (27,0))                                       0.164     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[12].outpad[0] (.output at (27,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 57
Startpoint: z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36651 side:RIGHT (21,1))                                     0.000     0.299
| (CHANY:1203896 L4 length:3 (21,1)->(21,4))                         0.120     0.419
| (CHANX:725618 L4 length:3 (22,1)->(25,1))                          0.120     0.539
| (CHANY:1208757 L4 length:0 (22,1)->(22,1))                         0.120     0.659
| (CHANX:719950 L4 length:3 (23,0)->(26,0))                          0.120     0.779
| (IPIN:10360 side:TOP (26,0))                                       0.164     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[11].outpad[0] (.output at (26,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 58
Startpoint: z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36673 side:RIGHT (21,2))                                     0.000     0.299
| (CHANY:1204018 L4 length:3 (21,2)->(21,5))                         0.120     0.419
| (CHANX:737056 L4 length:3 (22,3)->(25,3))                          0.120     0.539
| (CHANY:1223293 L4 length:2 (25,3)->(25,1))                         0.120     0.659
| (CHANX:720194 L4 length:3 (26,0)->(29,0))                          0.120     0.779
| (IPIN:11560 side:TOP (29,0))                                       0.164     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[17].outpad[0] (.output at (29,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 59
Startpoint: b[3].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[3].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5026 side:TOP (13,0))                                        0.000     1.099
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                          0.120     1.219
| (CHANY:1169782 L1 length:0 (14,1)->(14,1))                         0.108     1.327
| (CHANX:725114 L4 length:3 (15,1)->(18,1))                          0.120     1.447
| (CHANX:725334 L4 length:3 (18,1)->(21,1))                          0.120     1.567
| (CHANX:725414 L4 length:3 (19,1)->(22,1))                          0.120     1.687
| (CHANY:1203811 L1 length:0 (21,1)->(21,1))                         0.108     1.795
| (IPIN:36726 side:RIGHT (21,1))                                     0.164     1.959
| (intra 'dsp' routing)                                              0.000     1.959
z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     1.959
data arrival time                                                              1.959

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.959
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 60
Startpoint: b[2].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[2].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5002 side:TOP (13,0))                                        0.000     1.099
| (CHANX:719196 L1 length:0 (13,0)->(13,0))                          0.108     1.207
| (CHANY:1165084 L4 length:1 (13,1)->(13,2))                         0.120     1.327
| (CHANX:730782 L4 length:3 (14,2)->(17,2))                          0.120     1.447
| (CHANY:1184602 L1 length:0 (17,3)->(17,3))                         0.108     1.555
| (CHANX:736790 L4 length:3 (18,3)->(21,3))                          0.120     1.675
| (CHANY:1203941 L4 length:2 (21,3)->(21,1))                         0.120     1.795
| (IPIN:36725 side:RIGHT (21,1))                                     0.164     1.959
| (intra 'dsp' routing)                                              0.000     1.959
z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     1.959
data arrival time                                                              1.959

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.959
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 61
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[10].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:6610 side:TOP (17,0))                                        0.000     1.099
| (CHANX:719493 L1 length:0 (17,0)->(17,0))                          0.108     1.207
| (CHANY:1179498 L1 length:0 (16,1)->(16,1))                         0.108     1.315
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                          0.120     1.435
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                         0.108     1.543
| (CHANX:731270 L4 length:3 (21,2)->(24,2))                          0.120     1.663
| (CHANY:1203899 L4 length:1 (21,2)->(21,1))                         0.120     1.783
| (IPIN:36760 side:RIGHT (21,2))                                     0.164     1.947
| (intra 'dsp' routing)                                              0.000     1.947
z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.947
data arrival time                                                              1.947

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.947
------------------------------------------------------------------------------------
slack (MET)                                                                    4.752


#Path 62
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[16].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7802 side:TOP (20,0))                                        0.000     1.099
| (CHANX:719701 L1 length:0 (20,0)->(20,0))                          0.108     1.207
| (CHANY:1194070 L1 length:0 (19,1)->(19,1))                         0.108     1.315
| (CHANX:725353 L1 length:0 (19,1)->(19,1))                          0.108     1.423
| (CHANY:1189390 L1 length:0 (18,2)->(18,2))                         0.108     1.531
| (CHANX:731138 L4 length:3 (19,2)->(22,2))                          0.120     1.651
| (CHANY:1204062 L1 length:0 (21,3)->(21,3))                         0.108     1.759
| (IPIN:36775 side:RIGHT (21,3))                                     0.164     1.923
| (intra 'dsp' routing)                                              0.000     1.923
z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.923
data arrival time                                                              1.923

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.923
------------------------------------------------------------------------------------
slack (MET)                                                                    4.776


#Path 63
Startpoint: b[6].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[6].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5808 side:TOP (15,0))                                        0.000     1.099
| (CHANX:719394 L4 length:3 (15,0)->(18,0))                          0.120     1.219
| (CHANY:1184418 L4 length:2 (17,1)->(17,3))                         0.120     1.339
| (CHANY:1184554 L1 length:0 (17,2)->(17,2))                         0.108     1.447
| (CHANX:731042 L4 length:3 (18,2)->(21,2))                          0.120     1.567
| (CHANY:1203843 L4 length:1 (21,2)->(21,1))                         0.120     1.687
| (IPIN:36756 side:RIGHT (21,2))                                     0.164     1.851
| (intra 'dsp' routing)                                              0.000     1.851
z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.851
data arrival time                                                              1.851

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.851
------------------------------------------------------------------------------------
slack (MET)                                                                    4.848


#Path 64
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[15].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7430 side:TOP (19,0))                                        0.000     1.099
| (CHANX:719668 L4 length:3 (19,0)->(22,0))                          0.120     1.219
| (CHANX:719720 L1 length:0 (20,0)->(20,0))                          0.108     1.327
| (CHANY:1199084 L4 length:3 (20,1)->(20,4))                         0.120     1.447
| (CHANX:736962 L1 length:0 (21,3)->(21,3))                          0.108     1.555
| (CHANY:1204061 L1 length:0 (21,3)->(21,3))                         0.108     1.663
| (IPIN:36774 side:RIGHT (21,3))                                     0.164     1.827
| (intra 'dsp' routing)                                              0.000     1.827
z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.827
data arrival time                                                              1.827

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.827
------------------------------------------------------------------------------------
slack (MET)                                                                    4.872


#Path 65
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[17].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7838 side:TOP (20,0))                                        0.000     1.099
| (CHANX:719760 L4 length:3 (20,0)->(23,0))                          0.120     1.219
| (CHANY:1208736 L4 length:1 (22,1)->(22,2))                         0.120     1.339
| (CHANX:731123 L4 length:3 (22,2)->(19,2))                          0.120     1.459
| (CHANY:1204082 L4 length:3 (21,3)->(21,6))                         0.120     1.579
| (IPIN:36776 side:RIGHT (21,3))                                     0.164     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 66
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[5].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5424 side:TOP (14,0))                                        0.000     1.099
| (CHANX:719326 L4 length:3 (14,0)->(17,0))                          0.120     1.219
| (CHANY:1184466 L4 length:2 (17,1)->(17,3))                         0.120     1.339
| (CHANX:731064 L4 length:3 (18,2)->(21,2))                          0.120     1.459
| (CHANY:1203931 L4 length:1 (21,2)->(21,1))                         0.120     1.579
| (IPIN:36728 side:RIGHT (21,1))                                     0.164     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 67
Startpoint: b[4].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[4].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:5404 side:TOP (14,0))                                        0.000     1.099
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                          0.120     1.219
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                         0.120     1.339
| (CHANX:725344 L4 length:3 (18,1)->(21,1))                          0.120     1.459
| (CHANY:1203945 L4 length:0 (21,1)->(21,1))                         0.120     1.579
| (IPIN:36727 side:RIGHT (21,1))                                     0.164     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 68
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[11].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:6634 side:TOP (17,0))                                        0.000     1.099
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                          0.120     1.219
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                          0.120     1.339
| (CHANX:719776 L1 length:0 (21,0)->(21,0))                          0.108     1.447
| (CHANY:1203960 L4 length:3 (21,1)->(21,4))                         0.120     1.567
| (IPIN:36761 side:RIGHT (21,2))                                     0.164     1.731
| (intra 'dsp' routing)                                              0.000     1.731
z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.731
data arrival time                                                              1.731

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.731
------------------------------------------------------------------------------------
slack (MET)                                                                    4.968


#Path 69
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[14].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7412 side:TOP (19,0))                                        0.000     1.099
| (CHANX:719639 L1 length:0 (19,0)->(19,0))                          0.108     1.207
| (CHANY:1189220 L1 length:0 (18,1)->(18,1))                         0.108     1.315
| (CHANX:725404 L4 length:3 (19,1)->(22,1))                          0.120     1.435
| (CHANY:1204032 L4 length:3 (21,2)->(21,5))                         0.120     1.555
| (IPIN:36773 side:RIGHT (21,3))                                     0.164     1.719
| (intra 'dsp' routing)                                              0.000     1.719
z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.719
data arrival time                                                              1.719

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.719
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 70
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[13].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7030 side:TOP (18,0))                                        0.000     1.099
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                          0.120     1.219
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                         0.120     1.339
| (CHANX:736958 L1 length:0 (21,3)->(21,3))                          0.108     1.447
| (CHANY:1204057 L1 length:0 (21,3)->(21,3))                         0.108     1.555
| (IPIN:36772 side:RIGHT (21,3))                                     0.164     1.719
| (intra 'dsp' routing)                                              0.000     1.719
z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.719
data arrival time                                                              1.719

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.719
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 71
Startpoint: z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36667 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719814 L4 length:3 (21,0)->(24,0))                          0.120     0.419
| (CHANX:719944 L1 length:0 (23,0)->(23,0))                          0.108     0.527
| (IPIN:9168 side:TOP (23,0))                                        0.164     0.691
| (intra 'io' routing)                                               0.118     0.808
out:z_out[5].outpad[0] (.output at (23,0))                           0.000     0.808
data arrival time                                                              0.808

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.808
------------------------------------------------------------------------------------
slack (MET)                                                                    4.992


#Path 72
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[8].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:6206 side:TOP (16,0))                                        0.000     1.099
| (CHANX:719464 L4 length:3 (16,0)->(19,0))                          0.120     1.219
| (CHANX:719614 L4 length:3 (18,0)->(21,0))                          0.120     1.339
| (CHANY:1203906 L4 length:2 (21,1)->(21,3))                         0.120     1.459
| (IPIN:36758 side:RIGHT (21,2))                                     0.164     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 73
Startpoint: z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36668 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                          0.120     0.419
| (IPIN:9448 side:TOP (24,0))                                        0.164     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[6].outpad[0] (.output at (24,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 74
Startpoint: z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36665 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719810 L4 length:3 (21,0)->(24,0))                          0.120     0.419
| (IPIN:8744 side:TOP (22,0))                                        0.164     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[3].outpad[0] (.output at (22,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 75
Startpoint: z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (OPIN:36663 side:BOTTOM (21,1))                                    0.000     0.299
| (CHANX:719615 L4 length:3 (21,0)->(18,0))                          0.120     0.419
| (IPIN:8328 side:TOP (21,0))                                        0.164     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[1].outpad[0] (.output at (21,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 76
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[12].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (OPIN:7014 side:TOP (18,0))                                        0.000     1.099
| (CHANX:719590 L4 length:3 (18,0)->(21,0))                          0.120     1.219
| (CHANY:1203930 L4 length:2 (21,1)->(21,3))                         0.120     1.339
| (IPIN:36771 side:RIGHT (21,3))                                     0.164     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing:global net)                                   0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#End of timing report
