INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Mon Mar 27 10:47:49 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.35 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.44 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.51 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.cc.clang.err.log 
Command       ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.15 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling conv.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang conv.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.cc.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.pp.0.cc.clang.err.log 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dense.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang dense.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.cc.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.12 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.12 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.16 sec.
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.18 sec.
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling flat.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang flat.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.cc.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.pp.0.cc.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pool.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang pool.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.cc.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.pp.0.cc.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling utils.cc as C++
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang utils.cc -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/vivado/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.cc.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.pp.0.cc.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.94 seconds. Elapsed time: 2.99 seconds; current allocated memory: 217.316 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.g.bc" "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.g.bc" "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.g.bc" "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.g.bc" "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.g.bc" "/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.g.bc /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/conv.g.bc /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.g.bc /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flat.g.bc /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/pool.g.bc /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/utils.g.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.23 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.76 sec.
Execute       run_link_or_opt -opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.58 sec.
Execute       run_link_or_opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn 
Execute         ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/ytq/source/vivado/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn -mllvm -hls-db-dir -mllvm /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg484-1 > /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.11 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.99 seconds; current allocated memory: 218.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.199 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.0.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.516 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.g.1.bc to /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
Command         transform done; 0.51 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 256.449 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.2.bc -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.79 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.029 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.84 sec.
Command     elaborate done; 8.82 sec.
Execute     ap_eval exec zip -j /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
Command       ap_set_top_model done; 0.12 sec.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dataflow_section 
Execute       preproc_iomode -model dense_layer_soft_max 
Execute       preproc_iomode -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       preproc_iomode -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       preproc_iomode -model dense_layer 
Execute       preproc_iomode -model dense.28 
Execute       preproc_iomode -model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.28_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.28_Pipeline_1 
Execute       preproc_iomode -model dense.27 
Execute       preproc_iomode -model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.27_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.27_Pipeline_1 
Execute       preproc_iomode -model dense.26 
Execute       preproc_iomode -model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.26_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.26_Pipeline_1 
Execute       preproc_iomode -model dense.25 
Execute       preproc_iomode -model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.25_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.25_Pipeline_1 
Execute       preproc_iomode -model dense.24 
Execute       preproc_iomode -model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.24_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.24_Pipeline_1 
Execute       preproc_iomode -model dense.23 
Execute       preproc_iomode -model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.23_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.23_Pipeline_1 
Execute       preproc_iomode -model dense.22 
Execute       preproc_iomode -model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense.22_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense.22_Pipeline_1 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model dense_Pipeline_VITIS_LOOP_60_2 
Execute       preproc_iomode -model dense_Pipeline_dense_for_flat 
Execute       preproc_iomode -model dense_Pipeline_1 
Execute       preproc_iomode -model flattening_layer 
Execute       preproc_iomode -model flattening.21 
Execute       preproc_iomode -model flattening.20 
Execute       preproc_iomode -model flattening.19 
Execute       preproc_iomode -model flattening.18 
Execute       preproc_iomode -model flattening.17 
Execute       preproc_iomode -model flattening.16 
Execute       preproc_iomode -model flattening.15 
Execute       preproc_iomode -model flattening 
Execute       preproc_iomode -model max_pooling_layer 
Execute       preproc_iomode -model max_pooling.14 
Execute       preproc_iomode -model max_pooling.13 
Execute       preproc_iomode -model max_pooling.12 
Execute       preproc_iomode -model max_pooling.11 
Execute       preproc_iomode -model max_pooling.10 
Execute       preproc_iomode -model max_pooling.9 
Execute       preproc_iomode -model max_pooling.8 
Execute       preproc_iomode -model max_pooling 
Execute       preproc_iomode -model convolutional_layer 
Execute       preproc_iomode -model convolution.7 
Execute       preproc_iomode -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.6 
Execute       preproc_iomode -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.5 
Execute       preproc_iomode -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.4 
Execute       preproc_iomode -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.3 
Execute       preproc_iomode -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.2 
Execute       preproc_iomode -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution.1 
Execute       preproc_iomode -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model convolution 
Execute       preproc_iomode -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       preproc_iomode -model cnn_Pipeline_10 
Execute       preproc_iomode -model cnn_Pipeline_9 
Execute       preproc_iomode -model cnn_Pipeline_8 
Execute       preproc_iomode -model cnn_Pipeline_7 
Execute       preproc_iomode -model cnn_Pipeline_6 
Execute       preproc_iomode -model cnn_Pipeline_5 
Execute       preproc_iomode -model cnn_Pipeline_4 
Execute       preproc_iomode -model cnn_Pipeline_3 
Execute       preproc_iomode -model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       preproc_iomode -model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.8 max_pooling.9 max_pooling.10 max_pooling.11 max_pooling.12 max_pooling.13 max_pooling.14 max_pooling_layer flattening flattening.15 flattening.16 flattening.17 flattening.18 flattening.19 flattening.20 flattening.21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.22_Pipeline_1 dense.22_Pipeline_dense_for_flat dense.22_Pipeline_VITIS_LOOP_60_2 dense.22 dense.23_Pipeline_1 dense.23_Pipeline_dense_for_flat dense.23_Pipeline_VITIS_LOOP_60_2 dense.23 dense.24_Pipeline_1 dense.24_Pipeline_dense_for_flat dense.24_Pipeline_VITIS_LOOP_60_2 dense.24 dense.25_Pipeline_1 dense.25_Pipeline_dense_for_flat dense.25_Pipeline_VITIS_LOOP_60_2 dense.25 dense.26_Pipeline_1 dense.26_Pipeline_dense_for_flat dense.26_Pipeline_VITIS_LOOP_60_2 dense.26 dense.27_Pipeline_1 dense.27_Pipeline_dense_for_flat dense.27_Pipeline_VITIS_LOOP_60_2 dense.27 dense.28_Pipeline_1 dense.28_Pipeline_dense_for_flat dense.28_Pipeline_VITIS_LOOP_60_2 dense.28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Configuring Module : cnn_Pipeline_pad_for_rows_pad_for_cols ...
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       apply_spec_resource_limit cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO-FLOW: Configuring Module : cnn_Pipeline_clone_for_rows_clone_for_cols ...
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       apply_spec_resource_limit cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO-FLOW: Configuring Module : cnn_Pipeline_3 ...
Execute       set_default_model cnn_Pipeline_3 
Execute       apply_spec_resource_limit cnn_Pipeline_3 
INFO-FLOW: Configuring Module : cnn_Pipeline_4 ...
Execute       set_default_model cnn_Pipeline_4 
Execute       apply_spec_resource_limit cnn_Pipeline_4 
INFO-FLOW: Configuring Module : cnn_Pipeline_5 ...
Execute       set_default_model cnn_Pipeline_5 
Execute       apply_spec_resource_limit cnn_Pipeline_5 
INFO-FLOW: Configuring Module : cnn_Pipeline_6 ...
Execute       set_default_model cnn_Pipeline_6 
Execute       apply_spec_resource_limit cnn_Pipeline_6 
INFO-FLOW: Configuring Module : cnn_Pipeline_7 ...
Execute       set_default_model cnn_Pipeline_7 
Execute       apply_spec_resource_limit cnn_Pipeline_7 
INFO-FLOW: Configuring Module : cnn_Pipeline_8 ...
Execute       set_default_model cnn_Pipeline_8 
Execute       apply_spec_resource_limit cnn_Pipeline_8 
INFO-FLOW: Configuring Module : cnn_Pipeline_9 ...
Execute       set_default_model cnn_Pipeline_9 
Execute       apply_spec_resource_limit cnn_Pipeline_9 
INFO-FLOW: Configuring Module : cnn_Pipeline_10 ...
Execute       set_default_model cnn_Pipeline_10 
Execute       apply_spec_resource_limit cnn_Pipeline_10 
INFO-FLOW: Configuring Module : convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution ...
Execute       set_default_model convolution 
Execute       apply_spec_resource_limit convolution 
INFO-FLOW: Configuring Module : convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.1 ...
Execute       set_default_model convolution.1 
Execute       apply_spec_resource_limit convolution.1 
INFO-FLOW: Configuring Module : convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.2 ...
Execute       set_default_model convolution.2 
Execute       apply_spec_resource_limit convolution.2 
INFO-FLOW: Configuring Module : convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.3 ...
Execute       set_default_model convolution.3 
Execute       apply_spec_resource_limit convolution.3 
INFO-FLOW: Configuring Module : convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.4 ...
Execute       set_default_model convolution.4 
Execute       apply_spec_resource_limit convolution.4 
INFO-FLOW: Configuring Module : convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.5 ...
Execute       set_default_model convolution.5 
Execute       apply_spec_resource_limit convolution.5 
INFO-FLOW: Configuring Module : convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.6 ...
Execute       set_default_model convolution.6 
Execute       apply_spec_resource_limit convolution.6 
INFO-FLOW: Configuring Module : convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       apply_spec_resource_limit convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Configuring Module : convolution.7 ...
Execute       set_default_model convolution.7 
Execute       apply_spec_resource_limit convolution.7 
INFO-FLOW: Configuring Module : convolutional_layer ...
Execute       set_default_model convolutional_layer 
Execute       apply_spec_resource_limit convolutional_layer 
INFO-FLOW: Configuring Module : max_pooling ...
Execute       set_default_model max_pooling 
Execute       apply_spec_resource_limit max_pooling 
INFO-FLOW: Configuring Module : max_pooling.8 ...
Execute       set_default_model max_pooling.8 
Execute       apply_spec_resource_limit max_pooling.8 
INFO-FLOW: Configuring Module : max_pooling.9 ...
Execute       set_default_model max_pooling.9 
Execute       apply_spec_resource_limit max_pooling.9 
INFO-FLOW: Configuring Module : max_pooling.10 ...
Execute       set_default_model max_pooling.10 
Execute       apply_spec_resource_limit max_pooling.10 
INFO-FLOW: Configuring Module : max_pooling.11 ...
Execute       set_default_model max_pooling.11 
Execute       apply_spec_resource_limit max_pooling.11 
INFO-FLOW: Configuring Module : max_pooling.12 ...
Execute       set_default_model max_pooling.12 
Execute       apply_spec_resource_limit max_pooling.12 
INFO-FLOW: Configuring Module : max_pooling.13 ...
Execute       set_default_model max_pooling.13 
Execute       apply_spec_resource_limit max_pooling.13 
INFO-FLOW: Configuring Module : max_pooling.14 ...
Execute       set_default_model max_pooling.14 
Execute       apply_spec_resource_limit max_pooling.14 
INFO-FLOW: Configuring Module : max_pooling_layer ...
Execute       set_default_model max_pooling_layer 
Execute       apply_spec_resource_limit max_pooling_layer 
INFO-FLOW: Configuring Module : flattening ...
Execute       set_default_model flattening 
Execute       apply_spec_resource_limit flattening 
INFO-FLOW: Configuring Module : flattening.15 ...
Execute       set_default_model flattening.15 
Execute       apply_spec_resource_limit flattening.15 
INFO-FLOW: Configuring Module : flattening.16 ...
Execute       set_default_model flattening.16 
Execute       apply_spec_resource_limit flattening.16 
INFO-FLOW: Configuring Module : flattening.17 ...
Execute       set_default_model flattening.17 
Execute       apply_spec_resource_limit flattening.17 
INFO-FLOW: Configuring Module : flattening.18 ...
Execute       set_default_model flattening.18 
Execute       apply_spec_resource_limit flattening.18 
INFO-FLOW: Configuring Module : flattening.19 ...
Execute       set_default_model flattening.19 
Execute       apply_spec_resource_limit flattening.19 
INFO-FLOW: Configuring Module : flattening.20 ...
Execute       set_default_model flattening.20 
Execute       apply_spec_resource_limit flattening.20 
INFO-FLOW: Configuring Module : flattening.21 ...
Execute       set_default_model flattening.21 
Execute       apply_spec_resource_limit flattening.21 
INFO-FLOW: Configuring Module : flattening_layer ...
Execute       set_default_model flattening_layer 
Execute       apply_spec_resource_limit flattening_layer 
INFO-FLOW: Configuring Module : dense_Pipeline_1 ...
Execute       set_default_model dense_Pipeline_1 
Execute       apply_spec_resource_limit dense_Pipeline_1 
INFO-FLOW: Configuring Module : dense_Pipeline_dense_for_flat ...
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : dense.22_Pipeline_1 ...
Execute       set_default_model dense.22_Pipeline_1 
Execute       apply_spec_resource_limit dense.22_Pipeline_1 
INFO-FLOW: Configuring Module : dense.22_Pipeline_dense_for_flat ...
Execute       set_default_model dense.22_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.22_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.22_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.22_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.22 ...
Execute       set_default_model dense.22 
Execute       apply_spec_resource_limit dense.22 
INFO-FLOW: Configuring Module : dense.23_Pipeline_1 ...
Execute       set_default_model dense.23_Pipeline_1 
Execute       apply_spec_resource_limit dense.23_Pipeline_1 
INFO-FLOW: Configuring Module : dense.23_Pipeline_dense_for_flat ...
Execute       set_default_model dense.23_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.23_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.23_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.23_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.23 ...
Execute       set_default_model dense.23 
Execute       apply_spec_resource_limit dense.23 
INFO-FLOW: Configuring Module : dense.24_Pipeline_1 ...
Execute       set_default_model dense.24_Pipeline_1 
Execute       apply_spec_resource_limit dense.24_Pipeline_1 
INFO-FLOW: Configuring Module : dense.24_Pipeline_dense_for_flat ...
Execute       set_default_model dense.24_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.24_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.24_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.24_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.24 ...
Execute       set_default_model dense.24 
Execute       apply_spec_resource_limit dense.24 
INFO-FLOW: Configuring Module : dense.25_Pipeline_1 ...
Execute       set_default_model dense.25_Pipeline_1 
Execute       apply_spec_resource_limit dense.25_Pipeline_1 
INFO-FLOW: Configuring Module : dense.25_Pipeline_dense_for_flat ...
Execute       set_default_model dense.25_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.25_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.25_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.25_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.25 ...
Execute       set_default_model dense.25 
Execute       apply_spec_resource_limit dense.25 
INFO-FLOW: Configuring Module : dense.26_Pipeline_1 ...
Execute       set_default_model dense.26_Pipeline_1 
Execute       apply_spec_resource_limit dense.26_Pipeline_1 
INFO-FLOW: Configuring Module : dense.26_Pipeline_dense_for_flat ...
Execute       set_default_model dense.26_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.26_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.26_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.26_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.26 ...
Execute       set_default_model dense.26 
Execute       apply_spec_resource_limit dense.26 
INFO-FLOW: Configuring Module : dense.27_Pipeline_1 ...
Execute       set_default_model dense.27_Pipeline_1 
Execute       apply_spec_resource_limit dense.27_Pipeline_1 
INFO-FLOW: Configuring Module : dense.27_Pipeline_dense_for_flat ...
Execute       set_default_model dense.27_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.27_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.27_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.27_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.27 ...
Execute       set_default_model dense.27 
Execute       apply_spec_resource_limit dense.27 
INFO-FLOW: Configuring Module : dense.28_Pipeline_1 ...
Execute       set_default_model dense.28_Pipeline_1 
Execute       apply_spec_resource_limit dense.28_Pipeline_1 
INFO-FLOW: Configuring Module : dense.28_Pipeline_dense_for_flat ...
Execute       set_default_model dense.28_Pipeline_dense_for_flat 
Execute       apply_spec_resource_limit dense.28_Pipeline_dense_for_flat 
INFO-FLOW: Configuring Module : dense.28_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       apply_spec_resource_limit dense.28_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Configuring Module : dense.28 ...
Execute       set_default_model dense.28 
Execute       apply_spec_resource_limit dense.28 
INFO-FLOW: Configuring Module : dense_layer ...
Execute       set_default_model dense_layer 
Execute       apply_spec_resource_limit dense_layer 
INFO-FLOW: Configuring Module : dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       apply_spec_resource_limit dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO-FLOW: Configuring Module : dense_layer_soft_max_Pipeline_dense_soft_max_for_digits ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       apply_spec_resource_limit dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO-FLOW: Configuring Module : dense_layer_soft_max ...
Execute       set_default_model dense_layer_soft_max 
Execute       apply_spec_resource_limit dense_layer_soft_max 
INFO-FLOW: Configuring Module : dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       apply_spec_resource_limit dataflow_section 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.8 max_pooling.9 max_pooling.10 max_pooling.11 max_pooling.12 max_pooling.13 max_pooling.14 max_pooling_layer flattening flattening.15 flattening.16 flattening.17 flattening.18 flattening.19 flattening.20 flattening.21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.22_Pipeline_1 dense.22_Pipeline_dense_for_flat dense.22_Pipeline_VITIS_LOOP_60_2 dense.22 dense.23_Pipeline_1 dense.23_Pipeline_dense_for_flat dense.23_Pipeline_VITIS_LOOP_60_2 dense.23 dense.24_Pipeline_1 dense.24_Pipeline_dense_for_flat dense.24_Pipeline_VITIS_LOOP_60_2 dense.24 dense.25_Pipeline_1 dense.25_Pipeline_dense_for_flat dense.25_Pipeline_VITIS_LOOP_60_2 dense.25 dense.26_Pipeline_1 dense.26_Pipeline_dense_for_flat dense.26_Pipeline_VITIS_LOOP_60_2 dense.26 dense.27_Pipeline_1 dense.27_Pipeline_dense_for_flat dense.27_Pipeline_VITIS_LOOP_60_2 dense.27 dense.28_Pipeline_1 dense.28_Pipeline_dense_for_flat dense.28_Pipeline_VITIS_LOOP_60_2 dense.28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Preprocessing Module: cnn_Pipeline_pad_for_rows_pad_for_cols ...
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       cdfg_preprocess -model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_clone_for_rows_clone_for_cols ...
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       cdfg_preprocess -model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_3 ...
Execute       set_default_model cnn_Pipeline_3 
Execute       cdfg_preprocess -model cnn_Pipeline_3 
Execute       rtl_gen_preprocess cnn_Pipeline_3 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_4 ...
Execute       set_default_model cnn_Pipeline_4 
Execute       cdfg_preprocess -model cnn_Pipeline_4 
Execute       rtl_gen_preprocess cnn_Pipeline_4 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_5 ...
Execute       set_default_model cnn_Pipeline_5 
Execute       cdfg_preprocess -model cnn_Pipeline_5 
Execute       rtl_gen_preprocess cnn_Pipeline_5 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_6 ...
Execute       set_default_model cnn_Pipeline_6 
Execute       cdfg_preprocess -model cnn_Pipeline_6 
Execute       rtl_gen_preprocess cnn_Pipeline_6 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_7 ...
Execute       set_default_model cnn_Pipeline_7 
Execute       cdfg_preprocess -model cnn_Pipeline_7 
Execute       rtl_gen_preprocess cnn_Pipeline_7 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_8 ...
Execute       set_default_model cnn_Pipeline_8 
Execute       cdfg_preprocess -model cnn_Pipeline_8 
Execute       rtl_gen_preprocess cnn_Pipeline_8 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_9 ...
Execute       set_default_model cnn_Pipeline_9 
Execute       cdfg_preprocess -model cnn_Pipeline_9 
Execute       rtl_gen_preprocess cnn_Pipeline_9 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_10 ...
Execute       set_default_model cnn_Pipeline_10 
Execute       cdfg_preprocess -model cnn_Pipeline_10 
Execute       rtl_gen_preprocess cnn_Pipeline_10 
INFO-FLOW: Preprocessing Module: convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution ...
Execute       set_default_model convolution 
Execute       cdfg_preprocess -model convolution 
Execute       rtl_gen_preprocess convolution 
INFO-FLOW: Preprocessing Module: convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.1 ...
Execute       set_default_model convolution.1 
Execute       cdfg_preprocess -model convolution.1 
Execute       rtl_gen_preprocess convolution.1 
INFO-FLOW: Preprocessing Module: convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.2 ...
Execute       set_default_model convolution.2 
Execute       cdfg_preprocess -model convolution.2 
Execute       rtl_gen_preprocess convolution.2 
INFO-FLOW: Preprocessing Module: convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.3 ...
Execute       set_default_model convolution.3 
Execute       cdfg_preprocess -model convolution.3 
Execute       rtl_gen_preprocess convolution.3 
INFO-FLOW: Preprocessing Module: convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.4 ...
Execute       set_default_model convolution.4 
Execute       cdfg_preprocess -model convolution.4 
Execute       rtl_gen_preprocess convolution.4 
INFO-FLOW: Preprocessing Module: convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.5 ...
Execute       set_default_model convolution.5 
Execute       cdfg_preprocess -model convolution.5 
Execute       rtl_gen_preprocess convolution.5 
INFO-FLOW: Preprocessing Module: convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.6 ...
Execute       set_default_model convolution.6 
Execute       cdfg_preprocess -model convolution.6 
Execute       rtl_gen_preprocess convolution.6 
INFO-FLOW: Preprocessing Module: convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols ...
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       cdfg_preprocess -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO-FLOW: Preprocessing Module: convolution.7 ...
Execute       set_default_model convolution.7 
Execute       cdfg_preprocess -model convolution.7 
Execute       rtl_gen_preprocess convolution.7 
INFO-FLOW: Preprocessing Module: convolutional_layer ...
Execute       set_default_model convolutional_layer 
Execute       cdfg_preprocess -model convolutional_layer 
Execute       rtl_gen_preprocess convolutional_layer 
INFO-FLOW: Preprocessing Module: max_pooling ...
Execute       set_default_model max_pooling 
Execute       cdfg_preprocess -model max_pooling 
Execute       rtl_gen_preprocess max_pooling 
INFO-FLOW: Preprocessing Module: max_pooling.8 ...
Execute       set_default_model max_pooling.8 
Execute       cdfg_preprocess -model max_pooling.8 
Execute       rtl_gen_preprocess max_pooling.8 
INFO-FLOW: Preprocessing Module: max_pooling.9 ...
Execute       set_default_model max_pooling.9 
Execute       cdfg_preprocess -model max_pooling.9 
Execute       rtl_gen_preprocess max_pooling.9 
INFO-FLOW: Preprocessing Module: max_pooling.10 ...
Execute       set_default_model max_pooling.10 
Execute       cdfg_preprocess -model max_pooling.10 
Execute       rtl_gen_preprocess max_pooling.10 
INFO-FLOW: Preprocessing Module: max_pooling.11 ...
Execute       set_default_model max_pooling.11 
Execute       cdfg_preprocess -model max_pooling.11 
Execute       rtl_gen_preprocess max_pooling.11 
INFO-FLOW: Preprocessing Module: max_pooling.12 ...
Execute       set_default_model max_pooling.12 
Execute       cdfg_preprocess -model max_pooling.12 
Execute       rtl_gen_preprocess max_pooling.12 
INFO-FLOW: Preprocessing Module: max_pooling.13 ...
Execute       set_default_model max_pooling.13 
Execute       cdfg_preprocess -model max_pooling.13 
Execute       rtl_gen_preprocess max_pooling.13 
INFO-FLOW: Preprocessing Module: max_pooling.14 ...
Execute       set_default_model max_pooling.14 
Execute       cdfg_preprocess -model max_pooling.14 
Execute       rtl_gen_preprocess max_pooling.14 
INFO-FLOW: Preprocessing Module: max_pooling_layer ...
Execute       set_default_model max_pooling_layer 
Execute       cdfg_preprocess -model max_pooling_layer 
Execute       rtl_gen_preprocess max_pooling_layer 
INFO-FLOW: Preprocessing Module: flattening ...
Execute       set_default_model flattening 
Execute       cdfg_preprocess -model flattening 
Execute       rtl_gen_preprocess flattening 
INFO-FLOW: Preprocessing Module: flattening.15 ...
Execute       set_default_model flattening.15 
Execute       cdfg_preprocess -model flattening.15 
Execute       rtl_gen_preprocess flattening.15 
INFO-FLOW: Preprocessing Module: flattening.16 ...
Execute       set_default_model flattening.16 
Execute       cdfg_preprocess -model flattening.16 
Execute       rtl_gen_preprocess flattening.16 
INFO-FLOW: Preprocessing Module: flattening.17 ...
Execute       set_default_model flattening.17 
Execute       cdfg_preprocess -model flattening.17 
Execute       rtl_gen_preprocess flattening.17 
INFO-FLOW: Preprocessing Module: flattening.18 ...
Execute       set_default_model flattening.18 
Execute       cdfg_preprocess -model flattening.18 
Execute       rtl_gen_preprocess flattening.18 
INFO-FLOW: Preprocessing Module: flattening.19 ...
Execute       set_default_model flattening.19 
Execute       cdfg_preprocess -model flattening.19 
Execute       rtl_gen_preprocess flattening.19 
INFO-FLOW: Preprocessing Module: flattening.20 ...
Execute       set_default_model flattening.20 
Execute       cdfg_preprocess -model flattening.20 
Execute       rtl_gen_preprocess flattening.20 
INFO-FLOW: Preprocessing Module: flattening.21 ...
Execute       set_default_model flattening.21 
Execute       cdfg_preprocess -model flattening.21 
Execute       rtl_gen_preprocess flattening.21 
INFO-FLOW: Preprocessing Module: flattening_layer ...
Execute       set_default_model flattening_layer 
Execute       cdfg_preprocess -model flattening_layer 
Execute       rtl_gen_preprocess flattening_layer 
INFO-FLOW: Preprocessing Module: dense_Pipeline_1 ...
Execute       set_default_model dense_Pipeline_1 
Execute       cdfg_preprocess -model dense_Pipeline_1 
Execute       rtl_gen_preprocess dense_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense_Pipeline_dense_for_flat ...
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: dense.22_Pipeline_1 ...
Execute       set_default_model dense.22_Pipeline_1 
Execute       cdfg_preprocess -model dense.22_Pipeline_1 
Execute       rtl_gen_preprocess dense.22_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.22_Pipeline_dense_for_flat ...
Execute       set_default_model dense.22_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.22_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.22_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.22_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.22_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.22 ...
Execute       set_default_model dense.22 
Execute       cdfg_preprocess -model dense.22 
Execute       rtl_gen_preprocess dense.22 
INFO-FLOW: Preprocessing Module: dense.23_Pipeline_1 ...
Execute       set_default_model dense.23_Pipeline_1 
Execute       cdfg_preprocess -model dense.23_Pipeline_1 
Execute       rtl_gen_preprocess dense.23_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.23_Pipeline_dense_for_flat ...
Execute       set_default_model dense.23_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.23_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.23_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.23_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.23_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.23 ...
Execute       set_default_model dense.23 
Execute       cdfg_preprocess -model dense.23 
Execute       rtl_gen_preprocess dense.23 
INFO-FLOW: Preprocessing Module: dense.24_Pipeline_1 ...
Execute       set_default_model dense.24_Pipeline_1 
Execute       cdfg_preprocess -model dense.24_Pipeline_1 
Execute       rtl_gen_preprocess dense.24_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.24_Pipeline_dense_for_flat ...
Execute       set_default_model dense.24_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.24_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.24_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.24_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.24_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.24 ...
Execute       set_default_model dense.24 
Execute       cdfg_preprocess -model dense.24 
Execute       rtl_gen_preprocess dense.24 
INFO-FLOW: Preprocessing Module: dense.25_Pipeline_1 ...
Execute       set_default_model dense.25_Pipeline_1 
Execute       cdfg_preprocess -model dense.25_Pipeline_1 
Execute       rtl_gen_preprocess dense.25_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.25_Pipeline_dense_for_flat ...
Execute       set_default_model dense.25_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.25_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.25_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.25_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.25_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.25 ...
Execute       set_default_model dense.25 
Execute       cdfg_preprocess -model dense.25 
Execute       rtl_gen_preprocess dense.25 
INFO-FLOW: Preprocessing Module: dense.26_Pipeline_1 ...
Execute       set_default_model dense.26_Pipeline_1 
Execute       cdfg_preprocess -model dense.26_Pipeline_1 
Execute       rtl_gen_preprocess dense.26_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.26_Pipeline_dense_for_flat ...
Execute       set_default_model dense.26_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.26_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.26_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.26_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.26_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.26 ...
Execute       set_default_model dense.26 
Execute       cdfg_preprocess -model dense.26 
Execute       rtl_gen_preprocess dense.26 
INFO-FLOW: Preprocessing Module: dense.27_Pipeline_1 ...
Execute       set_default_model dense.27_Pipeline_1 
Execute       cdfg_preprocess -model dense.27_Pipeline_1 
Execute       rtl_gen_preprocess dense.27_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.27_Pipeline_dense_for_flat ...
Execute       set_default_model dense.27_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.27_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.27_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.27_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.27_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.27 ...
Execute       set_default_model dense.27 
Execute       cdfg_preprocess -model dense.27 
Execute       rtl_gen_preprocess dense.27 
INFO-FLOW: Preprocessing Module: dense.28_Pipeline_1 ...
Execute       set_default_model dense.28_Pipeline_1 
Execute       cdfg_preprocess -model dense.28_Pipeline_1 
Execute       rtl_gen_preprocess dense.28_Pipeline_1 
INFO-FLOW: Preprocessing Module: dense.28_Pipeline_dense_for_flat ...
Execute       set_default_model dense.28_Pipeline_dense_for_flat 
Execute       cdfg_preprocess -model dense.28_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.28_Pipeline_dense_for_flat 
INFO-FLOW: Preprocessing Module: dense.28_Pipeline_VITIS_LOOP_60_2 ...
Execute       set_default_model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       cdfg_preprocess -model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.28_Pipeline_VITIS_LOOP_60_2 
INFO-FLOW: Preprocessing Module: dense.28 ...
Execute       set_default_model dense.28 
Execute       cdfg_preprocess -model dense.28 
Execute       rtl_gen_preprocess dense.28 
INFO-FLOW: Preprocessing Module: dense_layer ...
Execute       set_default_model dense_layer 
Execute       cdfg_preprocess -model dense_layer 
Execute       rtl_gen_preprocess dense_layer 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       cdfg_preprocess -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits ...
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       cdfg_preprocess -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO-FLOW: Preprocessing Module: dense_layer_soft_max ...
Execute       set_default_model dense_layer_soft_max 
Execute       cdfg_preprocess -model dense_layer_soft_max 
Execute       rtl_gen_preprocess dense_layer_soft_max 
INFO-FLOW: Preprocessing Module: dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       cdfg_preprocess -model dataflow_section 
Execute       rtl_gen_preprocess dataflow_section 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.8 max_pooling.9 max_pooling.10 max_pooling.11 max_pooling.12 max_pooling.13 max_pooling.14 max_pooling_layer flattening flattening.15 flattening.16 flattening.17 flattening.18 flattening.19 flattening.20 flattening.21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.22_Pipeline_1 dense.22_Pipeline_dense_for_flat dense.22_Pipeline_VITIS_LOOP_60_2 dense.22 dense.23_Pipeline_1 dense.23_Pipeline_dense_for_flat dense.23_Pipeline_VITIS_LOOP_60_2 dense.23 dense.24_Pipeline_1 dense.24_Pipeline_dense_for_flat dense.24_Pipeline_VITIS_LOOP_60_2 dense.24 dense.25_Pipeline_1 dense.25_Pipeline_dense_for_flat dense.25_Pipeline_VITIS_LOOP_60_2 dense.25 dense.26_Pipeline_1 dense.26_Pipeline_dense_for_flat dense.26_Pipeline_VITIS_LOOP_60_2 dense.26 dense.27_Pipeline_1 dense.27_Pipeline_dense_for_flat dense.27_Pipeline_VITIS_LOOP_60_2 dense.27 dense.28_Pipeline_1 dense.28_Pipeline_dense_for_flat dense.28_Pipeline_VITIS_LOOP_60_2 dense.28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       schedule -model cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.032 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_pad_for_rows_pad_for_cols.
Execute       set_default_model cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       bind -model cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.032 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_pad_for_rows_pad_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       schedule -model cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_clone_for_rows_clone_for_cols.
Execute       set_default_model cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       bind -model cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_clone_for_rows_clone_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_3 
Execute       schedule -model cnn_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_3.
Execute       set_default_model cnn_Pipeline_3 
Execute       bind -model cnn_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_4 
Execute       schedule -model cnn_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_4.
Execute       set_default_model cnn_Pipeline_4 
Execute       bind -model cnn_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_5 
Execute       schedule -model cnn_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_5.
Execute       set_default_model cnn_Pipeline_5 
Execute       bind -model cnn_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_6 
Execute       schedule -model cnn_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_6.
Execute       set_default_model cnn_Pipeline_6 
Execute       bind -model cnn_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_7 
Execute       schedule -model cnn_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_7.
Execute       set_default_model cnn_Pipeline_7 
Execute       bind -model cnn_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_8 
Execute       schedule -model cnn_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.035 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_8.
Execute       set_default_model cnn_Pipeline_8 
Execute       bind -model cnn_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.035 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_9 
Execute       schedule -model cnn_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_9.
Execute       set_default_model cnn_Pipeline_9 
Execute       bind -model cnn_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_10 
Execute       schedule -model cnn_Pipeline_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.036 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_10.
Execute       set_default_model cnn_Pipeline_10 
Execute       bind -model cnn_Pipeline_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.038 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.038 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution 
Execute       schedule -model convolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.
Execute       set_default_model convolution 
Execute       bind -model convolution 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.038 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.bind.adb -f 
INFO-FLOW: Finish binding convolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.040 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.040 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.1 
Execute       schedule -model convolution.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.040 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.1.
Execute       set_default_model convolution.1 
Execute       bind -model convolution.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.bind.adb -f 
INFO-FLOW: Finish binding convolution.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.2 
Execute       schedule -model convolution.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.2.
Execute       set_default_model convolution.2 
Execute       bind -model convolution.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.bind.adb -f 
INFO-FLOW: Finish binding convolution.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.3 
Execute       schedule -model convolution.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.3.
Execute       set_default_model convolution.3 
Execute       bind -model convolution.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.bind.adb -f 
INFO-FLOW: Finish binding convolution.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.4 
Execute       schedule -model convolution.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.047 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.4.
Execute       set_default_model convolution.4 
Execute       bind -model convolution.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.047 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.bind.adb -f 
INFO-FLOW: Finish binding convolution.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.5 
Execute       schedule -model convolution.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.5.
Execute       set_default_model convolution.5 
Execute       bind -model convolution.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.bind.adb -f 
INFO-FLOW: Finish binding convolution.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.050 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.6 
Execute       schedule -model convolution.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.051 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.6.
Execute       set_default_model convolution.6 
Execute       bind -model convolution.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.bind.adb -f 
INFO-FLOW: Finish binding convolution.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       schedule -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.052 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
Execute       set_default_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       bind -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.052 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.bind.adb -f 
INFO-FLOW: Finish binding convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution.7 
Execute       schedule -model convolution.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.7.
Execute       set_default_model convolution.7 
Execute       bind -model convolution.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.bind.adb -f 
INFO-FLOW: Finish binding convolution.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolutional_layer 
Execute       schedule -model convolutional_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.053 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.sched.adb -f 
INFO-FLOW: Finish scheduling convolutional_layer.
Execute       set_default_model convolutional_layer 
Execute       bind -model convolutional_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.053 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.19 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.bind.adb -f 
INFO-FLOW: Finish binding convolutional_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling 
Execute       schedule -model max_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.054 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.
Execute       set_default_model max_pooling 
Execute       bind -model max_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.8 
Execute       schedule -model max_pooling.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.8.
Execute       set_default_model max_pooling.8 
Execute       bind -model max_pooling.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.9 
Execute       schedule -model max_pooling.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.9.
Execute       set_default_model max_pooling.9 
Execute       bind -model max_pooling.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.10 
Execute       schedule -model max_pooling.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.10.
Execute       set_default_model max_pooling.10 
Execute       bind -model max_pooling.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.11 
Execute       schedule -model max_pooling.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.11.
Execute       set_default_model max_pooling.11 
Execute       bind -model max_pooling.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.12 
Execute       schedule -model max_pooling.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.12.
Execute       set_default_model max_pooling.12 
Execute       bind -model max_pooling.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.13 
Execute       schedule -model max_pooling.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.057 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.13.
Execute       set_default_model max_pooling.13 
Execute       bind -model max_pooling.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling.14 
Execute       schedule -model max_pooling.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.14.
Execute       set_default_model max_pooling.14 
Execute       bind -model max_pooling.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling_layer 
Execute       schedule -model max_pooling_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling_layer.
Execute       set_default_model max_pooling_layer 
Execute       bind -model max_pooling_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.058 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.5 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.bind.adb -f 
INFO-FLOW: Finish binding max_pooling_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening 
Execute       schedule -model flattening 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.
Execute       set_default_model flattening 
Execute       bind -model flattening 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.bind.adb -f 
INFO-FLOW: Finish binding flattening.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.15 
Execute       schedule -model flattening.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.15.
Execute       set_default_model flattening.15 
Execute       bind -model flattening.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.bind.adb -f 
INFO-FLOW: Finish binding flattening.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.16 
Execute       schedule -model flattening.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.16.
Execute       set_default_model flattening.16 
Execute       bind -model flattening.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.059 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.bind.adb -f 
INFO-FLOW: Finish binding flattening.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.17 
Execute       schedule -model flattening.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.17.
Execute       set_default_model flattening.17 
Execute       bind -model flattening.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.bind.adb -f 
INFO-FLOW: Finish binding flattening.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.18 
Execute       schedule -model flattening.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.18.
Execute       set_default_model flattening.18 
Execute       bind -model flattening.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.bind.adb -f 
INFO-FLOW: Finish binding flattening.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.19 
Execute       schedule -model flattening.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.19.
Execute       set_default_model flattening.19 
Execute       bind -model flattening.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.bind.adb -f 
INFO-FLOW: Finish binding flattening.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.20 
Execute       schedule -model flattening.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.20.
Execute       set_default_model flattening.20 
Execute       bind -model flattening.20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.bind.adb -f 
INFO-FLOW: Finish binding flattening.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening.21 
Execute       schedule -model flattening.21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.sched.adb -f 
INFO-FLOW: Finish scheduling flattening.21.
Execute       set_default_model flattening.21 
Execute       bind -model flattening.21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.bind.adb -f 
INFO-FLOW: Finish binding flattening.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flattening_layer 
Execute       schedule -model flattening_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.sched.adb -f 
INFO-FLOW: Finish scheduling flattening_layer.
Execute       set_default_model flattening_layer 
Execute       bind -model flattening_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.060 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.bind.adb -f 
INFO-FLOW: Finish binding flattening_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_1 
Execute       schedule -model dense_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_1.
Execute       set_default_model dense_Pipeline_1 
Execute       bind -model dense_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       schedule -model dense_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_dense_for_flat.
Execute       set_default_model dense_Pipeline_dense_for_flat 
Execute       bind -model dense_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.062 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.sched.adb -f 
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.063 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.bind.adb -f 
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.22_Pipeline_1 
Execute       schedule -model dense.22_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.063 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.22_Pipeline_1.
Execute       set_default_model dense.22_Pipeline_1 
Execute       bind -model dense.22_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.22_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.22_Pipeline_dense_for_flat 
Execute       schedule -model dense.22_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.22_Pipeline_dense_for_flat.
Execute       set_default_model dense.22_Pipeline_dense_for_flat 
Execute       bind -model dense.22_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.064 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.22_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.22_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.22_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.22_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.22_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.22 
Execute       schedule -model dense.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.sched.adb -f 
INFO-FLOW: Finish scheduling dense.22.
Execute       set_default_model dense.22 
Execute       bind -model dense.22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.bind.adb -f 
INFO-FLOW: Finish binding dense.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.23_Pipeline_1 
Execute       schedule -model dense.23_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.23_Pipeline_1.
Execute       set_default_model dense.23_Pipeline_1 
Execute       bind -model dense.23_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.23_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.23_Pipeline_dense_for_flat 
Execute       schedule -model dense.23_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.23_Pipeline_dense_for_flat.
Execute       set_default_model dense.23_Pipeline_dense_for_flat 
Execute       bind -model dense.23_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.066 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.23_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.23_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.23_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.23_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.23_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.23 
Execute       schedule -model dense.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.sched.adb -f 
INFO-FLOW: Finish scheduling dense.23.
Execute       set_default_model dense.23 
Execute       bind -model dense.23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.067 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.bind.adb -f 
INFO-FLOW: Finish binding dense.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.24_Pipeline_1 
Execute       schedule -model dense.24_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.24_Pipeline_1.
Execute       set_default_model dense.24_Pipeline_1 
Execute       bind -model dense.24_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.24_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.24_Pipeline_dense_for_flat 
Execute       schedule -model dense.24_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.24_Pipeline_dense_for_flat.
Execute       set_default_model dense.24_Pipeline_dense_for_flat 
Execute       bind -model dense.24_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.24_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.24_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.24_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.24_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.24_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.24 
Execute       schedule -model dense.24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.sched.adb -f 
INFO-FLOW: Finish scheduling dense.24.
Execute       set_default_model dense.24 
Execute       bind -model dense.24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.bind.adb -f 
INFO-FLOW: Finish binding dense.24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.25_Pipeline_1 
Execute       schedule -model dense.25_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.25_Pipeline_1.
Execute       set_default_model dense.25_Pipeline_1 
Execute       bind -model dense.25_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.25_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.25_Pipeline_dense_for_flat 
Execute       schedule -model dense.25_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.25_Pipeline_dense_for_flat.
Execute       set_default_model dense.25_Pipeline_dense_for_flat 
Execute       bind -model dense.25_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.071 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.25_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.25_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.25_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.25_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.071 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.25_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.25 
Execute       schedule -model dense.25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.sched.adb -f 
INFO-FLOW: Finish scheduling dense.25.
Execute       set_default_model dense.25 
Execute       bind -model dense.25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.bind.adb -f 
INFO-FLOW: Finish binding dense.25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.26_Pipeline_1 
Execute       schedule -model dense.26_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.26_Pipeline_1.
Execute       set_default_model dense.26_Pipeline_1 
Execute       bind -model dense.26_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.26_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.26_Pipeline_dense_for_flat 
Execute       schedule -model dense.26_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.073 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.26_Pipeline_dense_for_flat.
Execute       set_default_model dense.26_Pipeline_dense_for_flat 
Execute       bind -model dense.26_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.073 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.26_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.26_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.26_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.26_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.26_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.26 
Execute       schedule -model dense.26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.sched.adb -f 
INFO-FLOW: Finish scheduling dense.26.
Execute       set_default_model dense.26 
Execute       bind -model dense.26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.bind.adb -f 
INFO-FLOW: Finish binding dense.26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.27_Pipeline_1 
Execute       schedule -model dense.27_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.27_Pipeline_1.
Execute       set_default_model dense.27_Pipeline_1 
Execute       bind -model dense.27_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.27_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.27_Pipeline_dense_for_flat 
Execute       schedule -model dense.27_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.27_Pipeline_dense_for_flat.
Execute       set_default_model dense.27_Pipeline_dense_for_flat 
Execute       bind -model dense.27_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.27_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.27_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.076 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.27_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.27_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.076 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.27_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.27 
Execute       schedule -model dense.27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.076 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.sched.adb -f 
INFO-FLOW: Finish scheduling dense.27.
Execute       set_default_model dense.27 
Execute       bind -model dense.27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.bind.adb -f 
INFO-FLOW: Finish binding dense.27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.28_Pipeline_1 
Execute       schedule -model dense.28_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense.28_Pipeline_1.
Execute       set_default_model dense.28_Pipeline_1 
Execute       bind -model dense.28_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dense.28_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.28_Pipeline_dense_for_flat 
Execute       schedule -model dense.28_Pipeline_dense_for_flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.sched.adb -f 
INFO-FLOW: Finish scheduling dense.28_Pipeline_dense_for_flat.
Execute       set_default_model dense.28_Pipeline_dense_for_flat 
Execute       bind -model dense.28_Pipeline_dense_for_flat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.bind.adb -f 
INFO-FLOW: Finish binding dense.28_Pipeline_dense_for_flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       schedule -model dense.28_Pipeline_VITIS_LOOP_60_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.078 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense.28_Pipeline_VITIS_LOOP_60_2.
Execute       set_default_model dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       bind -model dense.28_Pipeline_VITIS_LOOP_60_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.078 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.bind.adb -f 
INFO-FLOW: Finish binding dense.28_Pipeline_VITIS_LOOP_60_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense.28 
Execute       schedule -model dense.28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.sched.adb -f 
INFO-FLOW: Finish scheduling dense.28.
Execute       set_default_model dense.28 
Execute       bind -model dense.28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.bind.adb -f 
INFO-FLOW: Finish binding dense.28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer 
Execute       schedule -model dense_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer.
Execute       set_default_model dense_layer 
Execute       bind -model dense_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.bind.adb -f 
INFO-FLOW: Finish binding dense_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       schedule -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       bind -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       schedule -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.
Execute       set_default_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       bind -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_layer_soft_max 
Execute       schedule -model dense_layer_soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling dense_layer_soft_max.
Execute       set_default_model dense_layer_soft_max 
Execute       bind -model dense_layer_soft_max 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.bind.adb -f 
INFO-FLOW: Finish binding dense_layer_soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_section 
Execute       schedule -model dataflow_section 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_section.
Execute       set_default_model dataflow_section 
Execute       bind -model dataflow_section 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.082 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.99 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.bind.adb -f 
INFO-FLOW: Finish binding dataflow_section.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.082 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.082 GB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.13 sec.
Execute       db_write -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       rtl_gen_preprocess cnn_Pipeline_3 
Execute       rtl_gen_preprocess cnn_Pipeline_4 
Execute       rtl_gen_preprocess cnn_Pipeline_5 
Execute       rtl_gen_preprocess cnn_Pipeline_6 
Execute       rtl_gen_preprocess cnn_Pipeline_7 
Execute       rtl_gen_preprocess cnn_Pipeline_8 
Execute       rtl_gen_preprocess cnn_Pipeline_9 
Execute       rtl_gen_preprocess cnn_Pipeline_10 
Execute       rtl_gen_preprocess convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution 
Execute       rtl_gen_preprocess convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.1 
Execute       rtl_gen_preprocess convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.2 
Execute       rtl_gen_preprocess convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.3 
Execute       rtl_gen_preprocess convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.4 
Execute       rtl_gen_preprocess convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.5 
Execute       rtl_gen_preprocess convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.6 
Execute       rtl_gen_preprocess convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       rtl_gen_preprocess convolution.7 
Execute       rtl_gen_preprocess convolutional_layer 
Execute       rtl_gen_preprocess max_pooling 
Execute       rtl_gen_preprocess max_pooling.8 
Execute       rtl_gen_preprocess max_pooling.9 
Execute       rtl_gen_preprocess max_pooling.10 
Execute       rtl_gen_preprocess max_pooling.11 
Execute       rtl_gen_preprocess max_pooling.12 
Execute       rtl_gen_preprocess max_pooling.13 
Execute       rtl_gen_preprocess max_pooling.14 
Execute       rtl_gen_preprocess max_pooling_layer 
Execute       rtl_gen_preprocess flattening 
Execute       rtl_gen_preprocess flattening.15 
Execute       rtl_gen_preprocess flattening.16 
Execute       rtl_gen_preprocess flattening.17 
Execute       rtl_gen_preprocess flattening.18 
Execute       rtl_gen_preprocess flattening.19 
Execute       rtl_gen_preprocess flattening.20 
Execute       rtl_gen_preprocess flattening.21 
Execute       rtl_gen_preprocess flattening_layer 
Execute       rtl_gen_preprocess dense_Pipeline_1 
Execute       rtl_gen_preprocess dense_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess dense.22_Pipeline_1 
Execute       rtl_gen_preprocess dense.22_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.22_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.22 
Execute       rtl_gen_preprocess dense.23_Pipeline_1 
Execute       rtl_gen_preprocess dense.23_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.23_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.23 
Execute       rtl_gen_preprocess dense.24_Pipeline_1 
Execute       rtl_gen_preprocess dense.24_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.24_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.24 
Execute       rtl_gen_preprocess dense.25_Pipeline_1 
Execute       rtl_gen_preprocess dense.25_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.25_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.25 
Execute       rtl_gen_preprocess dense.26_Pipeline_1 
Execute       rtl_gen_preprocess dense.26_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.26_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.26 
Execute       rtl_gen_preprocess dense.27_Pipeline_1 
Execute       rtl_gen_preprocess dense.27_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.27_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.27 
Execute       rtl_gen_preprocess dense.28_Pipeline_1 
Execute       rtl_gen_preprocess dense.28_Pipeline_dense_for_flat 
Execute       rtl_gen_preprocess dense.28_Pipeline_VITIS_LOOP_60_2 
Execute       rtl_gen_preprocess dense.28 
Execute       rtl_gen_preprocess dense_layer 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       rtl_gen_preprocess dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       rtl_gen_preprocess dense_layer_soft_max 
Execute       rtl_gen_preprocess dataflow_section 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.8 max_pooling.9 max_pooling.10 max_pooling.11 max_pooling.12 max_pooling.13 max_pooling.14 max_pooling_layer flattening flattening.15 flattening.16 flattening.17 flattening.18 flattening.19 flattening.20 flattening.21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.22_Pipeline_1 dense.22_Pipeline_dense_for_flat dense.22_Pipeline_VITIS_LOOP_60_2 dense.22 dense.23_Pipeline_1 dense.23_Pipeline_dense_for_flat dense.23_Pipeline_VITIS_LOOP_60_2 dense.23 dense.24_Pipeline_1 dense.24_Pipeline_dense_for_flat dense.24_Pipeline_VITIS_LOOP_60_2 dense.24 dense.25_Pipeline_1 dense.25_Pipeline_dense_for_flat dense.25_Pipeline_VITIS_LOOP_60_2 dense.25 dense.26_Pipeline_1 dense.26_Pipeline_dense_for_flat dense.26_Pipeline_VITIS_LOOP_60_2 dense.26 dense.27_Pipeline_1 dense.27_Pipeline_dense_for_flat dense.27_Pipeline_VITIS_LOOP_60_2 dense.27 dense.28_Pipeline_1 dense.28_Pipeline_dense_for_flat dense.28_Pipeline_VITIS_LOOP_60_2 dense.28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_pad_for_rows_pad_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.083 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_pad_for_rows_pad_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       gen_rtl cnn_Pipeline_pad_for_rows_pad_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_pad_for_rows_pad_for_cols 
Execute       syn_report -csynth -model cnn_Pipeline_pad_for_rows_pad_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_pad_for_rows_pad_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_pad_for_rows_pad_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_pad_for_rows_pad_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_pad_for_rows_pad_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_pad_for_rows_pad_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.adb 
Execute       db_write -model cnn_Pipeline_pad_for_rows_pad_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_pad_for_rows_pad_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_clone_for_rows_clone_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_clone_for_rows_clone_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       gen_rtl cnn_Pipeline_clone_for_rows_clone_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_clone_for_rows_clone_for_cols 
Execute       syn_report -csynth -model cnn_Pipeline_clone_for_rows_clone_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_clone_for_rows_clone_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_clone_for_rows_clone_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_clone_for_rows_clone_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_clone_for_rows_clone_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_clone_for_rows_clone_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.adb 
Execute       db_write -model cnn_Pipeline_clone_for_rows_clone_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_clone_for_rows_clone_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_3 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_3 
Execute       gen_rtl cnn_Pipeline_3 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_3 
Execute       syn_report -csynth -model cnn_Pipeline_3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_3_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_3 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.adb 
Execute       db_write -model cnn_Pipeline_3 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_3 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.087 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_4 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_4 
Execute       gen_rtl cnn_Pipeline_4 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_4 
Execute       syn_report -csynth -model cnn_Pipeline_4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_4 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.adb 
Execute       db_write -model cnn_Pipeline_4 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_4 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.088 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_5 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_5 
Execute       gen_rtl cnn_Pipeline_5 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_5 
Execute       syn_report -csynth -model cnn_Pipeline_5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_5_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_5 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.adb 
Execute       db_write -model cnn_Pipeline_5 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_5 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.090 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_6 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_6 
Execute       gen_rtl cnn_Pipeline_6 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_6 
Execute       syn_report -csynth -model cnn_Pipeline_6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_6_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_6 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.adb 
Execute       db_write -model cnn_Pipeline_6 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_6 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.091 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_7 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_7 
Execute       gen_rtl cnn_Pipeline_7 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_7 
Execute       syn_report -csynth -model cnn_Pipeline_7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_7_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_7 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.adb 
Execute       db_write -model cnn_Pipeline_7 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_7 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_8 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.092 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_8 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_8 
Execute       gen_rtl cnn_Pipeline_8 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_8 
Execute       syn_report -csynth -model cnn_Pipeline_8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_8_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_8 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.adb 
Execute       db_write -model cnn_Pipeline_8 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_8 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_9 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_9 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_9 
Execute       gen_rtl cnn_Pipeline_9 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_9 
Execute       syn_report -csynth -model cnn_Pipeline_9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_9_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_9 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.adb 
Execute       db_write -model cnn_Pipeline_9 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_9 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_10 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.094 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_10 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_cnn_Pipeline_10 
Execute       gen_rtl cnn_Pipeline_10 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_cnn_Pipeline_10 
Execute       syn_report -csynth -model cnn_Pipeline_10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn_Pipeline_10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_Pipeline_10_csynth.xml 
Execute       syn_report -verbosereport -model cnn_Pipeline_10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model cnn_Pipeline_10 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.adb 
Execute       db_write -model cnn_Pipeline_10 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_10 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.097 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.34 sec.
Execute       db_write -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution 
Execute       gen_rtl convolution -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution 
Execute       syn_report -csynth -model convolution -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_csynth.xml 
Execute       syn_report -verbosereport -model convolution -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model convolution -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.adb 
Execute       db_write -model convolution -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.103 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.107 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_1 
Execute       gen_rtl convolution.1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_1 
Execute       syn_report -csynth -model convolution.1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_1_csynth.xml 
Execute       syn_report -verbosereport -model convolution.1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -model convolution.1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.adb 
Execute       db_write -model convolution.1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.109 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.113 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_2 
Execute       gen_rtl convolution.2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_2 
Execute       syn_report -csynth -model convolution.2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_2_csynth.xml 
Execute       syn_report -verbosereport -model convolution.2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model convolution.2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.adb 
Execute       db_write -model convolution.2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.115 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.119 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.3 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_3 
Execute       gen_rtl convolution.3 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_3 
Execute       syn_report -csynth -model convolution.3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_3_csynth.xml 
Execute       syn_report -verbosereport -model convolution.3 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model convolution.3 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.adb 
Execute       db_write -model convolution.3 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.3 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.122 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.4 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.125 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.4 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_4 
Execute       gen_rtl convolution.4 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_4 
Execute       syn_report -csynth -model convolution.4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_4_csynth.xml 
Execute       syn_report -verbosereport -model convolution.4 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -model convolution.4 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.adb 
Execute       db_write -model convolution.4 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.4 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.128 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.35 sec.
Execute       db_write -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.5 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.132 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.5 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_5 
Execute       gen_rtl convolution.5 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_5 
Execute       syn_report -csynth -model convolution.5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_5_csynth.xml 
Execute       syn_report -verbosereport -model convolution.5 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model convolution.5 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.adb 
Execute       db_write -model convolution.5 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.5 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.134 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.6 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.138 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.6 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_6 
Execute       gen_rtl convolution.6 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_6 
Execute       syn_report -csynth -model convolution.6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_6_csynth.xml 
Execute       syn_report -verbosereport -model convolution.6 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model convolution.6 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.adb 
Execute       db_write -model convolution.6 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.6 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       gen_rtl convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
Execute       syn_report -csynth -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_csynth.xml 
Execute       syn_report -verbosereport -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.adb 
Execute       db_write -model convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution.7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.144 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution.7 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolution_7 
Execute       gen_rtl convolution.7 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolution_7 
Execute       syn_report -csynth -model convolution.7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolution.7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolution_7_csynth.xml 
Execute       syn_report -verbosereport -model convolution.7 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -model convolution.7 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.adb 
Execute       db_write -model convolution.7 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution.7 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolutional_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.147 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolutional_layer -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_convolutional_layer 
Execute       gen_rtl convolutional_layer -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_convolutional_layer 
Execute       syn_report -csynth -model convolutional_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolutional_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model convolutional_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/convolutional_layer_csynth.xml 
Execute       syn_report -verbosereport -model convolutional_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.28 sec.
Execute       db_write -model convolutional_layer -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.adb 
Execute       db_write -model convolutional_layer -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolutional_layer -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.149 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling 
Execute       gen_rtl max_pooling -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling 
Execute       syn_report -csynth -model max_pooling -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model max_pooling -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.adb 
Execute       db_write -model max_pooling -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.8 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.151 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.8 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_8 
Execute       gen_rtl max_pooling.8 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_8 
Execute       syn_report -csynth -model max_pooling.8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_8_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.8 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.8 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.adb 
Execute       db_write -model max_pooling.8 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.8 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.9 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.153 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.9 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_9 
Execute       gen_rtl max_pooling.9 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_9 
Execute       syn_report -csynth -model max_pooling.9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_9_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.9 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.9 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.adb 
Execute       db_write -model max_pooling.9 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.9 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.10 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.155 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.10 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_10 
Execute       gen_rtl max_pooling.10 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_10 
Execute       syn_report -csynth -model max_pooling.10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_10_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.10 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.10 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.adb 
Execute       db_write -model max_pooling.10 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.10 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.11 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.157 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.11 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_11 
Execute       gen_rtl max_pooling.11 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_11 
Execute       syn_report -csynth -model max_pooling.11 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.11 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_11_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.11 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.11 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.adb 
Execute       db_write -model max_pooling.11 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.11 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.12 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.160 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.12 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_12 
Execute       gen_rtl max_pooling.12 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_12 
Execute       syn_report -csynth -model max_pooling.12 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.12 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_12_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.12 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.12 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.adb 
Execute       db_write -model max_pooling.12 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.12 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.13 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.162 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.13 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_13 
Execute       gen_rtl max_pooling.13 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_13 
Execute       syn_report -csynth -model max_pooling.13 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.13 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_13_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.13 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling.13 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.adb 
Execute       db_write -model max_pooling.13 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.13 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling.14 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.164 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling.14 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_14 
Execute       gen_rtl max_pooling.14 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_14 
Execute       syn_report -csynth -model max_pooling.14 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling.14 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_14_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling.14 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -model max_pooling.14 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.adb 
Execute       db_write -model max_pooling.14 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling.14 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model max_pooling_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.166 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling_layer -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_max_pooling_layer 
Execute       gen_rtl max_pooling_layer -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_max_pooling_layer 
Execute       syn_report -csynth -model max_pooling_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model max_pooling_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/max_pooling_layer_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.5 sec.
Execute       db_write -model max_pooling_layer -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.adb 
Execute       db_write -model max_pooling_layer -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info max_pooling_layer -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.168 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening 
Execute       gen_rtl flattening -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening 
Execute       syn_report -csynth -model flattening -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_csynth.xml 
Execute       syn_report -verbosereport -model flattening -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.adb 
Execute       db_write -model flattening -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.15 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.169 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.15 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_15 
Execute       gen_rtl flattening.15 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_15 
Execute       syn_report -csynth -model flattening.15 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.15 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_15_csynth.xml 
Execute       syn_report -verbosereport -model flattening.15 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.15 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.adb 
Execute       db_write -model flattening.15 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.15 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.16 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.170 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.16 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_16 
Execute       gen_rtl flattening.16 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_16 
Execute       syn_report -csynth -model flattening.16 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.16 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_16_csynth.xml 
Execute       syn_report -verbosereport -model flattening.16 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.16 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.adb 
Execute       db_write -model flattening.16 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.16 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.17 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.170 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.17 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_17 
Execute       gen_rtl flattening.17 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_17 
Execute       syn_report -csynth -model flattening.17 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.17 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_17_csynth.xml 
Execute       syn_report -verbosereport -model flattening.17 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.17 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.adb 
Execute       db_write -model flattening.17 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.17 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.18 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.170 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.18 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_18 
Execute       gen_rtl flattening.18 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_18 
Execute       syn_report -csynth -model flattening.18 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.18 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_18_csynth.xml 
Execute       syn_report -verbosereport -model flattening.18 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.18 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.adb 
Execute       db_write -model flattening.18 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.18 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.19 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.170 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.19 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_19 
Execute       gen_rtl flattening.19 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_19 
Execute       syn_report -csynth -model flattening.19 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.19 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_19_csynth.xml 
Execute       syn_report -verbosereport -model flattening.19 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.19 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.adb 
Execute       db_write -model flattening.19 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.19 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.20 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.171 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.20 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_20 
Execute       gen_rtl flattening.20 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_20 
Execute       syn_report -csynth -model flattening.20 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.20 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_20_csynth.xml 
Execute       syn_report -verbosereport -model flattening.20 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.20 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.adb 
Execute       db_write -model flattening.20 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.20 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening.21 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.173 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening.21 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_21 
Execute       gen_rtl flattening.21 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_21 
Execute       syn_report -csynth -model flattening.21 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening.21 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_21_csynth.xml 
Execute       syn_report -verbosereport -model flattening.21 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening.21 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.adb 
Execute       db_write -model flattening.21 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening.21 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model flattening_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.174 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flattening_layer -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_flattening_layer 
Execute       gen_rtl flattening_layer -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_flattening_layer 
Execute       syn_report -csynth -model flattening_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model flattening_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/flattening_layer_csynth.xml 
Execute       syn_report -verbosereport -model flattening_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model flattening_layer -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.adb 
Execute       db_write -model flattening_layer -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info flattening_layer -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.175 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_1 
Execute       gen_rtl dense_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_1 
Execute       syn_report -csynth -model dense_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.adb 
Execute       db_write -model dense_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.176 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_dense_for_flat 
Execute       gen_rtl dense_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model dense_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.177 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.180 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense 
Execute       syn_report -csynth -model dense -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_csynth.xml 
Execute       syn_report -verbosereport -model dense -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.adb 
Execute       db_write -model dense -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.22_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.181 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.22_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_22_Pipeline_1 
Execute       gen_rtl dense.22_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_22_Pipeline_1 
Execute       syn_report -csynth -model dense.22_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.22_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.22_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.22_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.adb 
Execute       db_write -model dense.22_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.22_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.22_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.182 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.22_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_22_Pipeline_dense_for_flat 
Execute       gen_rtl dense.22_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_22_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.22_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.22_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.22_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense.22_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.22_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.22_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.22_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.184 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.22_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_22_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.22_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_22_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.22_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.22_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.22_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.22_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.22_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.22_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.22 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.22 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_22 
Execute       gen_rtl dense.22 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_22 
Execute       syn_report -csynth -model dense.22 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.22 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_22_csynth.xml 
Execute       syn_report -verbosereport -model dense.22 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.22 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.adb 
Execute       db_write -model dense.22 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.22 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.23_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.188 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.23_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_23_Pipeline_1 
Execute       gen_rtl dense.23_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_23_Pipeline_1 
Execute       syn_report -csynth -model dense.23_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.23_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.23_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.23_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.adb 
Execute       db_write -model dense.23_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.23_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.23_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.189 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.23_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_23_Pipeline_dense_for_flat 
Execute       gen_rtl dense.23_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_23_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.23_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.23_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.23_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense.23_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.23_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.23_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.23_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.23_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_23_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.23_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_23_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.23_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.23_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.23_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.23_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.23_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.23_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.23 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.193 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.23 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_23 
Execute       gen_rtl dense.23 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_23 
Execute       syn_report -csynth -model dense.23 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.23 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_23_csynth.xml 
Execute       syn_report -verbosereport -model dense.23 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.23 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.adb 
Execute       db_write -model dense.23 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.23 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.24_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.194 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.24_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_24_Pipeline_1 
Execute       gen_rtl dense.24_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_24_Pipeline_1 
Execute       syn_report -csynth -model dense.24_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.24_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.24_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.24_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.adb 
Execute       db_write -model dense.24_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.24_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.24_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.196 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.24_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_24_Pipeline_dense_for_flat 
Execute       gen_rtl dense.24_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_24_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.24_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.24_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.24_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense.24_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.24_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.24_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.24_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.197 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.24_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_24_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.24_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_24_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.24_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.24_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.24_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.24_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.24_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.24_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.24 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.200 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.24 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_24 
Execute       gen_rtl dense.24 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_24 
Execute       syn_report -csynth -model dense.24 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.24 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_24_csynth.xml 
Execute       syn_report -verbosereport -model dense.24 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.24 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.adb 
Execute       db_write -model dense.24 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.24 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.25_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.201 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.25_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_25_Pipeline_1 
Execute       gen_rtl dense.25_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_25_Pipeline_1 
Execute       syn_report -csynth -model dense.25_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.25_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.25_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.25_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.adb 
Execute       db_write -model dense.25_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.25_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.25_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.202 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.25_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_25_Pipeline_dense_for_flat 
Execute       gen_rtl dense.25_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_25_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.25_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.25_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.25_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model dense.25_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.25_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.25_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.25_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.25_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_25_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.25_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_25_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.25_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.25_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.25_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.25_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.25_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.25_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.25 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.207 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.25 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_25 
Execute       gen_rtl dense.25 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_25 
Execute       syn_report -csynth -model dense.25 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.25 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_25_csynth.xml 
Execute       syn_report -verbosereport -model dense.25 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.25 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.adb 
Execute       db_write -model dense.25 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.25 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.26_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.208 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.26_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_26_Pipeline_1 
Execute       gen_rtl dense.26_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_26_Pipeline_1 
Execute       syn_report -csynth -model dense.26_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.26_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.26_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.26_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.adb 
Execute       db_write -model dense.26_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.26_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.26_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.209 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.26_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_26_Pipeline_dense_for_flat 
Execute       gen_rtl dense.26_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_26_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.26_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.26_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.26_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model dense.26_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.26_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.26_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.26_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.211 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.26_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_26_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.26_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_26_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.26_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.26_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.26_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.26_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.26_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.26_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.26 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.213 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.26 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_26 
Execute       gen_rtl dense.26 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_26 
Execute       syn_report -csynth -model dense.26 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.26 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_26_csynth.xml 
Execute       syn_report -verbosereport -model dense.26 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.26 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.adb 
Execute       db_write -model dense.26 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.26 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.27_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.27_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_27_Pipeline_1 
Execute       gen_rtl dense.27_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_27_Pipeline_1 
Execute       syn_report -csynth -model dense.27_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.27_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.27_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.27_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.adb 
Execute       db_write -model dense.27_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.27_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.27_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.216 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.27_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_27_Pipeline_dense_for_flat 
Execute       gen_rtl dense.27_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_27_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.27_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.27_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.27_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense.27_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.27_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.27_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.27_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.27_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_27_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.27_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_27_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.27_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.27_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.27_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.27_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.27_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.27_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.27 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.220 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.27 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_27 
Execute       gen_rtl dense.27 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_27 
Execute       syn_report -csynth -model dense.27 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.27 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_27_csynth.xml 
Execute       syn_report -verbosereport -model dense.27 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.27 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.adb 
Execute       db_write -model dense.27 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.27 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.28_Pipeline_1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.221 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.28_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_28_Pipeline_1 
Execute       gen_rtl dense.28_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_28_Pipeline_1 
Execute       syn_report -csynth -model dense.28_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.28_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model dense.28_Pipeline_1 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.28_Pipeline_1 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.adb 
Execute       db_write -model dense.28_Pipeline_1 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.28_Pipeline_1 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.28_Pipeline_dense_for_flat -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.223 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.28_Pipeline_dense_for_flat -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_28_Pipeline_dense_for_flat 
Execute       gen_rtl dense.28_Pipeline_dense_for_flat -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_28_Pipeline_dense_for_flat 
Execute       syn_report -csynth -model dense.28_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_dense_for_flat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.28_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_dense_for_flat_csynth.xml 
Execute       syn_report -verbosereport -model dense.28_Pipeline_dense_for_flat -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense.28_Pipeline_dense_for_flat -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.adb 
Execute       db_write -model dense.28_Pipeline_dense_for_flat -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.28_Pipeline_dense_for_flat -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.28_Pipeline_VITIS_LOOP_60_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.224 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.28_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_28_Pipeline_VITIS_LOOP_60_2 
Execute       gen_rtl dense.28_Pipeline_VITIS_LOOP_60_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_28_Pipeline_VITIS_LOOP_60_2 
Execute       syn_report -csynth -model dense.28_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_VITIS_LOOP_60_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.28_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_Pipeline_VITIS_LOOP_60_2_csynth.xml 
Execute       syn_report -verbosereport -model dense.28_Pipeline_VITIS_LOOP_60_2 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.28_Pipeline_VITIS_LOOP_60_2 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.adb 
Execute       db_write -model dense.28_Pipeline_VITIS_LOOP_60_2 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.28_Pipeline_VITIS_LOOP_60_2 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense.28 -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.227 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense.28 -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_28 
Execute       gen_rtl dense.28 -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_28 
Execute       syn_report -csynth -model dense.28 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense.28 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_28_csynth.xml 
Execute       syn_report -verbosereport -model dense.28 -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense.28 -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.adb 
Execute       db_write -model dense.28 -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense.28 -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_layer -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer 
Execute       gen_rtl dense_layer -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer 
Execute       syn_report -csynth -model dense_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_csynth.xml 
Execute       syn_report -verbosereport -model dense_layer -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -model dense_layer -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.adb 
Execute       db_write -model dense_layer -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.230 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
Execute       syn_report -csynth -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_csynth.xml 
Execute       syn_report -verbosereport -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.adb 
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.232 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       gen_rtl dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
Execute       syn_report -csynth -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_csynth.xml 
Execute       syn_report -verbosereport -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.adb 
Execute       db_write -model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max_Pipeline_dense_soft_max_for_digits -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_layer_soft_max -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.232 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_layer_soft_max -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dense_layer_soft_max 
Execute       gen_rtl dense_layer_soft_max -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dense_layer_soft_max 
Execute       syn_report -csynth -model dense_layer_soft_max -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dense_layer_soft_max -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dense_layer_soft_max_csynth.xml 
Execute       syn_report -verbosereport -model dense_layer_soft_max -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dense_layer_soft_max -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.adb 
Execute       db_write -model dense_layer_soft_max -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_layer_soft_max -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_section -top_prefix cnn_ -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.237 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn_dataflow_section 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn_dataflow_section 
Execute       syn_report -csynth -model dataflow_section -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dataflow_section_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_section -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/dataflow_section_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_section -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.95 sec.
Execute       db_write -model dataflow_section -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.adb 
Execute       db_write -model dataflow_section -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_section -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn -top_prefix  -sub_prefix cnn_ -mg_file /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.244 GB.
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.17 sec.
Execute       db_write -model cnn -f -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.adb 
Execute       db_write -model cnn -bindview -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn -p /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.design.xml 
Command       syn_report done; 2.12 sec.
Execute       syn_report -csynthDesign -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.protoinst 
Execute       sc_get_clocks cnn 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.1 convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.2 convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.3 convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.4 convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.5 convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.6 convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution.7 convolutional_layer max_pooling max_pooling.8 max_pooling.9 max_pooling.10 max_pooling.11 max_pooling.12 max_pooling.13 max_pooling.14 max_pooling_layer flattening flattening.15 flattening.16 flattening.17 flattening.18 flattening.19 flattening.20 flattening.21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense.22_Pipeline_1 dense.22_Pipeline_dense_for_flat dense.22_Pipeline_VITIS_LOOP_60_2 dense.22 dense.23_Pipeline_1 dense.23_Pipeline_dense_for_flat dense.23_Pipeline_VITIS_LOOP_60_2 dense.23 dense.24_Pipeline_1 dense.24_Pipeline_dense_for_flat dense.24_Pipeline_VITIS_LOOP_60_2 dense.24 dense.25_Pipeline_1 dense.25_Pipeline_dense_for_flat dense.25_Pipeline_VITIS_LOOP_60_2 dense.25 dense.26_Pipeline_1 dense.26_Pipeline_dense_for_flat dense.26_Pipeline_VITIS_LOOP_60_2 dense.26 dense.27_Pipeline_1 dense.27_Pipeline_dense_for_flat dense.27_Pipeline_VITIS_LOOP_60_2 dense.27 dense.28_Pipeline_1 dense.28_Pipeline_dense_for_flat dense.28_Pipeline_VITIS_LOOP_60_2 dense.28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Handling components in module [cnn_Pipeline_pad_for_rows_pad_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model cnn_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_clone_for_rows_clone_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_3] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_4] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_5] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_6] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_7] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_8] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_9] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_10] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_3] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_4] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_5] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_6] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_7] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
INFO-FLOW: Handling components in module [convolutional_layer] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
INFO-FLOW: Handling components in module [max_pooling] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_8] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_9] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_10] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_11] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_12] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_13] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_14] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [max_pooling_layer] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
INFO-FLOW: Handling components in module [flattening] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_15] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_16] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_17] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_18] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_19] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_20] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_21] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_flow_control_loop_pipe
INFO-FLOW: Handling components in module [flattening_layer] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
INFO-FLOW: Handling components in module [dense_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
INFO-FLOW: Found component cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R.
INFO-FLOW: Append model cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Found component cnn_dense_dense_array_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_dense_dense_array_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dense_22_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_22_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_22_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_22] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.compgen.tcl 
INFO-FLOW: Handling components in module [dense_23_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_23_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_23_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_23] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.compgen.tcl 
INFO-FLOW: Handling components in module [dense_24_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_24_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_24_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_24] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.compgen.tcl 
INFO-FLOW: Handling components in module [dense_25_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_25_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_25_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_25] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.compgen.tcl 
INFO-FLOW: Handling components in module [dense_26_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_26_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_26_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_26] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.compgen.tcl 
INFO-FLOW: Handling components in module [dense_27_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_27_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_27_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_27] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.compgen.tcl 
INFO-FLOW: Handling components in module [dense_28_Pipeline_1] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_28_Pipeline_dense_for_flat] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_28_Pipeline_VITIS_LOOP_60_2] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_28] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.compgen.tcl 
INFO-FLOW: Handling components in module [dense_layer] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
INFO-FLOW: Handling components in module [dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
INFO-FLOW: Found component cnn_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model cnn_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb.
INFO-FLOW: Append model cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_layer_soft_max_Pipeline_dense_soft_max_for_digits] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_layer_soft_max] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_section] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_fifo_w32_d784_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_fifo_w32_d196_A
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_fifo_w32_d10_S
INFO-FLOW: Found component cnn_start_for_max_pooling_layer_U0.
INFO-FLOW: Append model cnn_start_for_max_pooling_layer_U0
INFO-FLOW: Found component cnn_start_for_flattening_layer_U0.
INFO-FLOW: Append model cnn_start_for_flattening_layer_U0
INFO-FLOW: Found component cnn_start_for_dense_layer_U0.
INFO-FLOW: Append model cnn_start_for_dense_layer_U0
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_pad_img_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_pad_img_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_weight_buf_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_weight_buf_0_RAM_AUTO_1R1W
INFO-FLOW: Append model cnn_Pipeline_pad_for_rows_pad_for_cols
INFO-FLOW: Append model cnn_Pipeline_clone_for_rows_clone_for_cols
INFO-FLOW: Append model cnn_Pipeline_3
INFO-FLOW: Append model cnn_Pipeline_4
INFO-FLOW: Append model cnn_Pipeline_5
INFO-FLOW: Append model cnn_Pipeline_6
INFO-FLOW: Append model cnn_Pipeline_7
INFO-FLOW: Append model cnn_Pipeline_8
INFO-FLOW: Append model cnn_Pipeline_9
INFO-FLOW: Append model cnn_Pipeline_10
INFO-FLOW: Append model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution
INFO-FLOW: Append model convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_1
INFO-FLOW: Append model convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_2
INFO-FLOW: Append model convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_3
INFO-FLOW: Append model convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_4
INFO-FLOW: Append model convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_5
INFO-FLOW: Append model convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_6
INFO-FLOW: Append model convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: Append model convolution_7
INFO-FLOW: Append model convolutional_layer
INFO-FLOW: Append model max_pooling
INFO-FLOW: Append model max_pooling_8
INFO-FLOW: Append model max_pooling_9
INFO-FLOW: Append model max_pooling_10
INFO-FLOW: Append model max_pooling_11
INFO-FLOW: Append model max_pooling_12
INFO-FLOW: Append model max_pooling_13
INFO-FLOW: Append model max_pooling_14
INFO-FLOW: Append model max_pooling_layer
INFO-FLOW: Append model flattening
INFO-FLOW: Append model flattening_15
INFO-FLOW: Append model flattening_16
INFO-FLOW: Append model flattening_17
INFO-FLOW: Append model flattening_18
INFO-FLOW: Append model flattening_19
INFO-FLOW: Append model flattening_20
INFO-FLOW: Append model flattening_21
INFO-FLOW: Append model flattening_layer
INFO-FLOW: Append model dense_Pipeline_1
INFO-FLOW: Append model dense_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense
INFO-FLOW: Append model dense_22_Pipeline_1
INFO-FLOW: Append model dense_22_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_22_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_22
INFO-FLOW: Append model dense_23_Pipeline_1
INFO-FLOW: Append model dense_23_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_23_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_23
INFO-FLOW: Append model dense_24_Pipeline_1
INFO-FLOW: Append model dense_24_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_24_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_24
INFO-FLOW: Append model dense_25_Pipeline_1
INFO-FLOW: Append model dense_25_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_25_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_25
INFO-FLOW: Append model dense_26_Pipeline_1
INFO-FLOW: Append model dense_26_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_26_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_26
INFO-FLOW: Append model dense_27_Pipeline_1
INFO-FLOW: Append model dense_27_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_27_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_27
INFO-FLOW: Append model dense_28_Pipeline_1
INFO-FLOW: Append model dense_28_Pipeline_dense_for_flat
INFO-FLOW: Append model dense_28_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: Append model dense_28
INFO-FLOW: Append model dense_layer
INFO-FLOW: Append model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
INFO-FLOW: Append model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
INFO-FLOW: Append model dense_layer_soft_max
INFO-FLOW: Append model dataflow_section
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fdiv_32ns_32ns_32_16_no_dsp_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fadd_32ns_32ns_32_7_full_dsp_1 cnn_fmul_32ns_32ns_32_4_max_dsp_1 cnn_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe cnn_flow_control_loop_pipe_sequential_init cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_dense_dense_array_RAM_AUTO_1R1W cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fexp_32ns_32ns_32_10_full_dsp_1 cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d784_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d196_A cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_fifo_w32_d10_S cnn_start_for_max_pooling_layer_U0 cnn_start_for_flattening_layer_U0 cnn_start_for_dense_layer_U0 cnn_pad_img_RAM_1WNR_AUTO_1R1W cnn_weight_buf_0_RAM_AUTO_1R1W cnn_Pipeline_pad_for_rows_pad_for_cols cnn_Pipeline_clone_for_rows_clone_for_cols cnn_Pipeline_3 cnn_Pipeline_4 cnn_Pipeline_5 cnn_Pipeline_6 cnn_Pipeline_7 cnn_Pipeline_8 cnn_Pipeline_9 cnn_Pipeline_10 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_1 convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_2 convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_3 convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_4 convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_5 convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_6 convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_7 convolutional_layer max_pooling max_pooling_8 max_pooling_9 max_pooling_10 max_pooling_11 max_pooling_12 max_pooling_13 max_pooling_14 max_pooling_layer flattening flattening_15 flattening_16 flattening_17 flattening_18 flattening_19 flattening_20 flattening_21 flattening_layer dense_Pipeline_1 dense_Pipeline_dense_for_flat dense_Pipeline_VITIS_LOOP_60_2 dense dense_22_Pipeline_1 dense_22_Pipeline_dense_for_flat dense_22_Pipeline_VITIS_LOOP_60_2 dense_22 dense_23_Pipeline_1 dense_23_Pipeline_dense_for_flat dense_23_Pipeline_VITIS_LOOP_60_2 dense_23 dense_24_Pipeline_1 dense_24_Pipeline_dense_for_flat dense_24_Pipeline_VITIS_LOOP_60_2 dense_24 dense_25_Pipeline_1 dense_25_Pipeline_dense_for_flat dense_25_Pipeline_VITIS_LOOP_60_2 dense_25 dense_26_Pipeline_1 dense_26_Pipeline_dense_for_flat dense_26_Pipeline_VITIS_LOOP_60_2 dense_26 dense_27_Pipeline_1 dense_27_Pipeline_dense_for_flat dense_27_Pipeline_VITIS_LOOP_60_2 dense_27 dense_28_Pipeline_1 dense_28_Pipeline_dense_for_flat dense_28_Pipeline_VITIS_LOOP_60_2 dense_28 dense_layer dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size dense_layer_soft_max_Pipeline_dense_soft_max_for_digits dense_layer_soft_max dataflow_section cnn
INFO-FLOW: Generating /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_dense_dense_array_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_start_for_max_pooling_layer_U0
INFO-FLOW: To file: write model cnn_start_for_flattening_layer_U0
INFO-FLOW: To file: write model cnn_start_for_dense_layer_U0
INFO-FLOW: To file: write model cnn_pad_img_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_weight_buf_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_Pipeline_pad_for_rows_pad_for_cols
INFO-FLOW: To file: write model cnn_Pipeline_clone_for_rows_clone_for_cols
INFO-FLOW: To file: write model cnn_Pipeline_3
INFO-FLOW: To file: write model cnn_Pipeline_4
INFO-FLOW: To file: write model cnn_Pipeline_5
INFO-FLOW: To file: write model cnn_Pipeline_6
INFO-FLOW: To file: write model cnn_Pipeline_7
INFO-FLOW: To file: write model cnn_Pipeline_8
INFO-FLOW: To file: write model cnn_Pipeline_9
INFO-FLOW: To file: write model cnn_Pipeline_10
INFO-FLOW: To file: write model convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution
INFO-FLOW: To file: write model convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_1
INFO-FLOW: To file: write model convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_2
INFO-FLOW: To file: write model convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_3
INFO-FLOW: To file: write model convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_4
INFO-FLOW: To file: write model convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_5
INFO-FLOW: To file: write model convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_6
INFO-FLOW: To file: write model convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
INFO-FLOW: To file: write model convolution_7
INFO-FLOW: To file: write model convolutional_layer
INFO-FLOW: To file: write model max_pooling
INFO-FLOW: To file: write model max_pooling_8
INFO-FLOW: To file: write model max_pooling_9
INFO-FLOW: To file: write model max_pooling_10
INFO-FLOW: To file: write model max_pooling_11
INFO-FLOW: To file: write model max_pooling_12
INFO-FLOW: To file: write model max_pooling_13
INFO-FLOW: To file: write model max_pooling_14
INFO-FLOW: To file: write model max_pooling_layer
INFO-FLOW: To file: write model flattening
INFO-FLOW: To file: write model flattening_15
INFO-FLOW: To file: write model flattening_16
INFO-FLOW: To file: write model flattening_17
INFO-FLOW: To file: write model flattening_18
INFO-FLOW: To file: write model flattening_19
INFO-FLOW: To file: write model flattening_20
INFO-FLOW: To file: write model flattening_21
INFO-FLOW: To file: write model flattening_layer
INFO-FLOW: To file: write model dense_Pipeline_1
INFO-FLOW: To file: write model dense_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model dense_22_Pipeline_1
INFO-FLOW: To file: write model dense_22_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_22_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_22
INFO-FLOW: To file: write model dense_23_Pipeline_1
INFO-FLOW: To file: write model dense_23_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_23_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_23
INFO-FLOW: To file: write model dense_24_Pipeline_1
INFO-FLOW: To file: write model dense_24_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_24_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_24
INFO-FLOW: To file: write model dense_25_Pipeline_1
INFO-FLOW: To file: write model dense_25_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_25_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_25
INFO-FLOW: To file: write model dense_26_Pipeline_1
INFO-FLOW: To file: write model dense_26_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_26_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_26
INFO-FLOW: To file: write model dense_27_Pipeline_1
INFO-FLOW: To file: write model dense_27_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_27_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_27
INFO-FLOW: To file: write model dense_28_Pipeline_1
INFO-FLOW: To file: write model dense_28_Pipeline_dense_for_flat
INFO-FLOW: To file: write model dense_28_Pipeline_VITIS_LOOP_60_2
INFO-FLOW: To file: write model dense_28
INFO-FLOW: To file: write model dense_layer
INFO-FLOW: To file: write model dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
INFO-FLOW: To file: write model dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
INFO-FLOW: To file: write model dense_layer_soft_max
INFO-FLOW: To file: write model dataflow_section
INFO-FLOW: To file: write model cnn
INFO-FLOW: Generating /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/vlog' tclDir='/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db' modelList='cnn_fdiv_32ns_32ns_32_16_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fadd_32ns_32ns_32_7_full_dsp_1
cnn_fmul_32ns_32ns_32_4_max_dsp_1
cnn_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_dense_array_RAM_AUTO_1R1W
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fexp_32ns_32ns_32_10_full_dsp_1
cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_start_for_max_pooling_layer_U0
cnn_start_for_flattening_layer_U0
cnn_start_for_dense_layer_U0
cnn_pad_img_RAM_1WNR_AUTO_1R1W
cnn_weight_buf_0_RAM_AUTO_1R1W
cnn_Pipeline_pad_for_rows_pad_for_cols
cnn_Pipeline_clone_for_rows_clone_for_cols
cnn_Pipeline_3
cnn_Pipeline_4
cnn_Pipeline_5
cnn_Pipeline_6
cnn_Pipeline_7
cnn_Pipeline_8
cnn_Pipeline_9
cnn_Pipeline_10
convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution
convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_1
convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_2
convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_3
convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_4
convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_5
convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_6
convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_7
convolutional_layer
max_pooling
max_pooling_8
max_pooling_9
max_pooling_10
max_pooling_11
max_pooling_12
max_pooling_13
max_pooling_14
max_pooling_layer
flattening
flattening_15
flattening_16
flattening_17
flattening_18
flattening_19
flattening_20
flattening_21
flattening_layer
dense_Pipeline_1
dense_Pipeline_dense_for_flat
dense_Pipeline_VITIS_LOOP_60_2
dense
dense_22_Pipeline_1
dense_22_Pipeline_dense_for_flat
dense_22_Pipeline_VITIS_LOOP_60_2
dense_22
dense_23_Pipeline_1
dense_23_Pipeline_dense_for_flat
dense_23_Pipeline_VITIS_LOOP_60_2
dense_23
dense_24_Pipeline_1
dense_24_Pipeline_dense_for_flat
dense_24_Pipeline_VITIS_LOOP_60_2
dense_24
dense_25_Pipeline_1
dense_25_Pipeline_dense_for_flat
dense_25_Pipeline_VITIS_LOOP_60_2
dense_25
dense_26_Pipeline_1
dense_26_Pipeline_dense_for_flat
dense_26_Pipeline_VITIS_LOOP_60_2
dense_26
dense_27_Pipeline_1
dense_27_Pipeline_dense_for_flat
dense_27_Pipeline_VITIS_LOOP_60_2
dense_27
dense_28_Pipeline_1
dense_28_Pipeline_dense_for_flat
dense_28_Pipeline_VITIS_LOOP_60_2
dense_28
dense_layer
dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
dense_layer_soft_max
dataflow_section
cnn
' expOnly='0'
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.61 seconds; current allocated memory: 1.247 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name convolution
INFO-FLOW: No bind nodes found for module_name convolution_1
INFO-FLOW: No bind nodes found for module_name convolution_2
INFO-FLOW: No bind nodes found for module_name convolution_3
INFO-FLOW: No bind nodes found for module_name convolution_4
INFO-FLOW: No bind nodes found for module_name convolution_5
INFO-FLOW: No bind nodes found for module_name convolution_6
INFO-FLOW: No bind nodes found for module_name convolution_7
INFO-FLOW: No bind nodes found for module_name convolutional_layer
INFO-FLOW: No bind nodes found for module_name max_pooling_layer
INFO-FLOW: No bind nodes found for module_name flattening_layer
INFO-FLOW: No bind nodes found for module_name dense_layer
INFO-FLOW: No bind nodes found for module_name dense_layer_soft_max
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_fdiv_32ns_32ns_32_16_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fadd_32ns_32ns_32_7_full_dsp_1
cnn_fmul_32ns_32ns_32_4_max_dsp_1
cnn_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R
cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_dense_dense_array_RAM_AUTO_1R1W
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fexp_32ns_32ns_32_10_full_dsp_1
cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d784_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d196_A
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_fifo_w32_d10_S
cnn_start_for_max_pooling_layer_U0
cnn_start_for_flattening_layer_U0
cnn_start_for_dense_layer_U0
cnn_pad_img_RAM_1WNR_AUTO_1R1W
cnn_weight_buf_0_RAM_AUTO_1R1W
cnn_Pipeline_pad_for_rows_pad_for_cols
cnn_Pipeline_clone_for_rows_clone_for_cols
cnn_Pipeline_3
cnn_Pipeline_4
cnn_Pipeline_5
cnn_Pipeline_6
cnn_Pipeline_7
cnn_Pipeline_8
cnn_Pipeline_9
cnn_Pipeline_10
convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution
convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_1
convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_2
convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_3
convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_4
convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_5
convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_6
convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols
convolution_7
convolutional_layer
max_pooling
max_pooling_8
max_pooling_9
max_pooling_10
max_pooling_11
max_pooling_12
max_pooling_13
max_pooling_14
max_pooling_layer
flattening
flattening_15
flattening_16
flattening_17
flattening_18
flattening_19
flattening_20
flattening_21
flattening_layer
dense_Pipeline_1
dense_Pipeline_dense_for_flat
dense_Pipeline_VITIS_LOOP_60_2
dense
dense_22_Pipeline_1
dense_22_Pipeline_dense_for_flat
dense_22_Pipeline_VITIS_LOOP_60_2
dense_22
dense_23_Pipeline_1
dense_23_Pipeline_dense_for_flat
dense_23_Pipeline_VITIS_LOOP_60_2
dense_23
dense_24_Pipeline_1
dense_24_Pipeline_dense_for_flat
dense_24_Pipeline_VITIS_LOOP_60_2
dense_24
dense_25_Pipeline_1
dense_25_Pipeline_dense_for_flat
dense_25_Pipeline_VITIS_LOOP_60_2
dense_25
dense_26_Pipeline_1
dense_26_Pipeline_dense_for_flat
dense_26_Pipeline_VITIS_LOOP_60_2
dense_26
dense_27_Pipeline_1
dense_27_Pipeline_dense_for_flat
dense_27_Pipeline_VITIS_LOOP_60_2
dense_27
dense_28_Pipeline_1
dense_28_Pipeline_dense_for_flat
dense_28_Pipeline_VITIS_LOOP_60_2
dense_28
dense_layer
dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size
dense_layer_soft_max_Pipeline_dense_soft_max_for_digits
dense_layer_soft_max
dataflow_section
cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_pad_for_rows_pad_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_clone_for_rows_clone_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_3.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_4.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_5.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_6.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_7.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_8.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_9.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn_Pipeline_10.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_3.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_4.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_5.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_6.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolution_7.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/convolutional_layer.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_8.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_9.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_10.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_11.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_12.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_13.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_14.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/max_pooling_layer.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_15.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_16.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_17.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_18.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_19.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_20.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_21.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/flattening_layer.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_22.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_23.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_24.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_25.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_26.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_27.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_dense_for_flat.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28_Pipeline_VITIS_LOOP_60_2.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_28.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max_Pipeline_dense_soft_max_for_digits.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dense_layer_soft_max.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/dataflow_section.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info -quiet 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/impl/misc/cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST cnn MODULE2INSTS {cnn cnn cnn_Pipeline_pad_for_rows_pad_for_cols grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_369 cnn_Pipeline_3 grp_cnn_Pipeline_3_fu_377 cnn_Pipeline_clone_for_rows_clone_for_cols grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_385 cnn_Pipeline_4 grp_cnn_Pipeline_4_fu_397 cnn_Pipeline_5 grp_cnn_Pipeline_5_fu_404 cnn_Pipeline_6 grp_cnn_Pipeline_6_fu_411 cnn_Pipeline_7 grp_cnn_Pipeline_7_fu_418 cnn_Pipeline_8 grp_cnn_Pipeline_8_fu_425 cnn_Pipeline_9 grp_cnn_Pipeline_9_fu_432 cnn_Pipeline_10 grp_cnn_Pipeline_10_fu_439 dataflow_section grp_dataflow_section_fu_446 convolutional_layer convolutional_layer_U0 convolution convolution_U0 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_1 convolution_1_U0 convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_2 convolution_2_U0 convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_3 convolution_3_U0 convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_4 convolution_4_U0 convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_5 convolution_5_U0 convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_6 convolution_6_U0 convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_7 convolution_7_U0 convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols grp_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 max_pooling_layer max_pooling_layer_U0 max_pooling max_pooling_U0 max_pooling_8 max_pooling_8_U0 max_pooling_9 max_pooling_9_U0 max_pooling_10 max_pooling_10_U0 max_pooling_11 max_pooling_11_U0 max_pooling_12 max_pooling_12_U0 max_pooling_13 max_pooling_13_U0 max_pooling_14 max_pooling_14_U0 flattening_layer flattening_layer_U0 flattening flattening_U0 flattening_15 flattening_15_U0 flattening_16 flattening_16_U0 flattening_17 flattening_17_U0 flattening_18 flattening_18_U0 flattening_19 flattening_19_U0 flattening_20 flattening_20_U0 flattening_21 flattening_21_U0 dense_layer dense_layer_U0 dense dense_U0 dense_Pipeline_1 grp_dense_Pipeline_1_fu_195 dense_Pipeline_dense_for_flat grp_dense_Pipeline_dense_for_flat_fu_201 dense_Pipeline_VITIS_LOOP_60_2 grp_dense_Pipeline_VITIS_LOOP_60_2_fu_249 dense_22 dense_22_U0 dense_22_Pipeline_1 grp_dense_22_Pipeline_1_fu_195 dense_22_Pipeline_dense_for_flat grp_dense_22_Pipeline_dense_for_flat_fu_201 dense_22_Pipeline_VITIS_LOOP_60_2 grp_dense_22_Pipeline_VITIS_LOOP_60_2_fu_249 dense_23 dense_23_U0 dense_23_Pipeline_1 grp_dense_23_Pipeline_1_fu_195 dense_23_Pipeline_dense_for_flat grp_dense_23_Pipeline_dense_for_flat_fu_201 dense_23_Pipeline_VITIS_LOOP_60_2 grp_dense_23_Pipeline_VITIS_LOOP_60_2_fu_249 dense_24 dense_24_U0 dense_24_Pipeline_1 grp_dense_24_Pipeline_1_fu_195 dense_24_Pipeline_dense_for_flat grp_dense_24_Pipeline_dense_for_flat_fu_201 dense_24_Pipeline_VITIS_LOOP_60_2 grp_dense_24_Pipeline_VITIS_LOOP_60_2_fu_249 dense_25 dense_25_U0 dense_25_Pipeline_1 grp_dense_25_Pipeline_1_fu_195 dense_25_Pipeline_dense_for_flat grp_dense_25_Pipeline_dense_for_flat_fu_201 dense_25_Pipeline_VITIS_LOOP_60_2 grp_dense_25_Pipeline_VITIS_LOOP_60_2_fu_249 dense_26 dense_26_U0 dense_26_Pipeline_1 grp_dense_26_Pipeline_1_fu_195 dense_26_Pipeline_dense_for_flat grp_dense_26_Pipeline_dense_for_flat_fu_201 dense_26_Pipeline_VITIS_LOOP_60_2 grp_dense_26_Pipeline_VITIS_LOOP_60_2_fu_249 dense_27 dense_27_U0 dense_27_Pipeline_1 grp_dense_27_Pipeline_1_fu_195 dense_27_Pipeline_dense_for_flat grp_dense_27_Pipeline_dense_for_flat_fu_201 dense_27_Pipeline_VITIS_LOOP_60_2 grp_dense_27_Pipeline_VITIS_LOOP_60_2_fu_249 dense_28 dense_28_U0 dense_28_Pipeline_1 grp_dense_28_Pipeline_1_fu_195 dense_28_Pipeline_dense_for_flat grp_dense_28_Pipeline_dense_for_flat_fu_201 dense_28_Pipeline_VITIS_LOOP_60_2 grp_dense_28_Pipeline_VITIS_LOOP_60_2_fu_249 dense_layer_soft_max dense_layer_soft_max_U0 dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_44 dense_layer_soft_max_Pipeline_dense_soft_max_for_digits grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_69} INST2MODULE {cnn cnn grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_369 cnn_Pipeline_pad_for_rows_pad_for_cols grp_cnn_Pipeline_3_fu_377 cnn_Pipeline_3 grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_385 cnn_Pipeline_clone_for_rows_clone_for_cols grp_cnn_Pipeline_4_fu_397 cnn_Pipeline_4 grp_cnn_Pipeline_5_fu_404 cnn_Pipeline_5 grp_cnn_Pipeline_6_fu_411 cnn_Pipeline_6 grp_cnn_Pipeline_7_fu_418 cnn_Pipeline_7 grp_cnn_Pipeline_8_fu_425 cnn_Pipeline_8 grp_cnn_Pipeline_9_fu_432 cnn_Pipeline_9 grp_cnn_Pipeline_10_fu_439 cnn_Pipeline_10 grp_dataflow_section_fu_446 dataflow_section convolutional_layer_U0 convolutional_layer convolution_U0 convolution grp_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_1_U0 convolution_1 grp_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_2_U0 convolution_2 grp_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_3_U0 convolution_3 grp_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_4_U0 convolution_4 grp_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_5_U0 convolution_5 grp_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_6_U0 convolution_6 grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols convolution_7_U0 convolution_7 grp_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols max_pooling_layer_U0 max_pooling_layer max_pooling_U0 max_pooling max_pooling_8_U0 max_pooling_8 max_pooling_9_U0 max_pooling_9 max_pooling_10_U0 max_pooling_10 max_pooling_11_U0 max_pooling_11 max_pooling_12_U0 max_pooling_12 max_pooling_13_U0 max_pooling_13 max_pooling_14_U0 max_pooling_14 flattening_layer_U0 flattening_layer flattening_U0 flattening flattening_15_U0 flattening_15 flattening_16_U0 flattening_16 flattening_17_U0 flattening_17 flattening_18_U0 flattening_18 flattening_19_U0 flattening_19 flattening_20_U0 flattening_20 flattening_21_U0 flattening_21 dense_layer_U0 dense_layer dense_U0 dense grp_dense_Pipeline_1_fu_195 dense_Pipeline_1 grp_dense_Pipeline_dense_for_flat_fu_201 dense_Pipeline_dense_for_flat grp_dense_Pipeline_VITIS_LOOP_60_2_fu_249 dense_Pipeline_VITIS_LOOP_60_2 dense_22_U0 dense_22 grp_dense_22_Pipeline_1_fu_195 dense_22_Pipeline_1 grp_dense_22_Pipeline_dense_for_flat_fu_201 dense_22_Pipeline_dense_for_flat grp_dense_22_Pipeline_VITIS_LOOP_60_2_fu_249 dense_22_Pipeline_VITIS_LOOP_60_2 dense_23_U0 dense_23 grp_dense_23_Pipeline_1_fu_195 dense_23_Pipeline_1 grp_dense_23_Pipeline_dense_for_flat_fu_201 dense_23_Pipeline_dense_for_flat grp_dense_23_Pipeline_VITIS_LOOP_60_2_fu_249 dense_23_Pipeline_VITIS_LOOP_60_2 dense_24_U0 dense_24 grp_dense_24_Pipeline_1_fu_195 dense_24_Pipeline_1 grp_dense_24_Pipeline_dense_for_flat_fu_201 dense_24_Pipeline_dense_for_flat grp_dense_24_Pipeline_VITIS_LOOP_60_2_fu_249 dense_24_Pipeline_VITIS_LOOP_60_2 dense_25_U0 dense_25 grp_dense_25_Pipeline_1_fu_195 dense_25_Pipeline_1 grp_dense_25_Pipeline_dense_for_flat_fu_201 dense_25_Pipeline_dense_for_flat grp_dense_25_Pipeline_VITIS_LOOP_60_2_fu_249 dense_25_Pipeline_VITIS_LOOP_60_2 dense_26_U0 dense_26 grp_dense_26_Pipeline_1_fu_195 dense_26_Pipeline_1 grp_dense_26_Pipeline_dense_for_flat_fu_201 dense_26_Pipeline_dense_for_flat grp_dense_26_Pipeline_VITIS_LOOP_60_2_fu_249 dense_26_Pipeline_VITIS_LOOP_60_2 dense_27_U0 dense_27 grp_dense_27_Pipeline_1_fu_195 dense_27_Pipeline_1 grp_dense_27_Pipeline_dense_for_flat_fu_201 dense_27_Pipeline_dense_for_flat grp_dense_27_Pipeline_VITIS_LOOP_60_2_fu_249 dense_27_Pipeline_VITIS_LOOP_60_2 dense_28_U0 dense_28 grp_dense_28_Pipeline_1_fu_195 dense_28_Pipeline_1 grp_dense_28_Pipeline_dense_for_flat_fu_201 dense_28_Pipeline_dense_for_flat grp_dense_28_Pipeline_VITIS_LOOP_60_2_fu_249 dense_28_Pipeline_VITIS_LOOP_60_2 dense_layer_soft_max_U0 dense_layer_soft_max grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_44 dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_69 dense_layer_soft_max_Pipeline_dense_soft_max_for_digits} INSTDATA {cnn {DEPTH 1 CHILDREN {grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_369 grp_cnn_Pipeline_3_fu_377 grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_385 grp_cnn_Pipeline_4_fu_397 grp_cnn_Pipeline_5_fu_404 grp_cnn_Pipeline_6_fu_411 grp_cnn_Pipeline_7_fu_418 grp_cnn_Pipeline_8_fu_425 grp_cnn_Pipeline_9_fu_432 grp_cnn_Pipeline_10_fu_439 grp_dataflow_section_fu_446}} grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_369 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_3_fu_377 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_385 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_4_fu_397 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_5_fu_404 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_6_fu_411 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_7_fu_418 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_8_fu_425 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_9_fu_432 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_10_fu_439 {DEPTH 2 CHILDREN {}} grp_dataflow_section_fu_446 {DEPTH 2 CHILDREN {convolutional_layer_U0 max_pooling_layer_U0 flattening_layer_U0 dense_layer_U0 dense_layer_soft_max_U0}} convolutional_layer_U0 {DEPTH 3 CHILDREN {convolution_U0 convolution_1_U0 convolution_2_U0 convolution_3_U0 convolution_4_U0 convolution_5_U0 convolution_6_U0 convolution_7_U0}} convolution_U0 {DEPTH 4 CHILDREN grp_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_1_U0 {DEPTH 4 CHILDREN grp_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_2_U0 {DEPTH 4 CHILDREN grp_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_3_U0 {DEPTH 4 CHILDREN grp_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_4_U0 {DEPTH 4 CHILDREN grp_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_5_U0 {DEPTH 4 CHILDREN grp_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_6_U0 {DEPTH 4 CHILDREN grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} convolution_7_U0 {DEPTH 4 CHILDREN grp_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138} grp_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 {DEPTH 5 CHILDREN {}} max_pooling_layer_U0 {DEPTH 3 CHILDREN {max_pooling_U0 max_pooling_8_U0 max_pooling_9_U0 max_pooling_10_U0 max_pooling_11_U0 max_pooling_12_U0 max_pooling_13_U0 max_pooling_14_U0}} max_pooling_U0 {DEPTH 4 CHILDREN {}} max_pooling_8_U0 {DEPTH 4 CHILDREN {}} max_pooling_9_U0 {DEPTH 4 CHILDREN {}} max_pooling_10_U0 {DEPTH 4 CHILDREN {}} max_pooling_11_U0 {DEPTH 4 CHILDREN {}} max_pooling_12_U0 {DEPTH 4 CHILDREN {}} max_pooling_13_U0 {DEPTH 4 CHILDREN {}} max_pooling_14_U0 {DEPTH 4 CHILDREN {}} flattening_layer_U0 {DEPTH 3 CHILDREN {flattening_U0 flattening_15_U0 flattening_16_U0 flattening_17_U0 flattening_18_U0 flattening_19_U0 flattening_20_U0 flattening_21_U0}} flattening_U0 {DEPTH 4 CHILDREN {}} flattening_15_U0 {DEPTH 4 CHILDREN {}} flattening_16_U0 {DEPTH 4 CHILDREN {}} flattening_17_U0 {DEPTH 4 CHILDREN {}} flattening_18_U0 {DEPTH 4 CHILDREN {}} flattening_19_U0 {DEPTH 4 CHILDREN {}} flattening_20_U0 {DEPTH 4 CHILDREN {}} flattening_21_U0 {DEPTH 4 CHILDREN {}} dense_layer_U0 {DEPTH 3 CHILDREN {dense_U0 dense_22_U0 dense_23_U0 dense_24_U0 dense_25_U0 dense_26_U0 dense_27_U0 dense_28_U0}} dense_U0 {DEPTH 4 CHILDREN {grp_dense_Pipeline_1_fu_195 grp_dense_Pipeline_dense_for_flat_fu_201 grp_dense_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_22_U0 {DEPTH 4 CHILDREN {grp_dense_22_Pipeline_1_fu_195 grp_dense_22_Pipeline_dense_for_flat_fu_201 grp_dense_22_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_22_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_22_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_22_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_23_U0 {DEPTH 4 CHILDREN {grp_dense_23_Pipeline_1_fu_195 grp_dense_23_Pipeline_dense_for_flat_fu_201 grp_dense_23_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_23_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_23_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_23_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_24_U0 {DEPTH 4 CHILDREN {grp_dense_24_Pipeline_1_fu_195 grp_dense_24_Pipeline_dense_for_flat_fu_201 grp_dense_24_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_24_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_24_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_24_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_25_U0 {DEPTH 4 CHILDREN {grp_dense_25_Pipeline_1_fu_195 grp_dense_25_Pipeline_dense_for_flat_fu_201 grp_dense_25_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_25_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_25_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_25_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_26_U0 {DEPTH 4 CHILDREN {grp_dense_26_Pipeline_1_fu_195 grp_dense_26_Pipeline_dense_for_flat_fu_201 grp_dense_26_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_26_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_26_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_26_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_27_U0 {DEPTH 4 CHILDREN {grp_dense_27_Pipeline_1_fu_195 grp_dense_27_Pipeline_dense_for_flat_fu_201 grp_dense_27_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_27_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_27_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_27_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_28_U0 {DEPTH 4 CHILDREN {grp_dense_28_Pipeline_1_fu_195 grp_dense_28_Pipeline_dense_for_flat_fu_201 grp_dense_28_Pipeline_VITIS_LOOP_60_2_fu_249}} grp_dense_28_Pipeline_1_fu_195 {DEPTH 5 CHILDREN {}} grp_dense_28_Pipeline_dense_for_flat_fu_201 {DEPTH 5 CHILDREN {}} grp_dense_28_Pipeline_VITIS_LOOP_60_2_fu_249 {DEPTH 5 CHILDREN {}} dense_layer_soft_max_U0 {DEPTH 3 CHILDREN {grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_44 grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_69}} grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_44 {DEPTH 4 CHILDREN {}} grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_69 {DEPTH 4 CHILDREN {}}} MODULEDATA {cnn_Pipeline_pad_for_rows_pad_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_145_p2 SOURCE utils.cc:16 VARIABLE add_ln16_1 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_157_p2 SOURCE utils.cc:16 VARIABLE add_ln16 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_185_p2 SOURCE utils.cc:16 VARIABLE empty_110 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_219_p2 SOURCE utils.cc:33 VARIABLE sub_ln33 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_323_p2 SOURCE utils.cc:33 VARIABLE add_ln33 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_333_p2 SOURCE utils.cc:33 VARIABLE add_ln33_1 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U1 SOURCE utils.cc:33 VARIABLE conv23_i LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_261_p2 SOURCE utils.cc:18 VARIABLE add_ln18 LOOP pad_for_rows_pad_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_clone_for_rows_clone_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_203_p2 SOURCE cnn.cc:146 VARIABLE add_ln146_1 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_215_p2 SOURCE cnn.cc:146 VARIABLE add_ln146 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_279_p2 SOURCE cnn.cc:148 VARIABLE add_ln148 LOOP clone_for_rows_clone_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_118_p2 SOURCE {} VARIABLE empty_154 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem_fu_130_p2 SOURCE {} VARIABLE next_urem LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_150_p2 SOURCE {} VARIABLE next_mul LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_120_p2 SOURCE {} VARIABLE empty_148 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem45_fu_132_p2 SOURCE {} VARIABLE next_urem45 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul43_fu_152_p2 SOURCE {} VARIABLE next_mul43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_208_p2 SOURCE {} VARIABLE tmp LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_120_p2 SOURCE {} VARIABLE empty_142 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem50_fu_132_p2 SOURCE {} VARIABLE next_urem50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul48_fu_152_p2 SOURCE {} VARIABLE next_mul48 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_144_fu_192_p2 SOURCE {} VARIABLE empty_144 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_120_p2 SOURCE {} VARIABLE empty_136 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem55_fu_132_p2 SOURCE {} VARIABLE next_urem55 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul53_fu_152_p2 SOURCE {} VARIABLE next_mul53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_138_fu_192_p2 SOURCE {} VARIABLE empty_138 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_212_p2 SOURCE {} VARIABLE tmp2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_226_p2 SOURCE {} VARIABLE empty_140 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_120_p2 SOURCE {} VARIABLE empty_130 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem60_fu_132_p2 SOURCE {} VARIABLE next_urem60 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul58_fu_152_p2 SOURCE {} VARIABLE next_mul58 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_132_fu_192_p2 SOURCE {} VARIABLE empty_132 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_120_p2 SOURCE {} VARIABLE empty_124 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem65_fu_132_p2 SOURCE {} VARIABLE next_urem65 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul63_fu_152_p2 SOURCE {} VARIABLE next_mul63 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_126_fu_192_p2 SOURCE {} VARIABLE empty_126 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_122_p2 SOURCE {} VARIABLE empty_117 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem70_fu_196_p2 SOURCE {} VARIABLE next_urem70 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul68_fu_131_p2 SOURCE {} VARIABLE next_mul68 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_233_p2 SOURCE {} VARIABLE empty_122 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_122_p2 SOURCE {} VARIABLE empty_160 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_urem75_fu_134_p2 SOURCE {} VARIABLE next_urem75 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul73_fu_154_p2 SOURCE {} VARIABLE next_mul73 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_162_fu_194_p2 SOURCE {} VARIABLE empty_162 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_214_p2 SOURCE {} VARIABLE tmp5 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_224_p2 SOURCE {} VARIABLE empty_164 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_1_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_2_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_95 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_10_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_12_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_13_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_15_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:45 VARIABLE w_sum_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_16_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_17_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_18_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:45 VARIABLE mul_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:45 VARIABLE w_sum_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:45 VARIABLE w_sum_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U29 SOURCE conv.cc:45 VARIABLE w_sum_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:45 VARIABLE w_sum_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:45 VARIABLE w_sum_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:45 VARIABLE w_sum_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:45 VARIABLE w_sum_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U30 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_15_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_7_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_94_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_94 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_95_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_95 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_96_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_96 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_97_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_97 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_98_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_98 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_13_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_99_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_99 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_14_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_109 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_100_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_100 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_101_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_101 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_102_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_102 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_103_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_103 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_104_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_104 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_105_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_105 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:45 VARIABLE w_sum_49 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_106_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_106 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_107_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_107 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_108_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_108 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:45 VARIABLE mul_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:45 VARIABLE w_sum_50 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:45 VARIABLE w_sum_51 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U53 SOURCE conv.cc:45 VARIABLE w_sum_52 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:45 VARIABLE w_sum_53 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:45 VARIABLE w_sum_54 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U56 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:45 VARIABLE w_sum_55 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U55 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:45 VARIABLE w_sum_56 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U54 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_7_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_12_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_13_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_6_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_79_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_79 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_80_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_80 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_81_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_81 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_82_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_82 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_83_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_83 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_11_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_84_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_84 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_12_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_107 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_85_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_85 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_86_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_86 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_87_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_87 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_88_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_88 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_89_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_89 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_90_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_90 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:45 VARIABLE w_sum_41 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_91_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_91 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_92_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_92 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_93_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_93 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:45 VARIABLE mul_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:45 VARIABLE w_sum_42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:45 VARIABLE w_sum_43 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE conv.cc:45 VARIABLE w_sum_44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:45 VARIABLE w_sum_45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:45 VARIABLE w_sum_46 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U77 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:45 VARIABLE w_sum_47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U76 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:45 VARIABLE w_sum_48 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_6_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_10_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_5_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_64_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_64 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_65_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_65 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_66_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_66 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_67_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_67 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_68_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_68 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_9_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_69_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_69 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_10_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_105 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_70_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_70 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_71_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_71 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_72_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_72 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_73_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_73 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_74_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_74 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_75_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_75 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:45 VARIABLE w_sum_33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_76_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_76 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_77_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_77 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_78_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_78 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:45 VARIABLE mul_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:45 VARIABLE w_sum_34 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:45 VARIABLE w_sum_35 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U95 SOURCE conv.cc:45 VARIABLE w_sum_36 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:45 VARIABLE w_sum_37 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:45 VARIABLE w_sum_38 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U98 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:45 VARIABLE w_sum_39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U97 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:45 VARIABLE w_sum_40 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U96 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_5_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_4_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_49_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_49 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_50_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_50 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_51_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_51 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_52_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_52 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_53_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_53 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_7_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_54_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_54 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_8_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_103 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_55_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_55 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_56_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_56 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_57_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_57 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_58_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_58 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_59_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_59 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_60_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_60 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:45 VARIABLE w_sum_25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_61_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_61 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_62_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_62 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_63_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_63 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:45 VARIABLE mul_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:45 VARIABLE w_sum_26 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:45 VARIABLE w_sum_27 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U116 SOURCE conv.cc:45 VARIABLE w_sum_28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:45 VARIABLE w_sum_29 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:45 VARIABLE w_sum_30 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U119 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:45 VARIABLE w_sum_31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U118 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:45 VARIABLE w_sum_32 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U117 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_4_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_34_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_34 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_35_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_35 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_36_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_36 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_37_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_37 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_38_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_38 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_5_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_39_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_39 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_6_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_101 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_40_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_40 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_41_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_41 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_42_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_42 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_43_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_43 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_44_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_45_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_45 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:45 VARIABLE w_sum_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_46_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_46 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_47_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_47 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_48_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_48 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:45 VARIABLE mul_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:45 VARIABLE w_sum_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:45 VARIABLE w_sum_19 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U137 SOURCE conv.cc:45 VARIABLE w_sum_20 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:45 VARIABLE w_sum_21 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:45 VARIABLE w_sum_22 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U140 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:45 VARIABLE w_sum_23 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U139 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:45 VARIABLE w_sum_24 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U138 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_3_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_19_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_19 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_20_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_20 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_21_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_21 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_22_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_22 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_23_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_23 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_3_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_24_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_24 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_4_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_99 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_25_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_26_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_26 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_27_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_27 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_28_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_29_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_29 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_30_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_30 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:45 VARIABLE w_sum_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_31_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_32_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_32 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_33_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:45 VARIABLE mul_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:45 VARIABLE w_sum_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:45 VARIABLE w_sum_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U158 SOURCE conv.cc:45 VARIABLE w_sum_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:45 VARIABLE w_sum_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:45 VARIABLE w_sum_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U161 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:45 VARIABLE w_sum_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:45 VARIABLE w_sum_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U159 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_2_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_464_p2 SOURCE conv.cc:25 VARIABLE empty LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_469_p2 SOURCE conv.cc:44 VARIABLE add_ln44_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_475_p2 SOURCE conv.cc:44 VARIABLE add_ln44_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_362_p2 SOURCE conv.cc:25 VARIABLE add_ln25_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_374_p2 SOURCE conv.cc:25 VARIABLE add_ln25 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_500_p2 SOURCE conv.cc:44 VARIABLE add_ln44_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_512_p2 SOURCE conv.cc:44 VARIABLE add_ln44_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_540_p2 SOURCE conv.cc:28 VARIABLE add_ln28 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_553_p2 SOURCE conv.cc:44 VARIABLE add_ln44_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_566_p2 SOURCE conv.cc:44 VARIABLE add_ln44_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_602_p2 SOURCE conv.cc:31 VARIABLE add_ln31 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_629_p2 SOURCE conv.cc:25 VARIABLE p_mid1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_663_p2 SOURCE conv.cc:44 VARIABLE sub_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_669_p2 SOURCE conv.cc:44 VARIABLE add_ln44_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_1_fu_758_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_683_p2 SOURCE conv.cc:44 VARIABLE add_ln44_9 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_2_fu_842_p2 SOURCE conv.cc:44 VARIABLE sub_ln44_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_708_p2 SOURCE conv.cc:28 VARIABLE empty_97 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_10_fu_767_p2 SOURCE conv.cc:44 VARIABLE add_ln44_10 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_796_p2 SOURCE conv.cc:44 VARIABLE add_ln44_11 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_12_fu_848_p2 SOURCE conv.cc:44 VARIABLE add_ln44_12 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:45 VARIABLE mul LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:45 VARIABLE w_sum LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_777_p2 SOURCE conv.cc:44 VARIABLE add_ln44 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_13_fu_786_p2 SOURCE conv.cc:44 VARIABLE add_ln44_13 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_853_p2 SOURCE conv.cc:44 VARIABLE add_ln44_14 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_15_fu_862_p2 SOURCE conv.cc:44 VARIABLE add_ln44_15 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:45 VARIABLE mul_s LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:45 VARIABLE w_sum_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_805_p2 SOURCE conv.cc:44 VARIABLE add_ln44_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_16_fu_814_p2 SOURCE conv.cc:44 VARIABLE add_ln44_16 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_17_fu_867_p2 SOURCE conv.cc:44 VARIABLE add_ln44_17 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_18_fu_876_p2 SOURCE conv.cc:44 VARIABLE add_ln44_18 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:45 VARIABLE mul_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:45 VARIABLE w_sum_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:45 VARIABLE mul_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:45 VARIABLE w_sum_3 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:45 VARIABLE mul_1_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE conv.cc:45 VARIABLE w_sum_4 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:45 VARIABLE mul_1_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:45 VARIABLE w_sum_5 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:45 VARIABLE mul_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:45 VARIABLE w_sum_6 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U182 SOURCE conv.cc:45 VARIABLE mul_2_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:45 VARIABLE w_sum_7 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U181 SOURCE conv.cc:45 VARIABLE mul_2_2 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:45 VARIABLE w_sum_8 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE conv.cc:49 VARIABLE x_assign LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_714_p2 SOURCE conv.cc:33 VARIABLE add_ln33 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_418_p2 SOURCE conv.cc:31 VARIABLE add_ln31_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_432_p2 SOURCE conv.cc:28 VARIABLE add_ln28_1 LOOP conv_for_rows_win_for_rows_win_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} max_pooling {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} max_pooling_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_108_p2 SOURCE pool.cc:15 VARIABLE add_ln15 LOOP pool_for_rows_pool_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} flattening_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_71_p2 SOURCE flat.cc:11 VARIABLE add_ln11 LOOP flat_for_rows_flat_for_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_58_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_486_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U305 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_72_U SOURCE {} VARIABLE dense_weights_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_65_U SOURCE {} VARIABLE dense_weights_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_58_U SOURCE {} VARIABLE dense_weights_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_51_U SOURCE {} VARIABLE dense_weights_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_44_U SOURCE {} VARIABLE dense_weights_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_37_U SOURCE {} VARIABLE dense_weights_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_30_U SOURCE {} VARIABLE dense_weights_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_23_U SOURCE {} VARIABLE dense_weights_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_16_U SOURCE {} VARIABLE dense_weights_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_U SOURCE {} VARIABLE dense_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_22_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_58_p2 SOURCE {} VARIABLE empty_58 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_22_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_56 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U345 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_73_U SOURCE {} VARIABLE dense_weights_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_66_U SOURCE {} VARIABLE dense_weights_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_59_U SOURCE {} VARIABLE dense_weights_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_52_U SOURCE {} VARIABLE dense_weights_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_45_U SOURCE {} VARIABLE dense_weights_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_38_U SOURCE {} VARIABLE dense_weights_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_31_U SOURCE {} VARIABLE dense_weights_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_24_U SOURCE {} VARIABLE dense_weights_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_17_U SOURCE {} VARIABLE dense_weights_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_10_U SOURCE {} VARIABLE dense_weights_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_22_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_22 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_23_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_58_p2 SOURCE {} VARIABLE empty_53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_23_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_51 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U373 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_74_U SOURCE {} VARIABLE dense_weights_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_67_U SOURCE {} VARIABLE dense_weights_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_60_U SOURCE {} VARIABLE dense_weights_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_53_U SOURCE {} VARIABLE dense_weights_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_46_U SOURCE {} VARIABLE dense_weights_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_39_U SOURCE {} VARIABLE dense_weights_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_32_U SOURCE {} VARIABLE dense_weights_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_25_U SOURCE {} VARIABLE dense_weights_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_18_U SOURCE {} VARIABLE dense_weights_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_11_U SOURCE {} VARIABLE dense_weights_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_23_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_23 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_24_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_58_p2 SOURCE {} VARIABLE empty_48 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_24_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_46 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U401 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_75_U SOURCE {} VARIABLE dense_weights_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_68_U SOURCE {} VARIABLE dense_weights_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_61_U SOURCE {} VARIABLE dense_weights_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_54_U SOURCE {} VARIABLE dense_weights_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_47_U SOURCE {} VARIABLE dense_weights_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_40_U SOURCE {} VARIABLE dense_weights_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_33_U SOURCE {} VARIABLE dense_weights_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_26_U SOURCE {} VARIABLE dense_weights_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_19_U SOURCE {} VARIABLE dense_weights_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_12_U SOURCE {} VARIABLE dense_weights_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_24_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_24 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_25_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_58_p2 SOURCE {} VARIABLE empty_43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_25_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_41 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U429 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_76_U SOURCE {} VARIABLE dense_weights_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_69_U SOURCE {} VARIABLE dense_weights_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_62_U SOURCE {} VARIABLE dense_weights_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_55_U SOURCE {} VARIABLE dense_weights_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_48_U SOURCE {} VARIABLE dense_weights_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_41_U SOURCE {} VARIABLE dense_weights_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_34_U SOURCE {} VARIABLE dense_weights_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_27_U SOURCE {} VARIABLE dense_weights_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_20_U SOURCE {} VARIABLE dense_weights_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_13_U SOURCE {} VARIABLE dense_weights_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_25_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_25 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_26_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_58_p2 SOURCE {} VARIABLE empty_38 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_26_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_36 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U457 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_77_U SOURCE {} VARIABLE dense_weights_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_70_U SOURCE {} VARIABLE dense_weights_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_63_U SOURCE {} VARIABLE dense_weights_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_56_U SOURCE {} VARIABLE dense_weights_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_49_U SOURCE {} VARIABLE dense_weights_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_42_U SOURCE {} VARIABLE dense_weights_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_35_U SOURCE {} VARIABLE dense_weights_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_28_U SOURCE {} VARIABLE dense_weights_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_21_U SOURCE {} VARIABLE dense_weights_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_14_U SOURCE {} VARIABLE dense_weights_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_26_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_26 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_27_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_58_p2 SOURCE {} VARIABLE empty_33 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_27_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_31 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U485 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_78_U SOURCE {} VARIABLE dense_weights_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_71_U SOURCE {} VARIABLE dense_weights_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_64_U SOURCE {} VARIABLE dense_weights_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_57_U SOURCE {} VARIABLE dense_weights_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_50_U SOURCE {} VARIABLE dense_weights_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_43_U SOURCE {} VARIABLE dense_weights_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_36_U SOURCE {} VARIABLE dense_weights_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_29_U SOURCE {} VARIABLE dense_weights_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_22_U SOURCE {} VARIABLE dense_weights_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_15_U SOURCE {} VARIABLE dense_weights_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_27_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_27 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_28_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_58_p2 SOURCE {} VARIABLE empty_28 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_28_Pipeline_dense_for_flat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_488_p2 SOURCE dense.cc:49 VARIABLE add_ln49 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_498_p2 SOURCE dense.cc:49 VARIABLE empty_26 LOOP dense_for_flat BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_1 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_2 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_3 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_4 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_5 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_6 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_7 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_8 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dense.cc:56 VARIABLE mul7_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE dense.cc:56 VARIABLE add10_9 LOOP dense_for_flat BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_0_U SOURCE {} VARIABLE dense_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_1_U SOURCE {} VARIABLE dense_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_2_U SOURCE {} VARIABLE dense_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_3_U SOURCE {} VARIABLE dense_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_4_U SOURCE {} VARIABLE dense_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_5_U SOURCE {} VARIABLE dense_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_6_U SOURCE {} VARIABLE dense_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_7_U SOURCE {} VARIABLE dense_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_8_U SOURCE {} VARIABLE dense_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_weights_9_U SOURCE {} VARIABLE dense_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_28_Pipeline_VITIS_LOOP_60_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_76_p2 SOURCE dense.cc:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_28 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dense_array_U SOURCE dense.cc:46 VARIABLE dense_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 5 BRAM 40 URAM 0}} dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_185_p2 SOURCE dense.cc:17 VARIABLE add_ln17 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_1 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_2 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_3 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_4 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_5 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:24 VARIABLE sum_2_6 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE dense.cc:24 VARIABLE sum_2_7 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U557 SOURCE dense.cc:27 VARIABLE tmp LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE dense.cc:27 VARIABLE exp_sum_1 LOOP dense_soft_max_for_dense_size BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dense_biases_U SOURCE {} VARIABLE dense_biases LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 11 BRAM 0 URAM 0}} dense_layer_soft_max_Pipeline_dense_soft_max_for_digits {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_83_p2 SOURCE dense.cc:31 VARIABLE add_ln31 LOOP dense_soft_max_for_digits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U570 SOURCE dense.cc:33 VARIABLE div LOOP dense_soft_max_for_digits BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_section {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_0_U SOURCE {} VARIABLE conv_to_pool_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_1_U SOURCE {} VARIABLE conv_to_pool_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_2_U SOURCE {} VARIABLE conv_to_pool_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_3_U SOURCE {} VARIABLE conv_to_pool_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_4_U SOURCE {} VARIABLE conv_to_pool_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_5_U SOURCE {} VARIABLE conv_to_pool_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_6_U SOURCE {} VARIABLE conv_to_pool_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_to_pool_streams_7_U SOURCE {} VARIABLE conv_to_pool_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_0_U SOURCE {} VARIABLE pool_to_flat_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_1_U SOURCE {} VARIABLE pool_to_flat_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_2_U SOURCE {} VARIABLE pool_to_flat_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_3_U SOURCE {} VARIABLE pool_to_flat_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_4_U SOURCE {} VARIABLE pool_to_flat_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_5_U SOURCE {} VARIABLE pool_to_flat_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_6_U SOURCE {} VARIABLE pool_to_flat_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_to_flat_streams_7_U SOURCE {} VARIABLE pool_to_flat_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_0_U SOURCE {} VARIABLE flat_to_dense_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_1_U SOURCE {} VARIABLE flat_to_dense_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_2_U SOURCE {} VARIABLE flat_to_dense_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_3_U SOURCE {} VARIABLE flat_to_dense_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_4_U SOURCE {} VARIABLE flat_to_dense_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_5_U SOURCE {} VARIABLE flat_to_dense_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_6_U SOURCE {} VARIABLE flat_to_dense_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME flat_to_dense_streams_7_U SOURCE {} VARIABLE flat_to_dense_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_0_U SOURCE {} VARIABLE dense_to_softmax_streams_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_1_U SOURCE {} VARIABLE dense_to_softmax_streams_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_2_U SOURCE {} VARIABLE dense_to_softmax_streams_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_3_U SOURCE {} VARIABLE dense_to_softmax_streams_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_4_U SOURCE {} VARIABLE dense_to_softmax_streams_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_5_U SOURCE {} VARIABLE dense_to_softmax_streams_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_6_U SOURCE {} VARIABLE dense_to_softmax_streams_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense_to_softmax_streams_7_U SOURCE {} VARIABLE dense_to_softmax_streams_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 131 BRAM 368 URAM 0}} cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img_U SOURCE cnn.cc:106 VARIABLE pad_img LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img1_U SOURCE cnn.cc:117 VARIABLE pad_img1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img2_U SOURCE cnn.cc:118 VARIABLE pad_img2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img3_U SOURCE cnn.cc:119 VARIABLE pad_img3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img4_U SOURCE cnn.cc:120 VARIABLE pad_img4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img5_U SOURCE cnn.cc:121 VARIABLE pad_img5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img6_U SOURCE cnn.cc:122 VARIABLE pad_img6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pad_img7_U SOURCE cnn.cc:123 VARIABLE pad_img7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_0_U SOURCE cnn.cc:125 VARIABLE weight_buf_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_1_U SOURCE cnn.cc:126 VARIABLE weight_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_2_U SOURCE cnn.cc:127 VARIABLE weight_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_3_U SOURCE cnn.cc:128 VARIABLE weight_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_4_U SOURCE cnn.cc:129 VARIABLE weight_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_5_U SOURCE cnn.cc:130 VARIABLE weight_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_6_U SOURCE cnn.cc:131 VARIABLE weight_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_7_U SOURCE cnn.cc:132 VARIABLE weight_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 131 BRAM 384 URAM 0}} convolution {AREA {DSP 10 BRAM 0 URAM 0}} convolution_1 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_2 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_3 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_4 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_5 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_6 {AREA {DSP 10 BRAM 0 URAM 0}} convolution_7 {AREA {DSP 10 BRAM 0 URAM 0}} convolutional_layer {AREA {DSP 80 BRAM 0 URAM 0}} max_pooling_layer {AREA {DSP 0 BRAM 0 URAM 0}} flattening_layer {AREA {DSP 0 BRAM 0 URAM 0}} dense_layer {AREA {DSP 40 BRAM 320 URAM 0}} dense_layer_soft_max {AREA {DSP 11 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.270 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
Command     autosyn done; 67.87 sec.
Command   csynth_design done; 76.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 69.08 seconds. CPU system time: 2.43 seconds. Elapsed time: 76.73 seconds; current allocated memory: 1.063 GB.
Command ap_source done; 87.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Mon Mar 27 10:52:13 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.39 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.53 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.26 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 13.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1 opened at Wed Apr 19 21:42:18 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a200t-fbg484-1 
Execute       create_platform xc7a200t-fbg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/vivado/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/vivado/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
Command       create_platform done; 0.47 sec.
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.56 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.64 sec.
Execute   set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
Execute     create_platform xc7a200t-fbg484-1 -board  
Execute     source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/vivado/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./Project/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute     set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
Execute     set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
Execute     set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
Execute     set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
Execute     set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
Execute     set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
Execute     set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
Execute     set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a200t-fbg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.06 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 15.84 sec.
Execute cleanup_all 
