Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 14 10:42:32 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file week3_decoder_timing_summary_routed.rpt -pb week3_decoder_timing_summary_routed.pb -rpx week3_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : week3_decoder
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 4.023ns (55.262%)  route 3.257ns (44.738%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.579     2.581    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.150     2.731 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.408    D_OBUF[7]
    AB13                 OBUF (Prop_obuf_I_O)         2.871     7.279 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.279    D[7]
    AB13                                                              r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 3.997ns (55.896%)  route 3.154ns (44.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.280    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.150     2.430 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.876     4.306    D_OBUF[0]
    AA11                 OBUF (Prop_obuf_I_O)         2.846     7.151 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.151    D[0]
    AA11                                                              r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.140ns  (logic 4.023ns (56.343%)  route 3.117ns (43.657%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.584     2.586    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.154     2.740 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.533     4.273    D_OBUF[5]
    Y11                  OBUF (Prop_obuf_I_O)         2.867     7.140 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.140    D[5]
    Y11                                                               r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.040ns (56.603%)  route 3.097ns (43.397%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    W14                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  z_IBUF_inst/O
                         net (fo=8, routed)           1.277     2.290    z_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.152     2.442 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.820     4.262    D_OBUF[3]
    AB12                 OBUF (Prop_obuf_I_O)         2.875     7.137 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.137    D[3]
    AB12                                                              r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 3.798ns (53.860%)  route 3.254ns (46.140%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.584     2.586    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.710 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.379    D_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         2.672     7.051 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.051    D[4]
    AB11                                                              r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 3.801ns (53.974%)  route 3.241ns (46.026%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.579     2.581    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.705 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.367    D_OBUF[6]
    W11                  OBUF (Prop_obuf_I_O)         2.675     7.043 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.043    D[6]
    W11                                                               r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.773ns (54.552%)  route 3.143ns (45.448%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         1.002     1.002 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.278     2.280    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     2.404 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.269    D_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         2.647     6.916 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.916    D[1]
    Y13                                                               r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 3.788ns (55.891%)  route 2.989ns (44.109%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    W14                  IBUF (Prop_ibuf_I_O)         1.012     1.012 f  z_IBUF_inst/O
                         net (fo=8, routed)           1.277     2.290    z_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.124     2.414 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.126    D_OBUF[2]
    Y12                  OBUF (Prop_obuf_I_O)         2.651     6.777 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.777    D[2]
    Y12                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.443ns (64.627%)  route 0.790ns (35.373%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         0.230     0.230 f  x_IBUF_inst/O
                         net (fo=8, routed)           0.433     0.663    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.708 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.065    D_OBUF[2]
    Y12                  OBUF (Prop_obuf_I_O)         1.168     2.233 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.233    D[2]
    Y12                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.449ns (63.221%)  route 0.843ns (36.779%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    W14                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  z_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.679    z_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.724 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.129    D_OBUF[1]
    Y13                  OBUF (Prop_obuf_I_O)         1.164     2.293 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.293    D[1]
    Y13                                                               r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.469ns (63.369%)  route 0.849ns (36.631%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  y (IN)
                         net (fo=0)                   0.000     0.000    y
    Y14                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  y_IBUF_inst/O
                         net (fo=8, routed)           0.524     0.760    y_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.805 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.130    D_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         1.188     2.319 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.319    D[4]
    AB11                                                              r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.473ns (63.431%)  route 0.849ns (36.569%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    Y14                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  y_IBUF_inst/O
                         net (fo=8, routed)           0.521     0.757    y_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.802 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.329     1.130    D_OBUF[6]
    W11                  OBUF (Prop_obuf_I_O)         1.192     2.322 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.322    D[6]
    W11                                                               r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.533ns (65.419%)  route 0.810ns (34.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  y (IN)
                         net (fo=0)                   0.000     0.000    y
    Y14                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  y_IBUF_inst/O
                         net (fo=8, routed)           0.524     0.760    y_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.051     0.811 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.286     1.097    D_OBUF[5]
    Y11                  OBUF (Prop_obuf_I_O)         1.246     2.343 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.343    D[5]
    Y11                                                               r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.530ns (64.591%)  route 0.839ns (35.409%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    AA13                 IBUF (Prop_ibuf_I_O)         0.230     0.230 f  x_IBUF_inst/O
                         net (fo=8, routed)           0.433     0.663    x_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.049     0.712 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.118    D_OBUF[3]
    AB12                 OBUF (Prop_obuf_I_O)         1.251     2.369 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.369    D[3]
    AB12                                                              r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.511ns (63.700%)  route 0.861ns (36.300%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  z (IN)
                         net (fo=0)                   0.000     0.000    z
    W14                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  z_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.679    z_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.048     0.727 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.150    D_OBUF[0]
    AA11                 OBUF (Prop_obuf_I_O)         1.222     2.372 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.372    D[0]
    AA11                                                              r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.531ns (63.791%)  route 0.869ns (36.209%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    Y14                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  y_IBUF_inst/O
                         net (fo=8, routed)           0.521     0.757    y_IBUF
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.049     0.806 r  D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.349     1.154    D_OBUF[7]
    AB13                 OBUF (Prop_obuf_I_O)         1.246     2.400 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.400    D[7]
    AB13                                                              r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------





