<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalon_conduit_fanout_10/sim/if_loop_3_cfan_avalon_conduit_fanout_10_joescla.sv"
   type="SYSTEM_VERILOG"
   library="avalon_conduit_fanout_10" />
 <file
   path="sim/if_loop_3_cfan.v"
   type="VERILOG"
   library="if_loop_3_cfan"
   hasInlineConfiguration="true" />
 <topLevel name="if_loop_3_cfan.if_loop_3_cfan" />
 <deviceFamily name="stratix10" />
 <device name="1SX280HH3F55I1VG" />
</simPackage>
