
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.69

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.38 source latency data_reg[1]$_DFFE_PN0P_/CLK ^
  -0.37 target latency tx$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.18    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.18    0.00    0.59 ^ tx$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.24    0.23    0.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.24    0.00    0.37 ^ tx$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.37   clock reconvergence pessimism
                          0.12    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.10    0.27    0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.27    0.00    0.38 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.45    0.83 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_index[1] (net)
                  0.11    0.00    0.83 v _106_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.11    0.94 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _063_ (net)
                  0.14    0.00    0.94 ^ _109_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.99 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.06    0.00    0.99 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.99   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.10    0.27    0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.27    0.00    0.38 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.38   clock reconvergence pessimism
                          0.08    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.18    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.18    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.27    0.27    0.24    0.84 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.27    0.00    0.84 ^ bit_index[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.24    0.23   10.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.24    0.00   10.37 ^ bit_index[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                          0.13   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.10    0.27    0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.27    0.00    0.38 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.23    0.57    0.95 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.23    0.00    0.95 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.02 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    1.02 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.20 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    1.20 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.22    0.44    1.65 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.22    0.00    1.65 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.06    0.16    0.31    1.95 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.16    0.00    1.95 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.21    2.16 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.15    0.00    2.16 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.45 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.45 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.57 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.57 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.24    0.23   10.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.24    0.00   10.37 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                         -0.11   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  7.69   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.18    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.18    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.27    0.27    0.24    0.84 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.27    0.00    0.84 ^ bit_index[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.24    0.23   10.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.24    0.00   10.37 ^ bit_index[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                          0.13   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.10    0.27    0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.27    0.00    0.38 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.23    0.57    0.95 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.23    0.00    0.95 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.02 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    1.02 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.20 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    1.20 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.22    0.44    1.65 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.22    0.00    1.65 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.06    0.16    0.31    1.95 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.16    0.00    1.95 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.21    2.16 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.15    0.00    2.16 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.45 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.45 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.57 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.57 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.24    0.23   10.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.24    0.00   10.37 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                         -0.11   10.26   library setup time
                                 10.26   data required time
-----------------------------------------------------------------------------
                                 10.26   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  7.69   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.399167776107788

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8568

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.26257479190826416

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9739

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    0.95 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    1.02 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    1.20 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.44    1.65 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.31    1.95 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    2.16 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.29    2.45 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.11    2.57 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    2.57 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.57   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23   10.37 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.37 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.37   clock reconvergence pessimism
  -0.11   10.26   library setup time
          10.26   data required time
---------------------------------------------------------
          10.26   data required time
          -2.57   data arrival time
---------------------------------------------------------
           7.69   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.83 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.94 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.99 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.99 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.25    0.38 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.38   clock reconvergence pessimism
   0.08    0.46   library hold time
           0.46   data required time
---------------------------------------------------------
           0.46   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3656

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3656

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.5686

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.6869

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
299.264191

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   1.31e-03   1.31e-08   6.06e-03  41.8%
Combinational          5.29e-03   2.08e-03   2.38e-08   7.36e-03  50.8%
Clock                  4.22e-04   6.54e-04   4.29e-09   1.08e-03   7.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-02   4.04e-03   4.12e-08   1.45e-02 100.0%
                          72.1%      27.9%       0.0%
