{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653184131587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653184131587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 09:48:51 2022 " "Processing started: Sun May 22 09:48:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653184131587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653184131587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mea -c mea " "Command: quartus_map --read_settings_files=on --write_settings_files=off mea -c mea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653184131588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653184131773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Division-behav " "Found design unit 1: Clock_Division-behav" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Division " "Found entity 1: Clock_Division" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_scoure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_scoure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_scoure-behav " "Found design unit 1: switch_scoure-behav" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132030 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_scoure " "Found entity 1: switch_scoure" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_add-behav " "Found design unit 1: count_add-behav" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132031 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_add " "Found entity 1: count_add" {  } { { "count_add.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/count_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smg_display-behav " "Found design unit 1: smg_display-behav" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132032 ""} { "Info" "ISGN_ENTITY_NAME" "1 smg_display " "Found entity 1: smg_display" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mea " "Found entity 1: mea" {  } { { "mea.bdf" "" { Schematic "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mea1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mea1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea1-behav " "Found design unit 1: mea1-behav" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea1 " "Found entity 1: mea1" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mea1 " "Elaborating entity \"mea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653184132075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Division Clock_Division:div " "Elaborating entity \"Clock_Division\" for hierarchy \"Clock_Division:div\"" {  } { { "mea1.vhd" "div" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_scoure switch_scoure:sw " "Elaborating entity \"switch_scoure\" for hierarchy \"switch_scoure:sw\"" {  } { { "mea1.vhd" "sw" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sys_clk switch_scoure.vhd(16) " "VHDL Process Statement warning at switch_scoure.vhd(16): signal \"sys_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653184132078 "|mea|switch_scoure:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_clk switch_scoure.vhd(18) " "VHDL Process Statement warning at switch_scoure.vhd(18): signal \"test_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653184132078 "|mea|switch_scoure:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_add count_add:add " "Elaborating entity \"count_add\" for hierarchy \"count_add:add\"" {  } { { "mea1.vhd" "add" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_display smg_display:disp " "Elaborating entity \"smg_display\" for hierarchy \"smg_display:disp\"" {  } { { "mea1.vhd" "disp" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132101 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "switch_scoure:sw\|output " "Found clock multiplexer switch_scoure:sw\|output" {  } { { "switch_scoure.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/switch_scoure.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1653184132214 "|mea1|switch_scoure:sw|output"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1653184132214 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div4\"" {  } { { "smg_display.vhd" "Div4" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod5\"" {  } { { "smg_display.vhd" "Mod5" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div5\"" {  } { { "smg_display.vhd" "Div5" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod6\"" {  } { { "smg_display.vhd" "Mod6" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div6\"" {  } { { "smg_display.vhd" "Div6" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod7\"" {  } { { "smg_display.vhd" "Mod7" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div3\"" {  } { { "smg_display.vhd" "Div3" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod4\"" {  } { { "smg_display.vhd" "Mod4" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div0\"" {  } { { "smg_display.vhd" "Div0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod1\"" {  } { { "smg_display.vhd" "Mod1" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div1\"" {  } { { "smg_display.vhd" "Div1" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod2\"" {  } { { "smg_display.vhd" "Mod2" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Div2\"" {  } { { "smg_display.vhd" "Div2" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod3\"" {  } { { "smg_display.vhd" "Mod3" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "smg_display:disp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"smg_display:disp\|Mod0\"" {  } { { "smg_display.vhd" "Mod0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock_Division:div\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock_Division:div\|Mod0\"" {  } { { "Clock_Division.vhd" "Mod0" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132301 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1653184132301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div4\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div4 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132325 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184132325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Mod5\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Mod5 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132526 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184132526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div5\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div5 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132663 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184132663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div6\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div6 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132790 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184132790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_9af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div3\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184132927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div3 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184132927 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184132927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184132977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184132977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div0\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184133045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div0 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133045 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184133045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div1\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184133151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div1 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133151 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184133151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Div2\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184133262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Div2 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133262 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184133262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smg_display:disp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"smg_display:disp\|lpm_divide:Mod0\"" {  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184133376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smg_display:disp\|lpm_divide:Mod0 " "Instantiated megafunction \"smg_display:disp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133376 ""}  } { { "smg_display.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/smg_display.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184133376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Division:div\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clock_Division:div\|lpm_divide:Mod0\"" {  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184133387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Division:div\|lpm_divide:Mod0 " "Instantiated megafunction \"Clock_Division:div\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653184133387 ""}  } { { "Clock_Division.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/Clock_Division.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653184133387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/lpm_divide_qcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_iaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653184133478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653184133478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8s\[7\] GND " "Pin \"LED8s\[7\]\" is stuck at GND" {  } { { "mea1.vhd" "" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/mea1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653184142048 "|mea1|LED8s[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653184142048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653184142336 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_13_result_int\[0\]~28" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div1\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_11_result_int\[1\]~14 " "Logic cell \"smg_display:disp\|lpm_divide:Div1\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_11_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_11_result_int\[1\]~14" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_a7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_14_result_int\[2\]~18 " "Logic cell \"smg_display:disp\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_14_result_int\[2\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_14_result_int\[2\]~18" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_u9f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_14_result_int\[1\]~20 " "Logic cell \"smg_display:disp\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_14_result_int\[1\]~20\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_14_result_int\[1\]~20" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_u9f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[0\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_18_result_int\[0\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_19_result_int\[0\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_20_result_int\[0\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_21_result_int\[0\]~44" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_22_result_int\[0\]~46" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_23_result_int\[0\]~48" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[5\]~32 " "Logic cell \"smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[5\]~32\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_24_result_int\[5\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[4\]~34 " "Logic cell \"smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[4\]~34\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_24_result_int\[4\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[3\]~36 " "Logic cell \"smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[3\]~36\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_24_result_int\[3\]~36" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[2\]~38 " "Logic cell \"smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[2\]~38\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_24_result_int\[2\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[1\]~40 " "Logic cell \"smg_display:disp\|lpm_divide:Div5\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_24_result_int\[1\]~40\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_24_result_int\[1\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_0af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[4\]~28 " "Logic cell \"smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[4\]~28\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_21_result_int\[4\]~28" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_caf.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[3\]~30 " "Logic cell \"smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[3\]~30\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_21_result_int\[3\]~30" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_caf.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[2\]~32 " "Logic cell \"smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[2\]~32\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_21_result_int\[2\]~32" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_caf.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[1\]~34 " "Logic cell \"smg_display:disp\|lpm_divide:Div4\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_21_result_int\[1\]~34\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_21_result_int\[1\]~34" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_caf.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[6\]~38 " "Logic cell \"smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[6\]~38\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_28_result_int\[6\]~38" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_9af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[5\]~40 " "Logic cell \"smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[5\]~40\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_28_result_int\[5\]~40" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_9af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[3\]~24 " "Logic cell \"smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[3\]~24\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_18_result_int\[3\]~24" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_7af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[2\]~26 " "Logic cell \"smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[2\]~26\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_18_result_int\[2\]~26" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_7af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[1\]~28 " "Logic cell \"smg_display:disp\|lpm_divide:Div3\|lpm_divide_hkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_18_result_int\[1\]~28\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_18_result_int\[1\]~28" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_7af.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~38 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~42 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~46 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_24_result_int\[0\]~50" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_25_result_int\[0\]~52" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[0\]~54" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[0\]~56" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"smg_display:disp\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"smg_display:disp\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"smg_display:disp\|lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~52 " "Logic cell \"smg_display:disp\|lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~52\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"smg_display:disp\|lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[4\]~42 " "Logic cell \"smg_display:disp\|lpm_divide:Div6\|lpm_divide_lkm:auto_generated\|sign_div_unsign_inh:divider\|alt_u_div_9af:divider\|add_sub_28_result_int\[4\]~42\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_28_result_int\[4\]~42" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_9af.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~36 " "Logic cell \"smg_display:disp\|lpm_divide:Mod7\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~36\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""} { "Info" "ISCL_SCL_CELL_NAME" "smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"smg_display:disp\|lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "E:/Field_Programable_Gate_Array/FPGA_text_final/tst6_/db/alt_u_div_6af.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184144564 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1653184144564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653184145014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653184145014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10456 " "Implemented 10456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653184145637 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653184145637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10441 " "Implemented 10441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653184145637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653184145637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653184145682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 09:49:05 2022 " "Processing ended: Sun May 22 09:49:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653184145682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653184145682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653184145682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653184145682 ""}
