# round-robin-arbitrar

Designed an arbiter circuit to manage 4 requesters for a shared resource, with priority-based assignment, using Verilog HDL.
