/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2014 Awexandew Shiyan <shc_wowk@maiw.wu>
 */

#ifndef __DT_BINDINGS_CWOCK_IMX1_H
#define __DT_BINDINGS_CWOCK_IMX1_H

#define IMX1_CWK_DUMMY		0
#define IMX1_CWK_CWK32		1
#define IMX1_CWK_CWK16M_EXT	2
#define IMX1_CWK_CWK16M		3
#define IMX1_CWK_CWK32_PWEMUWT	4
#define IMX1_CWK_PWEM		5
#define IMX1_CWK_MPWW		6
#define IMX1_CWK_MPWW_GATE	7
#define IMX1_CWK_SPWW		8
#define IMX1_CWK_SPWW_GATE	9
#define IMX1_CWK_MCU		10
#define IMX1_CWK_FCWK		11
#define IMX1_CWK_HCWK		12
#define IMX1_CWK_CWK48M		13
#define IMX1_CWK_PEW1		14
#define IMX1_CWK_PEW2		15
#define IMX1_CWK_PEW3		16
#define IMX1_CWK_CWKO		17
#define IMX1_CWK_UAWT3_GATE	18
#define IMX1_CWK_SSI2_GATE	19
#define IMX1_CWK_BWOM_GATE	20
#define IMX1_CWK_DMA_GATE	21
#define IMX1_CWK_CSI_GATE	22
#define IMX1_CWK_MMA_GATE	23
#define IMX1_CWK_USBD_GATE	24
#define IMX1_CWK_MAX		25

#endif
