Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),Chip Globals,PLL,DLL
APB3_0/APB3_0/Primitives,55,0,0,0,0,0,0,0,0,0,0,0
APB3_0/APB3_0/u_mux_p_to_b3/Primitives,123,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/Primitives,44,82,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/Primitives,44,82,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/Primitives,82,144,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,30,54,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,30,54,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,74,142,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,9,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,47,88,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,47,88,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,76,146,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,11,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/Primitives,44,82,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/Primitives,47,88,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/Primitives,76,146,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/Primitives,41,53,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/Primitives,33,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/Primitives,206,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/Primitives,40,61,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/Primitives,44,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,4,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,4,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,4,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/Primitives,171,16,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,1,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,22,10,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,19,9,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/rrArb.rrArb/Primitives,28,8,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/Primitives,54,47,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,22,10,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,19,9,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/Primitives,9,8,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/Primitives,53,51,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/Primitives,37,32,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdArb.reqQual/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdArb.rrArb/Primitives,23,15,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/Primitives,155,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdArb.reqQual/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdArb.rrArb/Primitives,22,15,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/Primitives,178,6,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/rrArb/Primitives,21,11,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/slmx/Primitives,28,7,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/Primitives,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrDMux/Primitives,77,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/Primitives,18,11,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/genblk1.DPFF/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/Primitives,77,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/Primitives,18,11,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/genblk1.DPFF/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrDMux/Primitives,78,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/Primitives,18,11,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/genblk1.DPFF/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/Primitives,18,11,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/genblk1.DPFF/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
CCC_0_0/CCC_0_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/Primitives,897,200,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXIOutReg/Primitives,0,6,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/Primitives,288,103,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,34,0,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,49,14,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/Primitives,0,21,0,0,0,0,0,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
COREAHBLITE_0_0/COREAHBLITE_0_0/matrix4x16/masterstage_0/Primitives,82,37,0,0,0,0,0,0,0,0,0,0
COREAHBLITE_0_0/COREAHBLITE_0_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
COREAHBLITE_0_0/COREAHBLITE_0_0/matrix4x16/slavestage_6/Primitives,47,1,0,0,0,0,0,0,0,0,0,0
COREAHBLITE_0_0/COREAHBLITE_0_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,18,3,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_0/COREAHBTOAPB3_0_0/U_ApbAddrData/Primitives,15,90,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_0/COREAHBTOAPB3_0_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0
COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/Primitives,366,113,0,0,0,0,0,0,0,0,0,0
COREI2C_C0_0/COREI2C_C0_0/Primitives,3,8,0,0,0,0,0,0,0,0,0,0
COREJTAGDebug_0_0/COREJTAGDebug_0_0/Primitives,40,0,0,0,0,0,0,0,0,2,0,0
COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/Primitives,35,0,0,0,0,0,0,0,0,0,0,0
COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/Primitives,34,0,0,0,0,0,0,0,0,0,0,0
COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/Primitives,34,0,0,0,0,0,0,0,0,0,0,0
COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/Primitives,115,17,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_14/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_15/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,3,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,5,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,83,81,0,0,0,0,0,0,0,1,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,24,26,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,36,30,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,7,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,553,237,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,459,261,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,552,237,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,457,261,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,18,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,60,52,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,638,274,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,0,6,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,170,99,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,159,78,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,160,78,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,68,50,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,2,4,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,192,78,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,44,29,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/Primitives,0,1,0,0,3,1,0,0,0,1,0,0
DDR3_0_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,1
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,0,2,0,0,0,0,0,0,0,1,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/MSC_i_226/MSC_i_227/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/MSC_i_225/Primitives,413,88,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_224/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_137/Primitives,171,141,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/Primitives,3,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_143/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/Primitives,4,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/Primitives,32,23,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/Primitives,134,99,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_147/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_148/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_149/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_150/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_151/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_152/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_153/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_154/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_155/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_156/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_157/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_158/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_159/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_160/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_161/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_162/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_163/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_164/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_165/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_166/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_167/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_168/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_169/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_170/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_171/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_172/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_173/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_174/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_175/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_176/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_177/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_178/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_179/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_180/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_181/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_182/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/Primitives,1,74,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_184/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_185/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/Primitives,1,6,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/Primitives,167,79,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/Primitives,895,601,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_size_wrtq_b_size_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_188/MSC_i_189/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_193/Primitives,17,8,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_194/Primitives,49,16,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/Primitives,101,48,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/Primitives,361,47,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_197/Primitives,25,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/Primitives,109,73,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_199/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_200/Primitives,109,73,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_201/Primitives,109,73,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/Primitives,2,66,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/Primitives,130,59,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/Primitives,172,57,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/Primitives,8,80,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/Primitives,109,73,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/Primitives,114,57,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/Primitives,129,228,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_208/MSC_i_209/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_210/MSC_i_211/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/Primitives,327,107,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/Primitives,44,19,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/Primitives,37,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/Primitives,98,195,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_218/MSC_i_219/Primitives,130,194,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_218/Primitives,29,24,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/Primitives,45,12,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/Primitives,94,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/Primitives,0,55,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/Primitives,0,7,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/Primitives,0,147,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_106/Primitives,286,395,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_108/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_110/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_111/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_113/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_114/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_115/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_116/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_117/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_118/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_119/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_120/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/Primitives,10,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_122/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_124/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_126/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_127/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_129/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_130/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_131/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_132/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_133/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_134/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/Primitives,10,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/Primitives,48,24,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/Primitives,0,0,252,252,0,0,0,7,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_14/MSC_i_15/Primitives,157,230,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_14/Primitives,48,37,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/Primitives,0,0,72,72,0,0,0,2,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_136/Primitives,305,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_18/MSC_i_19/Primitives,15,17,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_18/Primitives,32,21,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/Primitives,305,443,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_25/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_27/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_28/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_29/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_30/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_31/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_32/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_33/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_34/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_35/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/Primitives,9,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_38/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_41/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_43/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_44/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_45/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_46/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_47/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_48/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_49/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/Primitives,9,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/Primitives,60,23,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/Primitives,0,0,144,144,0,0,0,4,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_53/Primitives,203,290,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_55/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_58/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_59/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_60/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/Primitives,4,5,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_62/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_66/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_67/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_68/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_69/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_70/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/Primitives,4,5,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/Primitives,41,14,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_103/Primitives,0,0,108,108,0,0,0,3,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/Primitives,148,137,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_76/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_78/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_79/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_80/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_81/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_82/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_83/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_84/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_85/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_86/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_88/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/Primitives,10,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_90/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_100/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_101/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_102/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_96/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_97/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_98/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_99/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/Primitives,10,11,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/Primitives,61,24,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/Primitives,144,209,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/Primitives,51,41,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/Primitives,0,0,72,72,0,0,0,2,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/Primitives,702,1540,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/Primitives,158,402,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/Primitives,0,132,0,0,0,0,0,0,0,0,0,0
GPIO_TOP_0/COREGPIO_0_0/COREGPIO_0_0/Primitives,10,128,0,0,0,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_0/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_1/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_10/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_11/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_12/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_13/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_14/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_15/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_16/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_17/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_18/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_19/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_2/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_20/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_21/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_22/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_23/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_24/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_25/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_26/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_27/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_28/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_29/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_3/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_30/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_31/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_4/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_5/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_6/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_7/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_8/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
GPIO_TOP_0/PF_IO_GPIO_9/PF_IO_GPIO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,326,253,0,0,0,0,0,0,0,0,0,0
LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
LSRAM_0/PF_TPSRAM_AHB_AXI_0/Primitives,332,0,1152,1152,0,0,0,32,0,0,0,0
LSRAM_0/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/uart_fifo_0/Primitives,74,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_0/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_1/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_2/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_3/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_4/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_5/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_6/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_7/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_8/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/PF_IN_C1_0/PF_IO_C1_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/PF_OUT_C2_0/PF_OUT_C2_0/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTI0OL/Primitives,65,41,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTO0OL/Primitives,17,19,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/UART_apb_1_0/UART_apb_1_0/CUARTl1il/CUARTl0ol/Primitives,34,21,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/UART_apb_1_0/UART_apb_1_0/CUARTl1il/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/UART_apb_1_0/UART_apb_1_0/Primitives,12,24,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/uart_fifo_0/Primitives,73,25,0,0,0,0,0,0,0,0,0,0
LVDS_UART_TOP_0/LVDS_UART_9/uart_fifo_0/fifo_array_fifo_array_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,47,81,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,81,149,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,13,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,46,81,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,79,145,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,404,615,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,401,615,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,399,615,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,398,615,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,400,615,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/Primitives,329,24,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,8,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,4,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Primitives,73,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/Primitives,4,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/Primitives,9,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,76,74,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,48,46,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/Primitives,142,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,52,41,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/Primitives,163,45,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/Primitives,12,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,48,85,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,86,149,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,15,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,49,85,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,78,145,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/clint/Primitives,367,129,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,63,74,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,46,48,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/converter/Primitives,72,13,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1660,563,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,42,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,3,32,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,2,12,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,1,42,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,12,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,21,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,37,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/Primitives,11,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/Primitives,5,5,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/Primitives,0,5,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/Primitives,24,45,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/Primitives,61,41,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/Primitives,3,32,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/Primitives,5,32,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/error/Primitives,87,31,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/error/a/Primitives,8,10,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus/Primitives,319,9,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,32,34,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/Primitives,28,24,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,140,33,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/Primitives,22,20,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,412,123,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,74,145,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,46,81,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/LevelGateway_5/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,9,71,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/Primitives,269,69,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus/Primitives,164,17,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,10,5,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,13,13,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/Primitives,227,25,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/Primitives,102,24,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,42,12,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,85,155,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,44,81,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,81,149,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,48,83,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,16,21,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/Primitives,20,23,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,42,41,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/Primitives,114,45,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,97,161,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,49,85,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,69,123,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/Primitives,794,433,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/alu/Primitives,477,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/bpu/Primitives,717,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/csr/Primitives,525,287,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/Primitives,405,120,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/Primitives,421,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/Primitives,7,0,36,36,0,0,0,1,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/Primitives,98,366,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/Primitives,16,11,144,144,0,0,0,4,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/dataArb/Primitives,144,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/metaArb/Primitives,74,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/tlb/Primitives,170,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/Primitives,104,68,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/Primitives,347,325,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/Primitives,14,11,144,144,0,0,0,4,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/Primitives,7,0,36,36,0,0,0,1,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/Primitives,412,171,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/tlMasterXbar/Primitives,140,13,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,10,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,9,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,8,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,3,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,10,15,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,5,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/Primitives,81,0,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/Queue_5/Primitives,6,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/Queue_7/Primitives,4,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/Queue_8/Primitives,4,7,0,0,0,0,0,0,0,0,0,0
MiV_AXI_0/MiV_AXI_0/ChiselTop0/yank/Queue_9/Primitives,10,15,0,0,0,0,0,0,0,0,0,0
PF_IO_I2C_SCL_0/PF_IO_C0_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
PF_IO_I2C_SDA_0_inst_0/PF_IO_I2C_SDA_0_0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
Primitives/Primitives,1,1,0,0,14,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCC/Primitives,160,135,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCON/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URF/Primitives,32,43,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URXF/Primitives,34,18,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UTXF/Primitives,44,18,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
UART_apb_0/UART_apb_0/Primitives,31,24,0,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/uUART/Primitives,4,9,0,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/uUART/make_RX/Primitives,66,41,0,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/uUART/make_TX/Primitives,27,21,0,0,0,0,0,0,0,0,0,0
reset_syn_0_0/reset_syn_0_0/Primitives,2,3,0,0,0,0,0,0,0,1,0,0
reset_syn_1_0/reset_syn_1_0/Primitives,1,2,0,0,0,0,0,0,0,0,0,0
