
---------- Begin Simulation Statistics ----------
final_tick                               1299323183500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 520517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766768                       # Number of bytes of host memory used
host_op_rate                                   790521                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4034.45                       # Real time elapsed on the host
host_tick_rate                               58814443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3189316234                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.237284                       # Number of seconds simulated
sim_ticks                                237283877000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        404129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       271206                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49841112                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32691288                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32790866                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        99578                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50489573                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        334037                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        17662                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1607264980                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      799605996                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       271220                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48265798                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    123645830                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     13563521                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1514133691                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    472580079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.203973                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.247602                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    118023434     24.97%     24.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    131714525     27.87%     52.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7224618      1.53%     54.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     46412752      9.82%     64.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     23384945      4.95%     69.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1332737      0.28%     69.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6527097      1.38%     70.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     14314141      3.03%     73.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    123645830     26.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    472580079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3936615                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255234                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1511127745                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429254078                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       202802      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    928367339     61.31%     61.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       406096      0.03%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154891      0.01%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       354440      0.02%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       303968      0.02%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       610076      0.04%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       518017      0.03%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          155      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       774502      0.05%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101679      0.01%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52575      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428429030     28.30%     89.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153030300     10.11%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       825048      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2773      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1514133691                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582287151                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1514133691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.474568                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.474568                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    254479334                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1532392338                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       27717750                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134952224                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       284506                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     57132877                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431276999                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                4910                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153275299                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               46163                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50489573                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78298704                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           474148433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           80                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1015060321                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        569012                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.106391                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       133467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33025325                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.138915                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    474566704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.245386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.545142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      224338896     47.27%     47.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19532526      4.12%     51.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        6048942      1.27%     52.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       20525729      4.33%     56.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34756464      7.32%     64.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        5723524      1.21%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4733424      1.00%     66.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       20357091      4.29%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      138550108     29.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    474566704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         8213833                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        4178191                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       338315                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48636141                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.208282                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584679587                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153275161                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       1793017                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431776503                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         8652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153638344                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1527697286                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431404426                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       610236                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1522547330                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        38395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     11882857                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       284506                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     11932985                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        42006                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27748105                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14227                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2522408                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       605263                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14227                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       221399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       116916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2561155064                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1521978158                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.500113                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1280867138                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.207083                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1522187253                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3092470523                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1315728253                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.107181                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.107181                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       233573      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    933949743     61.32%     61.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       414272      0.03%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200457      0.01%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          194      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       425971      0.03%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       320088      0.02%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       646686      0.04%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       817457      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          294      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       934847      0.06%     61.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       133914      0.01%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62491      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430466521     28.26%     89.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153303742     10.06%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1242866      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4456      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1523157572                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       5094830                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     10154340                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4974447                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7289609                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           8667769                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005691                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        681299      7.86%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      7.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          786      0.01%      7.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      7.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         7540      0.09%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            8      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         1406      0.02%      7.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      7.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      7.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        25372      0.29%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            1      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      8.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7938971     91.59%     99.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        10932      0.13%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         1451      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1526496938                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3519668698                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1517003711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1533985237                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1527697274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1523157572                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     13563529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       273427                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     21499399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    474566704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.209575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.304318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    105443370     22.22%     22.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     19599412      4.13%     26.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51499216     10.85%     37.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     74908894     15.78%     52.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     70839682     14.93%     67.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     71786616     15.13%     83.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     42499997      8.96%     91.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     25374880      5.35%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12614637      2.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    474566704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.209568                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78298721                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  35                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     25561620                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     39396617                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431776503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153638344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     682829327                       # number of misc regfile reads
system.switch_cpus_1.numCycles              474567754                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20527101                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2109567968                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      3731935                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       48902116                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     88189586                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9161161                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5419138789                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1530559109                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2131147623                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169990700                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    120777667                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       284506                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    234862269                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       21579542                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9785730                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3105927582                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       296523635                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1876631448                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3057388860                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6451949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        84469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12899996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          84471                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3024260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       188192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6048310                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         188192                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199993                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1419                       # Transaction distribution
system.membus.trans_dist::ReadExReq            200988                       # Transaction distribution
system.membus.trans_dist::ReadExResp           200988                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1729                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       606846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       606846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 606846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     25773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     25773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25773440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202717                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1241842000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1097688000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1299323183500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3557651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9230529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          438174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3903                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2890395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2890395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            64                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3557588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19351753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19351945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    810640768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              810648960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3220721                       # Total snoops (count)
system.tol2bus.snoopTraffic                 192783936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9672671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.093118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9588065     99.13%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  84604      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9672671                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12668342000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9673924500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             96000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3423861                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3423862                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3423861                       # number of overall hits
system.l2.overall_hits::total                 3423862                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3024122                       # number of demand (read+write) misses
system.l2.demand_misses::total                3024185                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           63                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3024122                       # number of overall misses
system.l2.overall_misses::total               3024185                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      6279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  79917160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79923439500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      6279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  79917160500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79923439500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      6447983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6448047                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      6447983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6448047                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.984375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.469003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.984375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.469003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 26426.566289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 26428.092031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 26426.566289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 26428.092031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3012249                       # number of writebacks
system.l2.writebacks::total                   3012249                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3024122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3024185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3024122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3024185                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5964000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  64796550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64802514500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5964000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  64796550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64802514500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.984375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.469003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.984375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.469003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469008                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21426.566289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21428.092031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21426.566289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21428.092031                       # average overall mshr miss latency
system.l2.replacements                        3032529                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6218280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6218280                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6218280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6218280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           64                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               64                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           64                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           64                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         3903                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3903                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3903                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        22052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2868343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2868343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  76429480000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76429480000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2890395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2890395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 26645.864877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26645.864877                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2868343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2868343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  62087765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62087765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 21645.864877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 21645.864877                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             64                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.984375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.984375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      3401809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3401809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       155779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3487680500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3487680500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3557588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3557588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.043788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 22388.643527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 22388.643527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       155779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2708785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2708785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.043788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 17388.643527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 17388.643527                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    13848003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3036625                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.560327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.438295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        13.979265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    11.246523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.061228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3916.274689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.002746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.956122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 106231417                       # Number of tag accesses
system.l2.tags.data_accesses                106231417                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  12899806                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           3032529                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       12899861                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2821468                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2821468                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2821468                       # number of overall hits
system.l3.overall_hits::total                 2821468                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       202654                       # number of demand (read+write) misses
system.l3.demand_misses::total                 202717                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           63                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       202654                       # number of overall misses
system.l3.overall_misses::total                202717                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      5582500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  17016253000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      17021835500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      5582500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  17016253000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     17021835500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           63                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3024122                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3024185                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           63                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3024122                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3024185                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.067013                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.067032                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.067013                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.067032                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88611.111111                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83967.022610                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83968.465891                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88611.111111                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83967.022610                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83968.465891                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              199993                       # number of writebacks
system.l3.writebacks::total                    199993                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       202654                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            202717                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           63                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       202654                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           202717                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4952500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  14989713000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  14994665500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4952500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  14989713000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  14994665500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.067013                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.067032                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.067013                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.067032                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78611.111111                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73967.022610                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73968.465891                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78611.111111                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73967.022610                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73968.465891                       # average overall mshr miss latency
system.l3.replacements                         388402                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      3012249                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3012249                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      3012249                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3012249                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1202                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1202                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data      2667355                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2667355                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       200988                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              200988                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  16862874000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   16862874000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2868343                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2868343                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.070071                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.070071                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83899.904472                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83899.904472                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       200988                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         200988                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  14852994000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14852994000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.070071                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.070071                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73899.904472                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73899.904472                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data       154113                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            154113                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           63                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data         1666                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1729                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      5582500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data    153379000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    158961500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       155779                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        155842                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.010695                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.011095                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 88611.111111                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92064.225690                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 91938.403702                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           63                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data         1666                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1729                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4952500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    136719000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    141671500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.010695                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.011095                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78611.111111                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82064.225690                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 81938.403702                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    11955227                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    421170                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     28.385752                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2797.756312                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     27985.383712                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   100.076456                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.341056                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1883.442464                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.085381                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.854046                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003054                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.057478                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          710                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1271                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30438                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  97161362                       # Number of tag accesses
system.l3.tags.data_accesses                 97161362                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   6047108                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            388402                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        6048310                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            155842                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3212242                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          200285                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2868343                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2868343                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       155842                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      9072495                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    386331776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          388402                       # Total snoops (count)
system.tol3bus.snoopTraffic                  12799552                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3412587                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.055146                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.228266                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3224395     94.49%     94.49% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 188192      5.51%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3412587                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         6036404000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4536277500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     12969856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12973888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12799552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12799552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       202654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              202717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199993                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        16992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     54659660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54676652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        16992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            16992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53941937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53941937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53941937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        16992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     54659660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108618589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    191761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015478134500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              633489                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188654                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199993                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10893                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   251                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12289                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3185838500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  959120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6782538500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16608.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35358.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  160516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       125731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.292267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.280394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.895834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73960     58.82%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19715     15.68%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9676      7.70%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6776      5.39%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4635      3.69%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3385      2.69%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2432      1.93%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1750      1.39%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3402      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       125731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.874032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.508366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2149     18.90%     18.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2218     19.51%     38.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4286     37.70%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2064     18.16%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           458      4.03%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           126      1.11%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            37      0.33%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            20      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.567998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.527144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.196217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3659     32.19%     32.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      0.65%     32.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5558     48.89%     81.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1773     15.60%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              253      2.23%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12276736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  697152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12781632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12973888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12799552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  240726681500                       # Total gap between requests
system.mem_ctrls.avgGap                     597766.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     12272704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12781632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 16992.304959683373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 51721609.386886410415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53866415.879575334489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       202654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199993                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2356000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   6780182500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5512240616000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37396.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33456.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27562167.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            465406620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            247369485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           647155320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          493096860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18730539360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22701751950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71999743680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       115285063275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.852915                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 186649952750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7923240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42710684250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            432327000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            229779660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           722468040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          549405000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18730539360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23876162850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71010766080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       115551447990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.975556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 184077199000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7923240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45283438000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383174457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138347952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78298622                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1599821031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383174457                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138347952                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78298622                       # number of overall hits
system.cpu.icache.overall_hits::total      1599821031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           80                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           80                       # number of overall misses
system.cpu.icache.overall_misses::total          2213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      6908500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6908500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      6908500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6908500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1383176590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138347952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78298702                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1599823244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1383176590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138347952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78298702                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1599823244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 86356.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3121.780389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 86356.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3121.780389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1685                       # number of writebacks
system.cpu.icache.writebacks::total              1685                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           64                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      6353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      6353500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6353500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99273.437500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99273.437500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99273.437500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99273.437500                       # average overall mshr miss latency
system.cpu.icache.replacements                   1685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383174457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138347952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78298622                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1599821031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           80                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      6908500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6908500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1383176590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138347952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78298702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1599823244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 86356.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3121.780389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      6353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6353500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99273.437500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99273.437500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1599823228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          728185.356395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.879986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.109746                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.017792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6399295173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6399295173                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1599823228                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2197                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1599823244                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    573015017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     57610572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    549145098                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1179770687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573018915                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     57610572                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    549145098                       # number of overall hits
system.cpu.dcache.overall_hits::total      1179774585                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6553277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       639350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7415112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14607739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6554735                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639350                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7415112                       # number of overall misses
system.cpu.dcache.overall_misses::total      14609197                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10561041500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 114996352702                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 125557394202                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10561041500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 114996352702                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 125557394202                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    579568294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     58249922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556560210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1194378426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    579573650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     58249922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556560210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1194383782                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010976                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.013323                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010976                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.013323                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16518.403848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 15508.377042                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8595.265441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16518.403848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 15508.377042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8594.407633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       359225                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             53242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.747023                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13330596                       # number of writebacks
system.cpu.dcache.writebacks::total          13330596                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       963229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       963229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       963229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       963229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       639350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      6451883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7091233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       639350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      6451883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7091233                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10241366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 106366448464                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116607814964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10241366500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 106366448464                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116607814964                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16018.403848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 16486.109321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16443.940703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16018.403848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 16486.109321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16443.940703                       # average overall mshr miss latency
system.cpu.dcache.replacements               13641271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    422800783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42592000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    399011017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       864403800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3686913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       349627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4516125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8552665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2699487000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  33461292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36160779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426487696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     42941627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403527142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    872956465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7721.048432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  7409.292812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4228.013081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       958536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       958536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       349627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3557589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3907216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2524673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  26305504500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28830178000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.008816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7221.048432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7394.194355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7378.700845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    150214234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15018572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150134081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      315366887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2866364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       289723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2898987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6055074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7861554500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  81535060202                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  89396614702                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153080598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     15308295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153033068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321421961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27134.726963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 28125.362481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14763.917782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       289723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2894294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3184017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7716693000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  80060943964                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  87777636964                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26634.726963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 27661.648735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27568.206126                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1193420863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13641783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.482763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   375.967274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.543219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    93.484681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.734311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.083092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.182587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4791176911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4791176911                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1193420863                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     13641783                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1194383782                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299323183500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 953490921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 345832262000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
