#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Mar 21 19:35:39 2018
# Process ID: 8312
# Current directory: D:/FPGA/V_project/IP/ad_fft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10820 D:\FPGA\V_project\IP\ad_fft\tmp_edit_project.xpr
# Log file: D:/FPGA/V_project/IP/ad_fft/vivado.log
# Journal file: D:/FPGA/V_project/IP/ad_fft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.xpr
INFO: [Project 1-313] Project file moved from 'G:/1.11/IP/ad_fft' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 748.359 ; gain = 131.109
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad1.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad14.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad14.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad2.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/ad_fft.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/ad_fft.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft1.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft14.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft14.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/ad_fft/src/fft2.v" into library work [D:/FPGA/V_project/IP/ad_fft/src/fft2.v:1]
[Wed Mar 21 19:37:41 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/V_project/IP/ad_fft/tmp_edit_project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 21 19:43:13 2018...
