$date
	Thu Apr 11 01:39:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench1 $end
$var wire 1 ! val $end
$var wire 8 " pass [7:0] $end
$var wire 1 # p_alarm $end
$var wire 1 $ l_sensor $end
$var wire 1 % gate_open $end
$var wire 1 & gate_close $end
$var wire 1 ' gate_block $end
$var wire 1 ( b_alarm $end
$var wire 1 ) a_sensor $end
$scope module G1 $end
$var wire 1 ! passValid $end
$var wire 1 $ enterSensor $end
$var wire 1 ) arrival_Sensor $end
$var reg 1 ' block $end
$var reg 1 ( blockAlarm $end
$var reg 1 & gateClose $end
$var reg 1 % gateOpen $end
$upscope $end
$scope module P1 $end
$var wire 8 * password [7:0] $end
$var wire 1 ) arrivalSensor $end
$var reg 1 # alarm $end
$var reg 1 ! validity $end
$var integer 32 + counter [31:0] $end
$upscope $end
$scope module tester1 $end
$var wire 1 ( b_alarm $end
$var wire 1 ' gate_block $end
$var wire 1 & gate_close $end
$var wire 1 % gate_open $end
$var wire 1 # p_alarm $end
$var reg 1 ) asensor $end
$var reg 1 $ lsensor $end
$var reg 8 , password [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101010 ,
b0 +
b101010 *
0)
0(
0'
1&
0%
0$
0#
b101010 "
1!
$end
#40
0&
1%
1)
#80
0%
1&
1!
0)
#120
1&
0%
1$
#160
1&
0%
0$
#260
