Riviera-PRO 2023.04.112.8911(Linux64) 2025-01-19 23:51:49

Elaboration top modules:
Verilog Module                tb
SystemVerilog Package         UnitScopePackage_1
SystemVerilog Class           monitor
SystemVerilog Class           psudo_dut
SystemVerilog Class           Stimulus
SystemVerilog Class           DUT
SystemVerilog Class           \*queue#([]bit) \
SystemVerilog Class           \*queue#([]bitS) \
SystemVerilog Class           *base_class
SystemVerilog Class           \*queue#(UnitScopePackage_1::opcode_u) \
SystemVerilog Class           rand_val
SystemVerilog Class           rand_op
SystemVerilog Class           rand_size
SystemVerilog Class           linked_list
SystemVerilog Class           Node
SystemVerilog Class           \*queue#(Node) \


--------------------------------------------------------------------------------------------------------
Verilog Module                           | Library | Info | Compiler Version      | Compilation Options
--------------------------------------------------------------------------------------------------------
tb                                       | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
SystemVerilog Package                    | Library | Info | Compiler Version      | Compilation Options
--------------------------------------------------------------------------------------------------------
UnitScopePackage_1                       | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
SystemVerilog Class                      | Library | Info | Compiler Version      | Compilation Options
--------------------------------------------------------------------------------------------------------
monitor                                  | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
psudo_dut                                | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
Stimulus                                 | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
DUT                                      | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
\*queue#([]bit) \                        | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
\*queue#([]bitS) \                       | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
*base_class                              | vl      |      | 2023.04.112 (Linux64) | <unavailable>
\*queue#(UnitScopePackage_1::opcode_u) \ | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
rand_val                                 | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
rand_op                                  | work    | SVA  | 2023.04.112 (Linux64) | -timescale 1ns/1ns
rand_size                                | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
linked_list                              | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
Node                                     | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
\*queue#(Node) \                         | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
Library                                  | Comment
--------------------------------------------------------------------------------------------------------
vl                                       | Standard Verilog library
work                                     | None
--------------------------------------------------------------------------------------------------------


Simulation Options: asim +access+r -sv_seed random


The performance of simulation is reduced. Version EDU Edition
