{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"myproject"
      , "children":
      [
        {
          "type":"inst"
          , "id":11
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"4096 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"inputs.input_2"
              , "Start Cycle":"198"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":14
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"inputs.input_2"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":15
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":16
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":17
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":20
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":21
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":39
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":41
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":42
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":44
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":45
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":46
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                , "line":133
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"w3"
              , "Start Cycle":"4"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":54
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":55
              , "name":"w3"
              , "debug":
              [
                [
                  {
                    "filename":"firmware/weights/w3.h"
                    , "line":15
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":56
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":72
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":73
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":57
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":74
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":75
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":58
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":76
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":77
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":59
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":78
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":79
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":60
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":80
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":81
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":61
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":82
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":83
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":62
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":84
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":85
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":63
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":86
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":87
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":64
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":88
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":89
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":65
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":90
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":91
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":66
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":92
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":93
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":67
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":94
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":95
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":68
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":96
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":97
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":69
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":98
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":99
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":70
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":100
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":101
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":71
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":102
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":103
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n2 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"16384 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"16 bits"
                  , "Bank depth":"512 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory_impl(BLOCK_RAM); hls_bankwidth: 2; hls_numbanks: 16; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":104
              , "name":"inputs.input_2"
              , "debug":
              [
                [
                  {
                    "filename":"firmware/myproject.cpp"
                    , "line":47
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":105
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"firmware/myproject.cpp"
                        , "line":47
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":106
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":107
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"392 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"4096 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"interface"
      , "id":53
      , "name":"inputs"
      , "debug":
      [
        [
          {
            "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
            , "line":46
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"3136 bits"
          , "Component":"myproject"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":72
      , "to":15
    }
    , {
      "from":73
      , "to":16
    }
    , {
      "from":74
      , "to":17
    }
    , {
      "from":75
      , "to":18
    }
    , {
      "from":76
      , "to":19
    }
    , {
      "from":77
      , "to":20
    }
    , {
      "from":78
      , "to":21
    }
    , {
      "from":79
      , "to":22
    }
    , {
      "from":80
      , "to":23
    }
    , {
      "from":81
      , "to":24
    }
    , {
      "from":82
      , "to":25
    }
    , {
      "from":83
      , "to":26
    }
    , {
      "from":84
      , "to":27
    }
    , {
      "from":85
      , "to":28
    }
    , {
      "from":86
      , "to":29
    }
    , {
      "from":87
      , "to":30
    }
    , {
      "from":88
      , "to":31
    }
    , {
      "from":89
      , "to":32
    }
    , {
      "from":90
      , "to":33
    }
    , {
      "from":91
      , "to":34
    }
    , {
      "from":92
      , "to":35
    }
    , {
      "from":93
      , "to":36
    }
    , {
      "from":94
      , "to":37
    }
    , {
      "from":95
      , "to":38
    }
    , {
      "from":96
      , "to":39
    }
    , {
      "from":97
      , "to":40
    }
    , {
      "from":98
      , "to":41
    }
    , {
      "from":99
      , "to":42
    }
    , {
      "from":100
      , "to":43
    }
    , {
      "from":101
      , "to":44
    }
    , {
      "from":102
      , "to":45
    }
    , {
      "from":103
      , "to":46
    }
    , {
      "from":106
      , "to":14
    }
    , {
      "from":11
      , "to":107
    }
  ]
}
