Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 19 12:19:12 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipo_shift_register_timing_summary_routed.rpt -pb pipo_shift_register_timing_summary_routed.pb -rpx pipo_shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : pipo_shift_register
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.246ns  (logic 2.734ns (64.377%)  route 1.513ns (35.623%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  q_reg[7]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[7]/Q
                         net (fo=1, routed)           1.513     1.782    q_OBUF[7]
    T22                  OBUF (Prop_obuf_I_O)         2.465     4.246 r  q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.246    q[7]
    T22                                                               r  q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.130ns  (logic 2.730ns (66.098%)  route 1.400ns (33.902%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  q_reg[6]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[6]/Q
                         net (fo=1, routed)           1.400     1.669    q_OBUF[6]
    T23                  OBUF (Prop_obuf_I_O)         2.461     4.130 r  q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.130    q[6]
    T23                                                               r  q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.108ns  (logic 2.705ns (65.850%)  route 1.403ns (34.150%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  q_reg[4]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[4]/Q
                         net (fo=1, routed)           1.403     1.672    q_OBUF[4]
    U20                  OBUF (Prop_obuf_I_O)         2.436     4.108 r  q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.108    q[4]
    U20                                                               r  q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.022ns  (logic 2.710ns (67.379%)  route 1.312ns (32.621%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[2]/Q
                         net (fo=1, routed)           1.312     1.581    q_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     4.022 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.022    q[2]
    T19                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.007ns  (logic 2.710ns (67.633%)  route 1.297ns (32.367%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  q_reg[5]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[5]/Q
                         net (fo=1, routed)           1.297     1.566    q_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         2.441     4.007 r  q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.007    q[5]
    U19                                                               r  q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.002ns  (logic 2.716ns (67.866%)  route 1.286ns (32.134%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[3]/Q
                         net (fo=1, routed)           1.286     1.555    q_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.447     4.002 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.002    q[3]
    T18                                                               r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 2.713ns (68.586%)  route 1.243ns (31.414%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[0]/Q
                         net (fo=1, routed)           1.243     1.512    q_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     3.956 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.956    q[0]
    N17                                                               r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.948ns  (logic 2.695ns (68.267%)  route 1.253ns (31.733%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  q_reg[1]/Q
                         net (fo=1, routed)           1.253     1.522    q_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.426     3.948 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.948    q[1]
    P16                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.756ns  (logic 0.819ns (46.605%)  route 0.938ns (53.395%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           0.938     1.756    d_IBUF[1]
    SLICE_X1Y8           FDRE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.756ns  (logic 0.814ns (46.349%)  route 0.942ns (53.651%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           0.942     1.756    d_IBUF[2]
    SLICE_X1Y8           FDRE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.076ns (19.402%)  route 0.317ns (80.598%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.317     0.393    rst_IBUF
    SLICE_X1Y8           FDRE                                         r  q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.076ns (19.402%)  route 0.317ns (80.598%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.317     0.393    rst_IBUF
    SLICE_X1Y8           FDRE                                         r  q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.076ns (19.402%)  route 0.317ns (80.598%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.317     0.393    rst_IBUF
    SLICE_X1Y8           FDRE                                         r  q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.076ns (19.402%)  route 0.317ns (80.598%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.317     0.393    rst_IBUF
    SLICE_X1Y8           FDRE                                         r  q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.076ns (19.287%)  route 0.319ns (80.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.319     0.395    rst_IBUF
    SLICE_X0Y8           FDRE                                         r  q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.076ns (19.287%)  route 0.319ns (80.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.319     0.395    rst_IBUF
    SLICE_X0Y8           FDRE                                         r  q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.076ns (19.287%)  route 0.319ns (80.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.319     0.395    rst_IBUF
    SLICE_X0Y8           FDRE                                         r  q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.076ns (19.287%)  route 0.319ns (80.713%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.319     0.395    rst_IBUF
    SLICE_X0Y8           FDRE                                         r  q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[7]
                            (input port)
  Destination:            q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.073ns (16.737%)  route 0.363ns (83.263%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  d[7] (IN)
                         net (fo=0)                   0.000     0.000    d[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  d_IBUF[7]_inst/O
                         net (fo=1, routed)           0.363     0.436    d_IBUF[7]
    SLICE_X0Y8           FDRE                                         r  q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.050ns (11.335%)  route 0.391ns (88.665%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  d_IBUF[4]_inst/O
                         net (fo=1, routed)           0.391     0.441    d_IBUF[4]
    SLICE_X0Y8           FDRE                                         r  q_reg[4]/D
  -------------------------------------------------------------------    -------------------





