-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Fri Jul 15 13:49:22 2005
--  cmd: H:/work/eclipse/MIX/mix_0.pl -strip -nodelta ../logic.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.2 2005/07/15 16:20:07 wig Exp $
-- $Date: 2005/07/15 16:20:07 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.2  2005/07/15 16:20:07  wig
-- Update all testcases; still problems though
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
		--__I_SIMPLE_LOGIC__ inst_a_and

		--__I_SIMPLE_LOGIC__ inst_a_or

		--__I_SIMPLE_LOGIC__ inst_a_wire

	component inst_aa_e	-- the aa instance
		-- No Generated Generics

		port (
		-- Generated Port for Entity inst_aa_e
			and_i1_1	: out	std_ulogic;
			and_i2_1	: out	std_ulogic_vector(15 downto 0);
			or_i1_1	: out	std_ulogic;
			or_i2_1	: out	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_aa_e
		);
	end component;
	-- ---------

	component inst_ab_e	-- the ab instance
		-- No Generated Generics

		port (
		-- Generated Port for Entity inst_ab_e
			and_i1_2	: out	std_ulogic;
			and_i1_3_p	: out	std_ulogic;
			and_i2_2	: out	std_ulogic_vector(15 downto 0);
			and_i2_3_p	: out	std_ulogic_vector(15 downto 0);
			or_i1_2	: out	std_ulogic;
			or_i1_3_p	: out	std_ulogic;
			or_i2_2	: out	std_ulogic_vector(15 downto 0);
			or_i2_3_p	: out	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_ab_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	and_i1_1	: std_ulogic; 
			signal	and_i1_2	: std_ulogic; 
			signal	and_i1_3	: std_ulogic; 
			signal	and_i2_1	: std_ulogic_vector(15 downto 0); 
			signal	and_i2_2	: std_ulogic_vector(15 downto 0); 
			signal	and_i3_3	: std_ulogic_vector(15 downto 0); 
			signal	or_i1_1	: std_ulogic; 
			signal	or_i1_2	: std_ulogic; 
			signal	or_i1_3	: std_ulogic; 
			signal	or_i2_1	: std_ulogic_vector(15 downto 0); 
			signal	or_i2_2	: std_ulogic_vector(15 downto 0); 
			signal	or_i3_3	: std_ulogic_vector(15 downto 0); 
			signal	wire_bus_si	: std_ulogic_vector(7 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	wire_bus_so	: std_ulogic_vector(7 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	wire_si	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	wire_so	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			wire_bus_si <= wire_bus_i;  -- __I_I_BUS_PORT
			wire_bus_o <= wire_bus_so;  -- __I_O_BUS_PORT
			wire_si <= wire_i;  -- __I_I_BIT_PORT
			wire_o <= wire_so;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Logic for inst_a_and
		and_o1 <=
			and_i1_2
			AND	and_i1_1
			AND	and_i1_3;
		-- End of Generated Logic for inst_a_and

		-- Generated Logic for inst_a_and_1
		and_o2 <=
			and_i2_2
			AND	and_i2_1
			AND	and_i3_3;
		-- End of Generated Logic for inst_a_and_1

		-- Generated Logic for inst_a_or
		or_o1 <=
			or_i1_2
			OR	or_i1_3
			OR	or_i1_1;
		-- End of Generated Logic for inst_a_or

		-- Generated Logic for inst_a_or_1
		or_o2 <=
			or_i2_2
			OR	or_i2_1
			OR	or_i3_3;
		-- End of Generated Logic for inst_a_or_1

		-- Generated Logic for inst_a_wire
		wire_so <=
			wire_si;
		-- End of Generated Logic for inst_a_wire

		-- Generated Logic for inst_a_wire_1
		wire_bus_so <=
			wire_bus_si;
		-- End of Generated Logic for inst_a_wire_1

		-- Generated Instance Port Map for inst_aa_i
		inst_aa_i: inst_aa_e	-- the aa instance
		port map (

			and_i1_1 => and_i1_1,
			and_i2_1 => and_i2_1,
			or_i1_1 => or_i1_1,
			or_i2_1 => or_i2_1
		);
		-- End of Generated Instance Port Map for inst_aa_i

		-- Generated Instance Port Map for inst_ab_i
		inst_ab_i: inst_ab_e	-- the ab instance
		port map (

			and_i1_2 => and_i1_2,
			and_i1_3_p => and_i1_3,
			and_i2_2 => and_i2_2,
			and_i2_3_p => and_i3_3,
			or_i1_2 => or_i1_2,
			or_i1_3_p => or_i1_3,
			or_i2_2 => or_i2_2,
			or_i2_3_p => or_i3_3
		);
		-- End of Generated Instance Port Map for inst_ab_i



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
