#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffdf4eb590 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffdf4c0a00 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffdf4c0a40 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffdf4c0a80 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffdf4c0ac0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x7fffdf4c0b00 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffdf4c0b40 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffdf4c0b80 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffdf4c0bc0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffdf4c0c00 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffdf51b280_0 .var/i "address_file", 31 0;
v0x7fffdf51b380_0 .var "address_in", 31 0;
v0x7fffdf51b470_0 .var "clk", 0 0;
v0x7fffdf51b540_0 .var "data_in", 31 0;
v0x7fffdf51b5e0_0 .net "data_out", 31 0, v0x7fffdf51a6b0_0;  1 drivers
v0x7fffdf51b680_0 .var "enable", 0 0;
v0x7fffdf51b770_0 .net "hit", 0 0, L_0x7fffdf51d010;  1 drivers
v0x7fffdf51b810_0 .var/i "miss_count", 31 0;
v0x7fffdf51b8b0_0 .var "rst", 0 0;
v0x7fffdf51b9e0_0 .var/i "scan_file", 31 0;
v0x7fffdf51bac0_0 .var/i "total_count", 31 0;
E_0x7fffdf4bb7b0 .event negedge, v0x7fffdf516130_0;
S_0x7fffdf4ec260 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffdf4eb590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffdf4d5890 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffdf4d58d0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffdf4d5910 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffdf4d5950 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffdf4d5990 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffdf4d59d0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffdf4d5a10 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffdf4d5a50 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffdf51a1c0_0 .net *"_ivl_5", 9 0, L_0x7fffdf51d150;  1 drivers
v0x7fffdf51a2a0_0 .net "address_in", 31 0, v0x7fffdf51b380_0;  1 drivers
v0x7fffdf51a380_0 .net "clk", 0 0, v0x7fffdf51b470_0;  1 drivers
v0x7fffdf51a450 .array "data", 0 1;
v0x7fffdf51a450_0 .net v0x7fffdf51a450 0, 31 0, L_0x7fffdf4f2770; 1 drivers
v0x7fffdf51a450_1 .net v0x7fffdf51a450 1, 31 0, L_0x7fffdf51ce10; 1 drivers
v0x7fffdf51a570_0 .net "data_in", 31 0, v0x7fffdf51b540_0;  1 drivers
v0x7fffdf51a6b0_0 .var "data_out", 31 0;
v0x7fffdf51a770_0 .net "enable", 0 0, v0x7fffdf51b680_0;  1 drivers
v0x7fffdf51a810_0 .var "enables", 1 0;
v0x7fffdf51a8d0_0 .net "hit_out", 0 0, L_0x7fffdf51d010;  alias, 1 drivers
v0x7fffdf51a990_0 .var "hits", 1 0;
v0x7fffdf51aa50_0 .net "match", 1 0, v0x7fffdf51a090_0;  1 drivers
v0x7fffdf51aaf0_0 .net "rst", 0 0, v0x7fffdf51b8b0_0;  1 drivers
v0x7fffdf51ab90_0 .net "set_idx", 8 0, L_0x7fffdf51d240;  1 drivers
v0x7fffdf51ac50_0 .net "tag", 18 0, L_0x7fffdf51d330;  1 drivers
v0x7fffdf51ad60 .array "tags", 0 1;
v0x7fffdf51ad60_0 .net v0x7fffdf51ad60 0, 18 0, L_0x7fffdf4fa9c0; 1 drivers
v0x7fffdf51ad60_1 .net v0x7fffdf51ad60 1, 18 0, L_0x7fffdf4e95c0; 1 drivers
v0x7fffdf51ae40 .array "valids", 0 1;
v0x7fffdf51ae40_0 .net v0x7fffdf51ae40 0, 0 0, L_0x7fffdf4f96c0; 1 drivers
v0x7fffdf51ae40_1 .net v0x7fffdf51ae40 1, 0 0, L_0x7fffdf4ee520; 1 drivers
v0x7fffdf51af40_0 .var/i "w", 31 0;
v0x7fffdf51b0f0_0 .net "way", 1 0, L_0x7fffdf51bba0;  1 drivers
E_0x7fffdf4b9980 .event edge, v0x7fffdf516050_0, v0x7fffdf4fab20_0;
E_0x7fffdf4b4b60 .event edge, v0x7fffdf5161f0_0, v0x7fffdf517cb0_0;
L_0x7fffdf51c4c0 .part v0x7fffdf51a810_0, 0, 1;
L_0x7fffdf51cf20 .part v0x7fffdf51a810_0, 1, 1;
L_0x7fffdf51d010 .reduce/or v0x7fffdf51a990_0;
L_0x7fffdf51d150 .part v0x7fffdf51b380_0, 4, 10;
L_0x7fffdf51d240 .part L_0x7fffdf51d150, 0, 9;
L_0x7fffdf51d330 .part v0x7fffdf51b380_0, 13, 19;
S_0x7fffdf4ecfc0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffdf4ec260;
 .timescale -9 -12;
S_0x7fffdf4e13d0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffdf4ecfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffdf47b620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffdf47b660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001001>;
P_0x7fffdf47b6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffdf4ce700_0 .net "clk", 0 0, v0x7fffdf51b470_0;  alias, 1 drivers
v0x7fffdf4f8d70 .array/i "counts", 1023 0, 31 0;
v0x7fffdf4fab20_0 .net "enable", 0 0, v0x7fffdf51b680_0;  alias, 1 drivers
v0x7fffdf4f2910_0 .var/i "i", 31 0;
v0x7fffdf4ed820_0 .var/i "j", 31 0;
v0x7fffdf4e88c0_0 .var "min_idx", 8 0;
v0x7fffdf515f70_0 .var "new_idx", 8 0;
v0x7fffdf516050_0 .net "next_out", 1 0, L_0x7fffdf51bba0;  alias, 1 drivers
v0x7fffdf516130_0 .net "rst", 0 0, v0x7fffdf51b8b0_0;  alias, 1 drivers
v0x7fffdf5161f0_0 .net "set_in", 8 0, L_0x7fffdf51d240;  alias, 1 drivers
v0x7fffdf5162d0_0 .var/i "tick", 31 0;
v0x7fffdf5163b0_0 .net "way_in", 1 0, v0x7fffdf51a090_0;  alias, 1 drivers
E_0x7fffdf4faa90 .event edge, v0x7fffdf4fab20_0, v0x7fffdf5163b0_0, v0x7fffdf5161f0_0;
E_0x7fffdf4ea440 .event posedge, v0x7fffdf4ce700_0;
L_0x7fffdf51bba0 .part v0x7fffdf515f70_0, 0, 2;
S_0x7fffdf516550 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffdf4ec260;
 .timescale -9 -12;
P_0x7fffdf516720 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffdf5167e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdf516550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdf5169c0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdf516a00 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffdf516a40 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffdf4f96c0 .functor BUFZ 1, L_0x7fffdf51bc40, C4<0>, C4<0>, C4<0>;
L_0x7fffdf4fa9c0 .functor BUFZ 19, L_0x7fffdf51bf50, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffdf4f2770 .functor BUFZ 32, L_0x7fffdf51c200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdf516bb0_0 .net *"_ivl_0", 0 0, L_0x7fffdf51bc40;  1 drivers
v0x7fffdf516e50_0 .net *"_ivl_10", 10 0, L_0x7fffdf51bff0;  1 drivers
L_0x7f5601860060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf516f30_0 .net *"_ivl_13", 1 0, L_0x7f5601860060;  1 drivers
v0x7fffdf517020_0 .net *"_ivl_16", 31 0, L_0x7fffdf51c200;  1 drivers
v0x7fffdf517100_0 .net *"_ivl_18", 10 0, L_0x7fffdf51c2a0;  1 drivers
v0x7fffdf517230_0 .net *"_ivl_2", 10 0, L_0x7fffdf51bd60;  1 drivers
L_0x7f56018600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf517310_0 .net *"_ivl_21", 1 0, L_0x7f56018600a8;  1 drivers
L_0x7f5601860018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf5173f0_0 .net *"_ivl_5", 1 0, L_0x7f5601860018;  1 drivers
v0x7fffdf5174d0_0 .net *"_ivl_8", 18 0, L_0x7fffdf51bf50;  1 drivers
v0x7fffdf5175b0_0 .var/i "block", 31 0;
v0x7fffdf517690_0 .net "clk", 0 0, v0x7fffdf51b470_0;  alias, 1 drivers
v0x7fffdf517730 .array "data", 0 511, 31 0;
v0x7fffdf5177d0_0 .net "data_in", 31 0, v0x7fffdf51b540_0;  alias, 1 drivers
v0x7fffdf5178b0_0 .net "data_out", 31 0, L_0x7fffdf4f2770;  alias, 1 drivers
v0x7fffdf517990_0 .net "enable", 0 0, L_0x7fffdf51c4c0;  1 drivers
v0x7fffdf517a50_0 .net "index_in", 8 0, L_0x7fffdf51d240;  alias, 1 drivers
v0x7fffdf517b40_0 .net "rst", 0 0, v0x7fffdf51b8b0_0;  alias, 1 drivers
v0x7fffdf517c10 .array "tag", 0 511, 18 0;
v0x7fffdf517cb0_0 .net "tag_in", 18 0, L_0x7fffdf51d330;  alias, 1 drivers
v0x7fffdf517d70_0 .net "tag_out", 18 0, L_0x7fffdf4fa9c0;  alias, 1 drivers
v0x7fffdf517e50 .array "valid", 0 511, 0 0;
v0x7fffdf517ef0_0 .net "valid_out", 0 0, L_0x7fffdf4f96c0;  alias, 1 drivers
E_0x7fffdf49db90 .event posedge, v0x7fffdf517990_0;
L_0x7fffdf51bc40 .array/port v0x7fffdf517e50, L_0x7fffdf51bd60;
L_0x7fffdf51bd60 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f5601860018;
L_0x7fffdf51bf50 .array/port v0x7fffdf517c10, L_0x7fffdf51bff0;
L_0x7fffdf51bff0 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f5601860060;
L_0x7fffdf51c200 .array/port v0x7fffdf517730, L_0x7fffdf51c2a0;
L_0x7fffdf51c2a0 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f56018600a8;
S_0x7fffdf5180d0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffdf4ec260;
 .timescale -9 -12;
P_0x7fffdf5182b0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffdf518370 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdf5180d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdf518550 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdf518590 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffdf5185d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffdf4ee520 .functor BUFZ 1, L_0x7fffdf51c560, C4<0>, C4<0>, C4<0>;
L_0x7fffdf4e95c0 .functor BUFZ 19, L_0x7fffdf51c7e0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffdf51ce10 .functor BUFZ 32, L_0x7fffdf51cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdf518770_0 .net *"_ivl_0", 0 0, L_0x7fffdf51c560;  1 drivers
v0x7fffdf518a10_0 .net *"_ivl_10", 10 0, L_0x7fffdf51c880;  1 drivers
L_0x7f5601860138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf518af0_0 .net *"_ivl_13", 1 0, L_0x7f5601860138;  1 drivers
v0x7fffdf518be0_0 .net *"_ivl_16", 31 0, L_0x7fffdf51cbf0;  1 drivers
v0x7fffdf518cc0_0 .net *"_ivl_18", 10 0, L_0x7fffdf51cc90;  1 drivers
v0x7fffdf518df0_0 .net *"_ivl_2", 10 0, L_0x7fffdf51c600;  1 drivers
L_0x7f5601860180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf518ed0_0 .net *"_ivl_21", 1 0, L_0x7f5601860180;  1 drivers
L_0x7f56018600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf518fb0_0 .net *"_ivl_5", 1 0, L_0x7f56018600f0;  1 drivers
v0x7fffdf519090_0 .net *"_ivl_8", 18 0, L_0x7fffdf51c7e0;  1 drivers
v0x7fffdf519170_0 .var/i "block", 31 0;
v0x7fffdf519250_0 .net "clk", 0 0, v0x7fffdf51b470_0;  alias, 1 drivers
v0x7fffdf5192f0 .array "data", 0 511, 31 0;
v0x7fffdf5193b0_0 .net "data_in", 31 0, v0x7fffdf51b540_0;  alias, 1 drivers
v0x7fffdf519470_0 .net "data_out", 31 0, L_0x7fffdf51ce10;  alias, 1 drivers
v0x7fffdf519530_0 .net "enable", 0 0, L_0x7fffdf51cf20;  1 drivers
v0x7fffdf5195f0_0 .net "index_in", 8 0, L_0x7fffdf51d240;  alias, 1 drivers
v0x7fffdf519700_0 .net "rst", 0 0, v0x7fffdf51b8b0_0;  alias, 1 drivers
v0x7fffdf5197f0 .array "tag", 0 511, 18 0;
v0x7fffdf5198b0_0 .net "tag_in", 18 0, L_0x7fffdf51d330;  alias, 1 drivers
v0x7fffdf519970_0 .net "tag_out", 18 0, L_0x7fffdf4e95c0;  alias, 1 drivers
v0x7fffdf519a30 .array "valid", 0 511, 0 0;
v0x7fffdf519ad0_0 .net "valid_out", 0 0, L_0x7fffdf4ee520;  alias, 1 drivers
E_0x7fffdf4c43b0 .event posedge, v0x7fffdf519530_0;
L_0x7fffdf51c560 .array/port v0x7fffdf519a30, L_0x7fffdf51c600;
L_0x7fffdf51c600 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f56018600f0;
L_0x7fffdf51c7e0 .array/port v0x7fffdf5197f0, L_0x7fffdf51c880;
L_0x7fffdf51c880 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f5601860138;
L_0x7fffdf51cbf0 .array/port v0x7fffdf5192f0, L_0x7fffdf51cc90;
L_0x7fffdf51cc90 .concat [ 9 2 0 0], L_0x7fffdf51d240, L_0x7f5601860180;
S_0x7fffdf519d00 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffdf4ec260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffdf4f9c70 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffdf4f9cb0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffdf519f90_0 .net "in", 1 0, v0x7fffdf51a990_0;  1 drivers
v0x7fffdf51a090_0 .var "out", 1 0;
E_0x7fffdf4ace90 .event edge, v0x7fffdf519f90_0;
    .scope S_0x7fffdf4e13d0;
T_0 ;
    %wait E_0x7fffdf4ea440;
    %load/vec4 v0x7fffdf516130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf5162d0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffdf515f70_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf4f2910_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffdf4f2910_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf4ed820_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffdf4ed820_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffdf4f2910_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffdf4ed820_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffdf4f8d70, 4, 0;
    %load/vec4 v0x7fffdf4ed820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf4ed820_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffdf4f2910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf4f2910_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdf5162d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf5162d0_0, 0, 32;
    %load/vec4 v0x7fffdf5163b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffdf5162d0_0;
    %load/vec4 v0x7fffdf5161f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffdf5163b0_0;
    %pad/u 3;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffdf4f8d70, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdf4e13d0;
T_1 ;
    %wait E_0x7fffdf4faa90;
    %load/vec4 v0x7fffdf4fab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffdf5163b0_0;
    %pad/u 9;
    %store/vec4 v0x7fffdf515f70_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffdf4e88c0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf4f2910_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffdf4f2910_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffdf5161f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffdf4f2910_0;
    %pad/s 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf4f8d70, 4;
    %load/vec4 v0x7fffdf5161f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffdf4e88c0_0;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf4f8d70, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffdf4f2910_0;
    %pad/s 9;
    %store/vec4 v0x7fffdf4e88c0_0, 0, 9;
T_1.4 ;
    %load/vec4 v0x7fffdf4f2910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf4f2910_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffdf5162d0_0;
    %load/vec4 v0x7fffdf5161f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffdf4e88c0_0;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf4f8d70, 0, 4;
    %load/vec4 v0x7fffdf4e88c0_0;
    %assign/vec4 v0x7fffdf515f70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdf5167e0;
T_2 ;
    %wait E_0x7fffdf4ea440;
    %load/vec4 v0x7fffdf517b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf5175b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffdf5175b0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdf5175b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517e50, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffdf5175b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdf5175b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517730, 0, 4;
    %load/vec4 v0x7fffdf5175b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf5175b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdf5167e0;
T_3 ;
    %wait E_0x7fffdf49db90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdf517a50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517e50, 0, 4;
    %load/vec4 v0x7fffdf517cb0_0;
    %load/vec4 v0x7fffdf517a50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517c10, 0, 4;
    %load/vec4 v0x7fffdf5177d0_0;
    %load/vec4 v0x7fffdf517a50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf517730, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdf518370;
T_4 ;
    %wait E_0x7fffdf4ea440;
    %load/vec4 v0x7fffdf519700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf519170_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffdf519170_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdf519170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf519a30, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffdf519170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf5197f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdf519170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf5192f0, 0, 4;
    %load/vec4 v0x7fffdf519170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf519170_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdf518370;
T_5 ;
    %wait E_0x7fffdf4c43b0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdf5195f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf519a30, 0, 4;
    %load/vec4 v0x7fffdf5198b0_0;
    %load/vec4 v0x7fffdf5195f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf5197f0, 0, 4;
    %load/vec4 v0x7fffdf5193b0_0;
    %load/vec4 v0x7fffdf5195f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdf5192f0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdf519d00;
T_6 ;
    %wait E_0x7fffdf4ace90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdf51a090_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffdf51a090_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffdf519f90_0;
    %load/vec4 v0x7fffdf51a090_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffdf51a090_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffdf51a090_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdf4ec260;
T_7 ;
    %wait E_0x7fffdf4ea440;
    %load/vec4 v0x7fffdf51aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdf51a990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdf51a810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdf51a6b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffdf51a770_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdf51b0f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdf51a810_0, 0;
    %load/vec4 v0x7fffdf51a770_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffdf51b0f0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffdf51aa50_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffdf51a450, 4;
    %assign/vec4 v0x7fffdf51a6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf51af40_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffdf51af40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffdf51ac50_0;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %load/vec4a v0x7fffdf51ad60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %load/vec4a v0x7fffdf51ae40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %store/vec4 v0x7fffdf51a990_0, 4, 1;
    %load/vec4 v0x7fffdf51af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf51af40_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdf4ec260;
T_8 ;
    %wait E_0x7fffdf4b4b60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf51af40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffdf51af40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffdf51ac50_0;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %load/vec4a v0x7fffdf51ad60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %load/vec4a v0x7fffdf51ae40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdf51af40_0;
    %store/vec4 v0x7fffdf51a990_0, 4, 1;
    %load/vec4 v0x7fffdf51af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdf51af40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdf4ec260;
T_9 ;
    %wait E_0x7fffdf4b9980;
    %load/vec4 v0x7fffdf51a770_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdf51b0f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdf51a810_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffdf4eb590;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf51b810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdf51bac0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffdf4eb590;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdf4ec260 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffdf4eb590;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf51b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf51b8b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf51b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf51b8b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf51b470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf51b8b0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffdf51b470_0;
    %inv;
    %store/vec4 v0x7fffdf51b470_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffdf4eb590;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffdf4c0bc0, "r" {0 0 0};
    %store/vec4 v0x7fffdf51b280_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffdf51b280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffdf51b280_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffdf4eb590;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdf51b680_0, 0;
    %wait E_0x7fffdf4bb7b0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffdf51b280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffdf51b810_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffdf51bac0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffdf51b810_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffdf51bac0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffdf4d5a50 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffdf4d59d0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffdf4d5a10 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffdf4c0a40 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffdf4c0b00 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffdf51b280_0, "%x\012", v0x7fffdf51b380_0 {0 0 0};
    %store/vec4 v0x7fffdf51b9e0_0, 0, 32;
    %wait E_0x7fffdf4ea440;
    %load/vec4 v0x7fffdf51bac0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdf51bac0_0, 0;
    %load/vec4 v0x7fffdf51b770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffdf51b810_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdf51b810_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffdf51b540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdf51b680_0, 0;
T_14.3 ;
    %wait E_0x7fffdf4ea440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf51b680_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
