<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] How to let the cortex a8 enter debug mode	? Ican't halt it
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20let%20the%20cortex%20a8%20enter%20debug%20mode%0A%09%3F%20Ican%27t%20halt%20it&In-Reply-To=%3C201104272106485788849%40sina.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="018892.html">
   <LINK REL="Next"  HREF="018897.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] How to let the cortex a8 enter debug mode	? Ican't halt it</H1>
    <B>dswei</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20let%20the%20cortex%20a8%20enter%20debug%20mode%0A%09%3F%20Ican%27t%20halt%20it&In-Reply-To=%3C201104272106485788849%40sina.com%3E"
       TITLE="[Openocd-development] How to let the cortex a8 enter debug mode	? Ican't halt it">dswei99 at sina.com
       </A><BR>
    <I>Wed Apr 27 15:06:49 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="018892.html">[Openocd-development] How to let the cortex a8 enter debug mode ? I	can't halt it
</A></li>
        <LI>Next message: <A HREF="018897.html">[Openocd-development] sw breakpoints in flash
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18923">[ date ]</a>
              <a href="thread.html#18923">[ thread ]</a>
              <a href="subject.html#18923">[ subject ]</a>
              <a href="author.html#18923">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>I use the debugger from ARM,  it can find the cortex-a9 and halt it:

info: AHB-AP at AP index 0 has no ROM table.
info: Reading ROM table for APB-AP at AP index 1 :-
info: ROM table base address = 0x80000000
info: Reading device registers at address 0x80002000
info: Identified component CSCTI (id= 0x00000906) at address 0x80002000
info: Reading device registers at address 0x80003000
info: Identified component CSTPIU (id= 0x00000912) at address 0x80003000
info: Reading device registers at address 0x80004000
info: Identified component CSTFunnel (id= 0x00000908) at address 0x80004000
info: Reading device registers at address 0x80100000
info: Reading ROM table for APB-AP at AP index 1 :-
info: ROM table base address = 0x80100000
info: Reading device registers at address 0x80110000
info: Identified component Cortex-A9 (id= 0x00000C09) at address 0x80110000        #  Found cortex-a9
info: Reading device registers at address 0x80111000
info: Identified component CSPMU (id= 0x000009A0) at address 0x80111000
info: Reading device registers at address 0x80118000
info: Identified component CSCTI (id= 0x00000906) at address 0x80118000
info: Nested ROM table found at address 0x80100000

with openocd, the log is listed below, it seems that it does not &quot;Reading ROM table for APB-AP at AP index 1&quot; (Debugger of ARM  do it) :
&gt;<i> dap info 1
</I>AP ID register 0x24770002
        Type is MEM-AP APB
AP BASE 0x80000000
        ROM table in legacy format
        MEMTYPE System memory not present. Dedicated debug bus.
        ROMTABLE[0x0] = 0x2003
                Component base address 0x80002000, start address 0x80002000
                Component class is 0x9, CoreSight component
                Type is 0x14, Debug Control, Trigger Matrix
                Peripheral ID[4..0] = hex 04 00 3b b9 06
                Part is Coresight CTI (Cross Trigger)
        ROMTABLE[0x4] = 0x3003
                Component base address 0x80003000, start address 0x80003000
                Component class is 0x9, CoreSight component
                Type is 0x11, Trace Sink, Port
                Peripheral ID[4..0] = hex 04 00 4b b9 12
                Part is Coresight TPIU (Trace Port Interface Unit)
        ROMTABLE[0x8] = 0x4003
                Component base address 0x80004000, start address 0x80004000
                Component class is 0x9, CoreSight component
                Type is 0x12, Trace Link, Funnel, router
                Peripheral ID[4..0] = hex 04 00 1b b9 08
                Part is Coresight CSTF (Trace Funnel)
        ROMTABLE[0xc] = 0x100003
                Component base address 0x80100000, start address 0x80100000
                Component class is 0x1, ROM table
                Peripheral ID[4..0] = hex 04 00 0b b4 a9
                Part is -*- unrecognized -*-
        ROMTABLE[0x10] = 0x0
                End of ROM table
&gt;<i>
</I>

&gt;<i>Hi, all:
</I>&gt;<i>    For the TI OMAP3530 cortex a8, with an jtagkey like usb jtag tool, I can debug it successfully.
</I>&gt;<i>But for hisilicon's cortex a9(not a8), it can recognize the core id but can't halt it.
</I>&gt;<i>    At omap3530.cfg I can see these lines:
</I>&gt;<i>proc omap3_dbginit {target} {
</I>&gt;<i>     # General Cortex A8 debug initialisation
</I>&gt;<i>     cortex_a8 dbginit
</I>&gt;<i>     # Enable DBGU signal for OMAP353x
</I>&gt;<i>     $target mww 0x5401d030 0x00002000
</I>&gt;<i>}
</I>&gt;<i>   As its comments, I know before the omap3530 can be halted, must  run the command &quot;$target mww 0x5401d030 0x00002000&quot;  to make it enter the debug
</I>&gt;<i>mode first. Omap3530 have two Debug Access Ports( MEM-AP AHB, MEM-AP APB), so we can run &quot;$target mww 0x5401d030 0x00002000&quot; 
</I>&gt;<i>before the core are halted, with MEM-AP AHB.
</I>&gt;<i>
</I>&gt;<i>   But for hisilicon's cortex a9, it has only one Debug Access Port (MEM-AP APB), I don't know how to let it enter the debug mode. I can't halt
</I>&gt;<i>it when run &quot;halt&quot; command in the telnet window.
</I>&gt;<i>   In hisilicon's configuration file, there are these lines:
</I>&gt;<i>proc hs_initdbg {target} {
</I>&gt;<i> echo &quot;init debug..&quot;
</I>&gt;<i> cortex_a8 dbginit
</I>&gt;<i>}
</I>&gt;<i>   I think the &quot;cortex_a8 dbginit&quot; is not enough or is not complete to init the cortex a8/a9.  
</I>&gt;<i>   The openocd I used is the latest development version.
</I>&gt;<i>
</I>&gt;<i>   The log for hisilicon:
</I>&gt;&gt;<i> dap info 1
</I>&gt;<i>AP ID register 0x24770002
</I>&gt;<i>        Type is MEM-AP APB
</I>&gt;<i>AP BASE 0x80000000
</I>&gt;<i>        ROM table in legacy format
</I>&gt;<i>        MEMTYPE System memory not present. Dedicated debug bus.
</I>&gt;<i>        ROMTABLE[0x0] = 0x2003
</I>&gt;<i>                Component base address 0x80002000, start address 0x80002000
</I>&gt;<i>                Component class is 0x9, CoreSight component
</I>&gt;<i>                Type is 0x14, Debug Control, Trigger Matrix
</I>&gt;<i>                Peripheral ID[4..0] = hex 04 00 3b b9 06
</I>&gt;<i>                Part is Coresight CTI (Cross Trigger)
</I>&gt;<i>        ROMTABLE[0x4] = 0x3003
</I>&gt;<i>                Component base address 0x80003000, start address 0x80003000
</I>&gt;<i>                Component class is 0x9, CoreSight component
</I>&gt;<i>                Type is 0x11, Trace Sink, Port
</I>&gt;<i>                Peripheral ID[4..0] = hex 04 00 4b b9 12
</I>&gt;<i>                Part is Coresight TPIU (Trace Port Interface Unit)
</I>&gt;<i>        ROMTABLE[0x8] = 0x4003
</I>&gt;<i>                Component base address 0x80004000, start address 0x80004000
</I>&gt;<i>                Component class is 0x9, CoreSight component
</I>&gt;<i>                Type is 0x12, Trace Link, Funnel, router
</I>&gt;<i>                Peripheral ID[4..0] = hex 04 00 1b b9 08
</I>&gt;<i>                Part is Coresight CSTF (Trace Funnel)
</I>&gt;<i>        ROMTABLE[0xc] = 0x100003
</I>&gt;<i>                Component base address 0x80100000, start address 0x80100000
</I>&gt;<i>                Component class is 0x1, ROM table
</I>&gt;<i>                Peripheral ID[4..0] = hex 04 00 0b b4 a9
</I>&gt;<i>                Part is -*- unrecognized -*-
</I>&gt;<i>        ROMTABLE[0x10] = 0x0
</I>&gt;<i>                End of ROM table
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i>   
</I>&gt;<i>  
</I>&gt;<i>
</I>&gt;<i>        dswei
</I>&gt;<i>        <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">dswei99 at sina.com</A>
</I>&gt;<i>          2011-04-25
</I>&gt;<i>
</I>&gt;<i>_______________________________________________
</I>&gt;<i>Openocd-development mailing list
</I>&gt;<i><A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Openocd-development at lists.berlios.de</A>
</I>&gt;<i><A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">https://lists.berlios.de/mailman/listinfo/openocd-development</A>
</I>&gt;<i>
</I>
= = = = = = = = = = = = = = = = = = = =
			

&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#33268;
&#31036;&#65281;
 
				 
&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;dswei
&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">dswei99 at sina.com</A>
&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;&#12288;2011-04-27
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="018892.html">[Openocd-development] How to let the cortex a8 enter debug mode ? I	can't halt it
</A></li>
	<LI>Next message: <A HREF="018897.html">[Openocd-development] sw breakpoints in flash
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18923">[ date ]</a>
              <a href="thread.html#18923">[ thread ]</a>
              <a href="subject.html#18923">[ subject ]</a>
              <a href="author.html#18923">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
