<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>
time_elapsed: 0.042s
ram usage: 10652 KB
</pre>
<pre class="log">

module bsg_async_fifo (
	w_clk_i,
	w_reset_i,
	w_enq_i,
	w_data_i,
	w_full_o,
	r_clk_i,
	r_reset_i,
	r_deq_i,
	r_data_o,
	r_valid_o
);
	parameter lg_size_p = &#34;inv&#34;;
	parameter width_p = &#34;inv&#34;;
	parameter control_width_p = 0;
	input w_clk_i;
	input w_reset_i;
	input w_enq_i;
	input [(width_p - 1):0] w_data_i;
	output w_full_o;
	input r_clk_i;
	input r_reset_i;
	input r_deq_i;
	output [(width_p - 1):0] r_data_o;
	output r_valid_o;
	localparam size_lp = (1 &lt;&lt; lg_size_p);
	wire [lg_size_p:0] r_ptr_gray_r;
	wire [lg_size_p:0] w_ptr_gray_r;
	wire [lg_size_p:0] w_ptr_gray_r_rsync;
	wire [lg_size_p:0] r_ptr_gray_r_wsync;
	wire [lg_size_p:0] r_ptr_binary_r;
	wire [lg_size_p:0] w_ptr_binary_r;
	wire r_valid_o_tmp;
	assign r_valid_o = r_valid_o_tmp;
	bsg_mem_1r1w #(
		.width_p((width_p - control_width_p)),
		.els_p(size_lp),
		.read_write_same_addr_p(0)
	) MSYNC_1r1w(
		.w_clk_i(w_clk_i),
		.w_reset_i(w_reset_i),
		.w_v_i(w_enq_i),
		.w_addr_i(w_ptr_binary_r[0+:lg_size_p]),
		.w_data_i(w_data_i[0+:(width_p - control_width_p)]),
		.r_v_i(r_valid_o_tmp),
		.r_addr_i(r_ptr_binary_r[0+:lg_size_p]),
		.r_data_o(r_data_o[0+:(width_p - control_width_p)])
	);
	generate
		if ((control_width_p &gt; 0)) begin : ctrl
			bsg_mem_1r1w #(
				.width_p(control_width_p),
				.els_p(size_lp),
				.read_write_same_addr_p(0)
			) MSYNC_1r1w(
				.w_clk_i(w_clk_i),
				.w_reset_i(w_reset_i),
				.w_v_i(w_enq_i),
				.w_addr_i(w_ptr_binary_r[0+:lg_size_p]),
				.w_data_i(w_data_i[(width_p - 1)-:control_width_p]),
				.r_v_i(r_valid_o_tmp),
				.r_addr_i(r_ptr_binary_r[0+:lg_size_p]),
				.r_data_o(r_data_o[(width_p - 1)-:control_width_p])
			);
		end
	endgenerate
	bsg_async_ptr_gray #(.lg_size_p((lg_size_p + 1))) bapg_wr(
		.w_clk_i(w_clk_i),
		.w_reset_i(w_reset_i),
		.w_inc_i(w_enq_i),
		.r_clk_i(r_clk_i),
		.w_ptr_binary_r_o(w_ptr_binary_r),
		.w_ptr_gray_r_o(w_ptr_gray_r),
		.w_ptr_gray_r_rsync_o(w_ptr_gray_r_rsync)
	);
	bsg_async_ptr_gray #(.lg_size_p((lg_size_p + 1))) bapg_rd(
		.w_clk_i(r_clk_i),
		.w_reset_i(r_reset_i),
		.w_inc_i(r_deq_i),
		.r_clk_i(w_clk_i),
		.w_ptr_binary_r_o(r_ptr_binary_r),
		.w_ptr_gray_r_o(r_ptr_gray_r),
		.w_ptr_gray_r_rsync_o(r_ptr_gray_r_wsync)
	);
	assign r_valid_o_tmp = (r_ptr_gray_r != w_ptr_gray_r_rsync);
	assign w_full_o = (w_ptr_gray_r == {~r_ptr_gray_r_wsync[lg_size_p-:2], r_ptr_gray_r_wsync[0+:(lg_size_p - 1)]});
	always @(negedge w_clk_i)
		;
	always @(negedge r_clk_i)
		;
endmodule

</pre>
</body>