<def f='codebrowser/include/hw/pci/pci.h' l='721' ll='724' type='int pci_is_express(const PCIDevice * d)'/>
<use f='codebrowser/include/hw/pci/pci.h' l='728' u='c' c='pci_config_size'/>
<use f='codebrowser/hw/net/vmxnet3.c' l='2331' u='c' c='vmxnet3_pci_realize'/>
<use f='codebrowser/hw/pci/pci.c' l='549' u='c' c='migrate_is_pcie'/>
<use f='codebrowser/hw/pci/pci.c' l='554' u='c' c='migrate_is_not_pcie'/>
<use f='codebrowser/hw/pci/pci.c' l='923' u='c' c='pci_req_id_cache_get'/>
<use f='codebrowser/hw/pci/pci.c' l='2603' u='c' c='pcie_has_upstream_port'/>
<use f='codebrowser/hw/pci/pcie.c' l='97' u='c' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='131' u='c' c='pcie_cap_v1_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='630' u='c' c='pcie_cap_is_arifwd_enabled'/>
<use f='codebrowser/hw/pci/pcie.c' l='708' u='c' c='pcie_add_capability'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='384' u='c' c='pcie_aer_msg'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='642' u='c' c='pcie_aer_inject_error'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='976' u='c' c='do_pcie_aer_inject_error'/>
<use f='codebrowser/hw/scsi/megasas.c' l='2357' u='c' c='megasas_scsi_realize'/>
<use f='codebrowser/hw/scsi/vmw_pvscsi.c' l='1136' u='c' c='pvscsi_init'/>
<use f='codebrowser/hw/vfio/pci.c' l='1885' u='c' c='vfio_add_ext_cap'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1807' u='c' c='virtio_pci_realize'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1888' u='c' c='virtio_pci_reset'/>
