gate:
	sbt "runMain GateVerilog"
counter:
	sbt "runMain CounterVerilog"
decoder:
	sbt "runMain DecoderVerilog"
adder:
	sbt "runMain AdderVerilog"