-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mxm_execute_ursa is
generic (
    C_S_AXI_AP_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_AP_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AW_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_AW_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AW_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AW_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AW_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AW_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AW_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AW_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BI_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_BI_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BI_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BI_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BI_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BI_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BI_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BI_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CA_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_CA_ID_WIDTH : INTEGER := 1;
    C_M_AXI_CA_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CA_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_CA_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CA_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CA_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_CA_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AW_USER_VALUE : INTEGER := 0;
    C_M_AXI_AW_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AW_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_BI_USER_VALUE : INTEGER := 0;
    C_M_AXI_BI_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BI_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_CA_USER_VALUE : INTEGER := 0;
    C_M_AXI_CA_PROT_VALUE : INTEGER := 0;
    C_M_AXI_CA_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_ap_AWVALID : IN STD_LOGIC;
    s_axi_ap_AWREADY : OUT STD_LOGIC;
    s_axi_ap_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AP_ADDR_WIDTH-1 downto 0);
    s_axi_ap_WVALID : IN STD_LOGIC;
    s_axi_ap_WREADY : OUT STD_LOGIC;
    s_axi_ap_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AP_DATA_WIDTH-1 downto 0);
    s_axi_ap_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AP_DATA_WIDTH/8-1 downto 0);
    s_axi_ap_ARVALID : IN STD_LOGIC;
    s_axi_ap_ARREADY : OUT STD_LOGIC;
    s_axi_ap_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AP_ADDR_WIDTH-1 downto 0);
    s_axi_ap_RVALID : OUT STD_LOGIC;
    s_axi_ap_RREADY : IN STD_LOGIC;
    s_axi_ap_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AP_DATA_WIDTH-1 downto 0);
    s_axi_ap_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ap_BVALID : OUT STD_LOGIC;
    s_axi_ap_BREADY : IN STD_LOGIC;
    s_axi_ap_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWVALID : OUT STD_LOGIC;
    m_axi_aw_AWREADY : IN STD_LOGIC;
    m_axi_aw_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ADDR_WIDTH-1 downto 0);
    m_axi_aw_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ID_WIDTH-1 downto 0);
    m_axi_aw_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_AWUSER_WIDTH-1 downto 0);
    m_axi_aw_WVALID : OUT STD_LOGIC;
    m_axi_aw_WREADY : IN STD_LOGIC;
    m_axi_aw_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_DATA_WIDTH-1 downto 0);
    m_axi_aw_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_DATA_WIDTH/8-1 downto 0);
    m_axi_aw_WLAST : OUT STD_LOGIC;
    m_axi_aw_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ID_WIDTH-1 downto 0);
    m_axi_aw_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_WUSER_WIDTH-1 downto 0);
    m_axi_aw_ARVALID : OUT STD_LOGIC;
    m_axi_aw_ARREADY : IN STD_LOGIC;
    m_axi_aw_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ADDR_WIDTH-1 downto 0);
    m_axi_aw_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ID_WIDTH-1 downto 0);
    m_axi_aw_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AW_ARUSER_WIDTH-1 downto 0);
    m_axi_aw_RVALID : IN STD_LOGIC;
    m_axi_aw_RREADY : OUT STD_LOGIC;
    m_axi_aw_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AW_DATA_WIDTH-1 downto 0);
    m_axi_aw_RLAST : IN STD_LOGIC;
    m_axi_aw_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AW_ID_WIDTH-1 downto 0);
    m_axi_aw_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AW_RUSER_WIDTH-1 downto 0);
    m_axi_aw_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BVALID : IN STD_LOGIC;
    m_axi_aw_BREADY : OUT STD_LOGIC;
    m_axi_aw_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AW_ID_WIDTH-1 downto 0);
    m_axi_aw_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AW_BUSER_WIDTH-1 downto 0);
    m_axi_bi_AWVALID : OUT STD_LOGIC;
    m_axi_bi_AWREADY : IN STD_LOGIC;
    m_axi_bi_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ADDR_WIDTH-1 downto 0);
    m_axi_bi_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ID_WIDTH-1 downto 0);
    m_axi_bi_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_AWUSER_WIDTH-1 downto 0);
    m_axi_bi_WVALID : OUT STD_LOGIC;
    m_axi_bi_WREADY : IN STD_LOGIC;
    m_axi_bi_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_DATA_WIDTH-1 downto 0);
    m_axi_bi_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_DATA_WIDTH/8-1 downto 0);
    m_axi_bi_WLAST : OUT STD_LOGIC;
    m_axi_bi_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ID_WIDTH-1 downto 0);
    m_axi_bi_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_WUSER_WIDTH-1 downto 0);
    m_axi_bi_ARVALID : OUT STD_LOGIC;
    m_axi_bi_ARREADY : IN STD_LOGIC;
    m_axi_bi_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ADDR_WIDTH-1 downto 0);
    m_axi_bi_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ID_WIDTH-1 downto 0);
    m_axi_bi_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BI_ARUSER_WIDTH-1 downto 0);
    m_axi_bi_RVALID : IN STD_LOGIC;
    m_axi_bi_RREADY : OUT STD_LOGIC;
    m_axi_bi_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BI_DATA_WIDTH-1 downto 0);
    m_axi_bi_RLAST : IN STD_LOGIC;
    m_axi_bi_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BI_ID_WIDTH-1 downto 0);
    m_axi_bi_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BI_RUSER_WIDTH-1 downto 0);
    m_axi_bi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BVALID : IN STD_LOGIC;
    m_axi_bi_BREADY : OUT STD_LOGIC;
    m_axi_bi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BI_ID_WIDTH-1 downto 0);
    m_axi_bi_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BI_BUSER_WIDTH-1 downto 0);
    m_axi_ca_AWVALID : OUT STD_LOGIC;
    m_axi_ca_AWREADY : IN STD_LOGIC;
    m_axi_ca_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ADDR_WIDTH-1 downto 0);
    m_axi_ca_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ID_WIDTH-1 downto 0);
    m_axi_ca_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ca_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_AWUSER_WIDTH-1 downto 0);
    m_axi_ca_WVALID : OUT STD_LOGIC;
    m_axi_ca_WREADY : IN STD_LOGIC;
    m_axi_ca_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_DATA_WIDTH-1 downto 0);
    m_axi_ca_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_DATA_WIDTH/8-1 downto 0);
    m_axi_ca_WLAST : OUT STD_LOGIC;
    m_axi_ca_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ID_WIDTH-1 downto 0);
    m_axi_ca_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_WUSER_WIDTH-1 downto 0);
    m_axi_ca_ARVALID : OUT STD_LOGIC;
    m_axi_ca_ARREADY : IN STD_LOGIC;
    m_axi_ca_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ADDR_WIDTH-1 downto 0);
    m_axi_ca_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ID_WIDTH-1 downto 0);
    m_axi_ca_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ca_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ca_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ca_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_CA_ARUSER_WIDTH-1 downto 0);
    m_axi_ca_RVALID : IN STD_LOGIC;
    m_axi_ca_RREADY : OUT STD_LOGIC;
    m_axi_ca_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_CA_DATA_WIDTH-1 downto 0);
    m_axi_ca_RLAST : IN STD_LOGIC;
    m_axi_ca_RID : IN STD_LOGIC_VECTOR (C_M_AXI_CA_ID_WIDTH-1 downto 0);
    m_axi_ca_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_CA_RUSER_WIDTH-1 downto 0);
    m_axi_ca_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_BVALID : IN STD_LOGIC;
    m_axi_ca_BREADY : OUT STD_LOGIC;
    m_axi_ca_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ca_BID : IN STD_LOGIC_VECTOR (C_M_AXI_CA_ID_WIDTH-1 downto 0);
    m_axi_ca_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_CA_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of mxm_execute_ursa is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mxm_execute_ursa_mxm_execute_ursa,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=20546,HLS_SYN_LUT=22244,HLS_VERSION=2023_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal a0_p : STD_LOGIC_VECTOR (15 downto 0);
    signal b0_q : STD_LOGIC_VECTOR (15 downto 0);
    signal m : STD_LOGIC_VECTOR (15 downto 0);
    signal addr_a0 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_b0 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_c0 : STD_LOGIC_VECTOR (31 downto 0);
    signal aw_AWREADY : STD_LOGIC;
    signal aw_WREADY : STD_LOGIC;
    signal aw_ARREADY : STD_LOGIC;
    signal aw_RVALID : STD_LOGIC;
    signal aw_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_RLAST : STD_LOGIC;
    signal aw_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal aw_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal aw_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal aw_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal aw_BVALID : STD_LOGIC;
    signal bi_AWREADY : STD_LOGIC;
    signal bi_WREADY : STD_LOGIC;
    signal bi_ARREADY : STD_LOGIC;
    signal bi_RVALID : STD_LOGIC;
    signal bi_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_RLAST : STD_LOGIC;
    signal bi_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal bi_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal bi_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal bi_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal bi_BVALID : STD_LOGIC;
    signal ca_AWREADY : STD_LOGIC;
    signal ca_WREADY : STD_LOGIC;
    signal ca_ARREADY : STD_LOGIC;
    signal ca_RVALID : STD_LOGIC;
    signal ca_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal ca_RFIFONUM : STD_LOGIC_VECTOR (7 downto 0);
    signal ca_BVALID : STD_LOGIC;
    signal ca_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal ca_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal ca_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry115_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry115_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry115_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry115_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry115_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry115_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Block_entry115_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry115_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal Block_entry115_proc_U0_ap_return_3 : STD_LOGIC_VECTOR (19 downto 0);
    signal Block_entry115_proc_U0_ap_return_4 : STD_LOGIC_VECTOR (18 downto 0);
    signal Block_entry115_proc_U0_ap_return_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal Block_entry115_proc_U0_ap_return_6 : STD_LOGIC_VECTOR (16 downto 0);
    signal Block_entry115_proc_U0_ap_return_7 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_channel_done_sub24_loc_channel : STD_LOGIC;
    signal sub24_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sub24_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sub24_loc_channel : STD_LOGIC;
    signal ap_channel_done_m_cast_loc_channel : STD_LOGIC;
    signal m_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_m_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_m_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_m_cast16_loc_channel : STD_LOGIC;
    signal m_cast16_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_m_cast16_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_m_cast16_loc_channel : STD_LOGIC;
    signal ap_channel_done_m_cast18_loc_channel : STD_LOGIC;
    signal m_cast18_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_m_cast18_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_m_cast18_loc_channel : STD_LOGIC;
    signal ap_channel_done_m_cast21_loc_channel : STD_LOGIC;
    signal m_cast21_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_m_cast21_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_m_cast21_loc_channel : STD_LOGIC;
    signal ap_channel_done_call_b_cast_loc_channel : STD_LOGIC;
    signal call_b_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_call_b_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_call_b_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_zext_ln142_loc_channel : STD_LOGIC;
    signal zext_ln142_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_zext_ln142_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_zext_ln142_loc_channel : STD_LOGIC;
    signal ap_channel_done_call_a_cast_loc_channel : STD_LOGIC;
    signal call_a_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_call_a_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_call_a_cast_loc_channel : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_ap_start : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_ap_done : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_BREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_BREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY : STD_LOGIC;
    signal call_a_cast_loc_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal call_a_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal call_a_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal call_a_cast_loc_channel_empty_n : STD_LOGIC;
    signal zext_ln142_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln142_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln142_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln142_loc_channel_empty_n : STD_LOGIC;
    signal call_b_cast_loc_channel_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal call_b_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal call_b_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal call_b_cast_loc_channel_empty_n : STD_LOGIC;
    signal m_cast21_loc_channel_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal m_cast21_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast21_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast21_loc_channel_empty_n : STD_LOGIC;
    signal m_cast18_loc_channel_dout : STD_LOGIC_VECTOR (18 downto 0);
    signal m_cast18_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast18_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast18_loc_channel_empty_n : STD_LOGIC;
    signal m_cast16_loc_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal m_cast16_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast16_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast16_loc_channel_empty_n : STD_LOGIC;
    signal m_cast_loc_channel_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal m_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m_cast_loc_channel_empty_n : STD_LOGIC;
    signal sub24_loc_channel_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal sub24_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sub24_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sub24_loc_channel_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry115_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry115_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return : STD_LOGIC_VECTOR (7 downto 0);

    component mxm_execute_ursa_Block_entry115_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a0_p : IN STD_LOGIC_VECTOR (15 downto 0);
        b0_q : IN STD_LOGIC_VECTOR (15 downto 0);
        m : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
        m : IN STD_LOGIC_VECTOR (15 downto 0);
        b0_q : IN STD_LOGIC_VECTOR (15 downto 0);
        addr_c0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (16 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (16 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (18 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (17 downto 0);
        addr_a0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aw_AWVALID : OUT STD_LOGIC;
        m_axi_aw_AWREADY : IN STD_LOGIC;
        m_axi_aw_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aw_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aw_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aw_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aw_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_WVALID : OUT STD_LOGIC;
        m_axi_aw_WREADY : IN STD_LOGIC;
        m_axi_aw_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_aw_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_WLAST : OUT STD_LOGIC;
        m_axi_aw_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_ARVALID : OUT STD_LOGIC;
        m_axi_aw_ARREADY : IN STD_LOGIC;
        m_axi_aw_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aw_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_aw_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aw_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_aw_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_aw_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_RVALID : IN STD_LOGIC;
        m_axi_aw_RREADY : OUT STD_LOGIC;
        m_axi_aw_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_aw_RLAST : IN STD_LOGIC;
        m_axi_aw_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_aw_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_BVALID : IN STD_LOGIC;
        m_axi_aw_BREADY : OUT STD_LOGIC;
        m_axi_aw_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_aw_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_aw_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        addr_b0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bi_AWVALID : OUT STD_LOGIC;
        m_axi_bi_AWREADY : IN STD_LOGIC;
        m_axi_bi_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bi_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_WVALID : OUT STD_LOGIC;
        m_axi_bi_WREADY : IN STD_LOGIC;
        m_axi_bi_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_bi_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_WLAST : OUT STD_LOGIC;
        m_axi_bi_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_ARVALID : OUT STD_LOGIC;
        m_axi_bi_ARREADY : IN STD_LOGIC;
        m_axi_bi_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bi_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bi_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_RVALID : IN STD_LOGIC;
        m_axi_bi_RREADY : OUT STD_LOGIC;
        m_axi_bi_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_bi_RLAST : IN STD_LOGIC;
        m_axi_bi_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_bi_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_BVALID : IN STD_LOGIC;
        m_axi_bi_BREADY : OUT STD_LOGIC;
        m_axi_bi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bi_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bi_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_AWVALID : OUT STD_LOGIC;
        m_axi_ca_AWREADY : IN STD_LOGIC;
        m_axi_ca_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ca_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ca_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_WVALID : OUT STD_LOGIC;
        m_axi_ca_WREADY : IN STD_LOGIC;
        m_axi_ca_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_WLAST : OUT STD_LOGIC;
        m_axi_ca_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_ARVALID : OUT STD_LOGIC;
        m_axi_ca_ARREADY : IN STD_LOGIC;
        m_axi_ca_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ca_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ca_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ca_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_RVALID : IN STD_LOGIC;
        m_axi_ca_RREADY : OUT STD_LOGIC;
        m_axi_ca_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ca_RLAST : IN STD_LOGIC;
        m_axi_ca_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_RFIFONUM : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ca_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_BVALID : IN STD_LOGIC;
        m_axi_ca_BREADY : OUT STD_LOGIC;
        m_axi_ca_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ca_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ca_BUSER : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mxm_execute_ursa_fifo_w12_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_fifo_w20_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (19 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (19 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_fifo_w19_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (18 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (18 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_fifo_w18_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_fifo_w17_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (16 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (16 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_ap_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_return : IN STD_LOGIC_VECTOR (7 downto 0);
        a0_p : OUT STD_LOGIC_VECTOR (15 downto 0);
        b0_q : OUT STD_LOGIC_VECTOR (15 downto 0);
        m : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mxm_execute_ursa_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        addr_a0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        addr_b0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        addr_c0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mxm_execute_ursa_aw_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_bi_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mxm_execute_ursa_ca_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    ap_s_axi_U : component mxm_execute_ursa_ap_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AP_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AP_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ap_AWVALID,
        AWREADY => s_axi_ap_AWREADY,
        AWADDR => s_axi_ap_AWADDR,
        WVALID => s_axi_ap_WVALID,
        WREADY => s_axi_ap_WREADY,
        WDATA => s_axi_ap_WDATA,
        WSTRB => s_axi_ap_WSTRB,
        ARVALID => s_axi_ap_ARVALID,
        ARREADY => s_axi_ap_ARREADY,
        ARADDR => s_axi_ap_ARADDR,
        RVALID => s_axi_ap_RVALID,
        RREADY => s_axi_ap_RREADY,
        RDATA => s_axi_ap_RDATA,
        RRESP => s_axi_ap_RRESP,
        BVALID => s_axi_ap_BVALID,
        BREADY => s_axi_ap_BREADY,
        BRESP => s_axi_ap_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_return => ap_const_lv8_0,
        a0_p => a0_p,
        b0_q => b0_q,
        m => m);

    control_s_axi_U : component mxm_execute_ursa_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        addr_a0 => addr_a0,
        addr_b0 => addr_b0,
        addr_c0 => addr_c0);

    aw_m_axi_U : component mxm_execute_ursa_aw_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AW_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AW_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AW_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AW_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AW_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AW_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AW_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AW_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AW_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AW_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AW_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 8,
        USER_AW => 32,
        NUM_READ_OUTSTANDING => 8,
        NUM_WRITE_OUTSTANDING => 8)
    port map (
        AWVALID => m_axi_aw_AWVALID,
        AWREADY => m_axi_aw_AWREADY,
        AWADDR => m_axi_aw_AWADDR,
        AWID => m_axi_aw_AWID,
        AWLEN => m_axi_aw_AWLEN,
        AWSIZE => m_axi_aw_AWSIZE,
        AWBURST => m_axi_aw_AWBURST,
        AWLOCK => m_axi_aw_AWLOCK,
        AWCACHE => m_axi_aw_AWCACHE,
        AWPROT => m_axi_aw_AWPROT,
        AWQOS => m_axi_aw_AWQOS,
        AWREGION => m_axi_aw_AWREGION,
        AWUSER => m_axi_aw_AWUSER,
        WVALID => m_axi_aw_WVALID,
        WREADY => m_axi_aw_WREADY,
        WDATA => m_axi_aw_WDATA,
        WSTRB => m_axi_aw_WSTRB,
        WLAST => m_axi_aw_WLAST,
        WID => m_axi_aw_WID,
        WUSER => m_axi_aw_WUSER,
        ARVALID => m_axi_aw_ARVALID,
        ARREADY => m_axi_aw_ARREADY,
        ARADDR => m_axi_aw_ARADDR,
        ARID => m_axi_aw_ARID,
        ARLEN => m_axi_aw_ARLEN,
        ARSIZE => m_axi_aw_ARSIZE,
        ARBURST => m_axi_aw_ARBURST,
        ARLOCK => m_axi_aw_ARLOCK,
        ARCACHE => m_axi_aw_ARCACHE,
        ARPROT => m_axi_aw_ARPROT,
        ARQOS => m_axi_aw_ARQOS,
        ARREGION => m_axi_aw_ARREGION,
        ARUSER => m_axi_aw_ARUSER,
        RVALID => m_axi_aw_RVALID,
        RREADY => m_axi_aw_RREADY,
        RDATA => m_axi_aw_RDATA,
        RLAST => m_axi_aw_RLAST,
        RID => m_axi_aw_RID,
        RUSER => m_axi_aw_RUSER,
        RRESP => m_axi_aw_RRESP,
        BVALID => m_axi_aw_BVALID,
        BREADY => m_axi_aw_BREADY,
        BRESP => m_axi_aw_BRESP,
        BID => m_axi_aw_BID,
        BUSER => m_axi_aw_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARVALID,
        I_ARREADY => aw_ARREADY,
        I_ARADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR,
        I_ARLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARLEN,
        I_RVALID => aw_RVALID,
        I_RREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_RREADY,
        I_RDATA => aw_RDATA,
        I_RFIFONUM => aw_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => aw_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => aw_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => aw_BVALID,
        I_BREADY => ap_const_logic_0);

    bi_m_axi_U : component mxm_execute_ursa_bi_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BI_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BI_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BI_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BI_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BI_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BI_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BI_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BI_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BI_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BI_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BI_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 8,
        USER_AW => 32,
        NUM_READ_OUTSTANDING => 8,
        NUM_WRITE_OUTSTANDING => 8)
    port map (
        AWVALID => m_axi_bi_AWVALID,
        AWREADY => m_axi_bi_AWREADY,
        AWADDR => m_axi_bi_AWADDR,
        AWID => m_axi_bi_AWID,
        AWLEN => m_axi_bi_AWLEN,
        AWSIZE => m_axi_bi_AWSIZE,
        AWBURST => m_axi_bi_AWBURST,
        AWLOCK => m_axi_bi_AWLOCK,
        AWCACHE => m_axi_bi_AWCACHE,
        AWPROT => m_axi_bi_AWPROT,
        AWQOS => m_axi_bi_AWQOS,
        AWREGION => m_axi_bi_AWREGION,
        AWUSER => m_axi_bi_AWUSER,
        WVALID => m_axi_bi_WVALID,
        WREADY => m_axi_bi_WREADY,
        WDATA => m_axi_bi_WDATA,
        WSTRB => m_axi_bi_WSTRB,
        WLAST => m_axi_bi_WLAST,
        WID => m_axi_bi_WID,
        WUSER => m_axi_bi_WUSER,
        ARVALID => m_axi_bi_ARVALID,
        ARREADY => m_axi_bi_ARREADY,
        ARADDR => m_axi_bi_ARADDR,
        ARID => m_axi_bi_ARID,
        ARLEN => m_axi_bi_ARLEN,
        ARSIZE => m_axi_bi_ARSIZE,
        ARBURST => m_axi_bi_ARBURST,
        ARLOCK => m_axi_bi_ARLOCK,
        ARCACHE => m_axi_bi_ARCACHE,
        ARPROT => m_axi_bi_ARPROT,
        ARQOS => m_axi_bi_ARQOS,
        ARREGION => m_axi_bi_ARREGION,
        ARUSER => m_axi_bi_ARUSER,
        RVALID => m_axi_bi_RVALID,
        RREADY => m_axi_bi_RREADY,
        RDATA => m_axi_bi_RDATA,
        RLAST => m_axi_bi_RLAST,
        RID => m_axi_bi_RID,
        RUSER => m_axi_bi_RUSER,
        RRESP => m_axi_bi_RRESP,
        BVALID => m_axi_bi_BVALID,
        BREADY => m_axi_bi_BREADY,
        BRESP => m_axi_bi_BRESP,
        BID => m_axi_bi_BID,
        BUSER => m_axi_bi_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARVALID,
        I_ARREADY => bi_ARREADY,
        I_ARADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR,
        I_ARLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARLEN,
        I_RVALID => bi_RVALID,
        I_RREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_RREADY,
        I_RDATA => bi_RDATA,
        I_RFIFONUM => bi_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => bi_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => bi_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => bi_BVALID,
        I_BREADY => ap_const_logic_0);

    ca_m_axi_U : component mxm_execute_ursa_ca_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_CA_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_CA_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_CA_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_CA_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_CA_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_CA_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_CA_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_CA_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_CA_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_CA_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_CA_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 8,
        USER_DW => 32,
        USER_AW => 32,
        NUM_READ_OUTSTANDING => 8,
        NUM_WRITE_OUTSTANDING => 8)
    port map (
        AWVALID => m_axi_ca_AWVALID,
        AWREADY => m_axi_ca_AWREADY,
        AWADDR => m_axi_ca_AWADDR,
        AWID => m_axi_ca_AWID,
        AWLEN => m_axi_ca_AWLEN,
        AWSIZE => m_axi_ca_AWSIZE,
        AWBURST => m_axi_ca_AWBURST,
        AWLOCK => m_axi_ca_AWLOCK,
        AWCACHE => m_axi_ca_AWCACHE,
        AWPROT => m_axi_ca_AWPROT,
        AWQOS => m_axi_ca_AWQOS,
        AWREGION => m_axi_ca_AWREGION,
        AWUSER => m_axi_ca_AWUSER,
        WVALID => m_axi_ca_WVALID,
        WREADY => m_axi_ca_WREADY,
        WDATA => m_axi_ca_WDATA,
        WSTRB => m_axi_ca_WSTRB,
        WLAST => m_axi_ca_WLAST,
        WID => m_axi_ca_WID,
        WUSER => m_axi_ca_WUSER,
        ARVALID => m_axi_ca_ARVALID,
        ARREADY => m_axi_ca_ARREADY,
        ARADDR => m_axi_ca_ARADDR,
        ARID => m_axi_ca_ARID,
        ARLEN => m_axi_ca_ARLEN,
        ARSIZE => m_axi_ca_ARSIZE,
        ARBURST => m_axi_ca_ARBURST,
        ARLOCK => m_axi_ca_ARLOCK,
        ARCACHE => m_axi_ca_ARCACHE,
        ARPROT => m_axi_ca_ARPROT,
        ARQOS => m_axi_ca_ARQOS,
        ARREGION => m_axi_ca_ARREGION,
        ARUSER => m_axi_ca_ARUSER,
        RVALID => m_axi_ca_RVALID,
        RREADY => m_axi_ca_RREADY,
        RDATA => m_axi_ca_RDATA,
        RLAST => m_axi_ca_RLAST,
        RID => m_axi_ca_RID,
        RUSER => m_axi_ca_RUSER,
        RRESP => m_axi_ca_RRESP,
        BVALID => m_axi_ca_BVALID,
        BREADY => m_axi_ca_BREADY,
        BRESP => m_axi_ca_BRESP,
        BID => m_axi_ca_BID,
        BUSER => m_axi_ca_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => ca_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => ca_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => ca_RDATA,
        I_RFIFONUM => ca_RFIFONUM,
        I_AWVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWVALID,
        I_AWREADY => ca_AWREADY,
        I_AWADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR,
        I_AWLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWLEN,
        I_WVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WVALID,
        I_WREADY => ca_WREADY,
        I_WDATA => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA,
        I_WSTRB => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WSTRB,
        I_BVALID => ca_BVALID,
        I_BREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY);

    Block_entry115_proc_U0 : component mxm_execute_ursa_Block_entry115_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry115_proc_U0_ap_start,
        ap_done => Block_entry115_proc_U0_ap_done,
        ap_continue => Block_entry115_proc_U0_ap_continue,
        ap_idle => Block_entry115_proc_U0_ap_idle,
        ap_ready => Block_entry115_proc_U0_ap_ready,
        a0_p => a0_p,
        b0_q => b0_q,
        m => m,
        ap_return_0 => Block_entry115_proc_U0_ap_return_0,
        ap_return_1 => Block_entry115_proc_U0_ap_return_1,
        ap_return_2 => Block_entry115_proc_U0_ap_return_2,
        ap_return_3 => Block_entry115_proc_U0_ap_return_3,
        ap_return_4 => Block_entry115_proc_U0_ap_return_4,
        ap_return_5 => Block_entry115_proc_U0_ap_return_5,
        ap_return_6 => Block_entry115_proc_U0_ap_return_6,
        ap_return_7 => Block_entry115_proc_U0_ap_return_7);

    Loop_VITIS_LOOP_144_1_proc_U0 : component mxm_execute_ursa_Loop_VITIS_LOOP_144_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_VITIS_LOOP_144_1_proc_U0_ap_start,
        ap_done => Loop_VITIS_LOOP_144_1_proc_U0_ap_done,
        ap_continue => Loop_VITIS_LOOP_144_1_proc_U0_ap_continue,
        ap_idle => Loop_VITIS_LOOP_144_1_proc_U0_ap_idle,
        ap_ready => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready,
        p_read => call_a_cast_loc_channel_dout,
        p_read1 => call_b_cast_loc_channel_dout,
        m => m,
        b0_q => b0_q,
        addr_c0 => addr_c0,
        p_read2 => sub24_loc_channel_dout,
        p_read3 => zext_ln142_loc_channel_dout,
        p_read4 => m_cast_loc_channel_dout,
        p_read5 => m_cast21_loc_channel_dout,
        p_read6 => m_cast18_loc_channel_dout,
        p_read7 => m_cast16_loc_channel_dout,
        addr_a0 => addr_a0,
        m_axi_aw_AWVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWVALID,
        m_axi_aw_AWREADY => ap_const_logic_0,
        m_axi_aw_AWADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWADDR,
        m_axi_aw_AWID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWID,
        m_axi_aw_AWLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWLEN,
        m_axi_aw_AWSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWSIZE,
        m_axi_aw_AWBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWBURST,
        m_axi_aw_AWLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWLOCK,
        m_axi_aw_AWCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWCACHE,
        m_axi_aw_AWPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWPROT,
        m_axi_aw_AWQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWQOS,
        m_axi_aw_AWREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWREGION,
        m_axi_aw_AWUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_AWUSER,
        m_axi_aw_WVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WVALID,
        m_axi_aw_WREADY => ap_const_logic_0,
        m_axi_aw_WDATA => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WDATA,
        m_axi_aw_WSTRB => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WSTRB,
        m_axi_aw_WLAST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WLAST,
        m_axi_aw_WID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WID,
        m_axi_aw_WUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_WUSER,
        m_axi_aw_ARVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARVALID,
        m_axi_aw_ARREADY => aw_ARREADY,
        m_axi_aw_ARADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARADDR,
        m_axi_aw_ARID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARID,
        m_axi_aw_ARLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARLEN,
        m_axi_aw_ARSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARSIZE,
        m_axi_aw_ARBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARBURST,
        m_axi_aw_ARLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARLOCK,
        m_axi_aw_ARCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARCACHE,
        m_axi_aw_ARPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARPROT,
        m_axi_aw_ARQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARQOS,
        m_axi_aw_ARREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARREGION,
        m_axi_aw_ARUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_ARUSER,
        m_axi_aw_RVALID => aw_RVALID,
        m_axi_aw_RREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_RREADY,
        m_axi_aw_RDATA => aw_RDATA,
        m_axi_aw_RLAST => aw_RLAST,
        m_axi_aw_RID => aw_RID,
        m_axi_aw_RFIFONUM => aw_RFIFONUM,
        m_axi_aw_RUSER => aw_RUSER,
        m_axi_aw_RRESP => aw_RRESP,
        m_axi_aw_BVALID => ap_const_logic_0,
        m_axi_aw_BREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_aw_BREADY,
        m_axi_aw_BRESP => ap_const_lv2_0,
        m_axi_aw_BID => ap_const_lv1_0,
        m_axi_aw_BUSER => ap_const_lv1_0,
        addr_b0 => addr_b0,
        m_axi_bi_AWVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWVALID,
        m_axi_bi_AWREADY => ap_const_logic_0,
        m_axi_bi_AWADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWADDR,
        m_axi_bi_AWID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWID,
        m_axi_bi_AWLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWLEN,
        m_axi_bi_AWSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWSIZE,
        m_axi_bi_AWBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWBURST,
        m_axi_bi_AWLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWLOCK,
        m_axi_bi_AWCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWCACHE,
        m_axi_bi_AWPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWPROT,
        m_axi_bi_AWQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWQOS,
        m_axi_bi_AWREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWREGION,
        m_axi_bi_AWUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_AWUSER,
        m_axi_bi_WVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WVALID,
        m_axi_bi_WREADY => ap_const_logic_0,
        m_axi_bi_WDATA => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WDATA,
        m_axi_bi_WSTRB => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WSTRB,
        m_axi_bi_WLAST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WLAST,
        m_axi_bi_WID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WID,
        m_axi_bi_WUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_WUSER,
        m_axi_bi_ARVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARVALID,
        m_axi_bi_ARREADY => bi_ARREADY,
        m_axi_bi_ARADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARADDR,
        m_axi_bi_ARID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARID,
        m_axi_bi_ARLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARLEN,
        m_axi_bi_ARSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARSIZE,
        m_axi_bi_ARBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARBURST,
        m_axi_bi_ARLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARLOCK,
        m_axi_bi_ARCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARCACHE,
        m_axi_bi_ARPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARPROT,
        m_axi_bi_ARQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARQOS,
        m_axi_bi_ARREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARREGION,
        m_axi_bi_ARUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_ARUSER,
        m_axi_bi_RVALID => bi_RVALID,
        m_axi_bi_RREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_RREADY,
        m_axi_bi_RDATA => bi_RDATA,
        m_axi_bi_RLAST => bi_RLAST,
        m_axi_bi_RID => bi_RID,
        m_axi_bi_RFIFONUM => bi_RFIFONUM,
        m_axi_bi_RUSER => bi_RUSER,
        m_axi_bi_RRESP => bi_RRESP,
        m_axi_bi_BVALID => ap_const_logic_0,
        m_axi_bi_BREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_bi_BREADY,
        m_axi_bi_BRESP => ap_const_lv2_0,
        m_axi_bi_BID => ap_const_lv1_0,
        m_axi_bi_BUSER => ap_const_lv1_0,
        m_axi_ca_AWVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWVALID,
        m_axi_ca_AWREADY => ca_AWREADY,
        m_axi_ca_AWADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWADDR,
        m_axi_ca_AWID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWID,
        m_axi_ca_AWLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWLEN,
        m_axi_ca_AWSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWSIZE,
        m_axi_ca_AWBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWBURST,
        m_axi_ca_AWLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWLOCK,
        m_axi_ca_AWCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWCACHE,
        m_axi_ca_AWPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWPROT,
        m_axi_ca_AWQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWQOS,
        m_axi_ca_AWREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWREGION,
        m_axi_ca_AWUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_AWUSER,
        m_axi_ca_WVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WVALID,
        m_axi_ca_WREADY => ca_WREADY,
        m_axi_ca_WDATA => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WDATA,
        m_axi_ca_WSTRB => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WSTRB,
        m_axi_ca_WLAST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WLAST,
        m_axi_ca_WID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WID,
        m_axi_ca_WUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_WUSER,
        m_axi_ca_ARVALID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARVALID,
        m_axi_ca_ARREADY => ap_const_logic_0,
        m_axi_ca_ARADDR => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARADDR,
        m_axi_ca_ARID => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARID,
        m_axi_ca_ARLEN => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARLEN,
        m_axi_ca_ARSIZE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARSIZE,
        m_axi_ca_ARBURST => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARBURST,
        m_axi_ca_ARLOCK => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARLOCK,
        m_axi_ca_ARCACHE => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARCACHE,
        m_axi_ca_ARPROT => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARPROT,
        m_axi_ca_ARQOS => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARQOS,
        m_axi_ca_ARREGION => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARREGION,
        m_axi_ca_ARUSER => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_ARUSER,
        m_axi_ca_RVALID => ap_const_logic_0,
        m_axi_ca_RREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_RREADY,
        m_axi_ca_RDATA => ap_const_lv32_0,
        m_axi_ca_RLAST => ap_const_logic_0,
        m_axi_ca_RID => ap_const_lv1_0,
        m_axi_ca_RFIFONUM => ap_const_lv8_0,
        m_axi_ca_RUSER => ap_const_lv1_0,
        m_axi_ca_RRESP => ap_const_lv2_0,
        m_axi_ca_BVALID => ca_BVALID,
        m_axi_ca_BREADY => Loop_VITIS_LOOP_144_1_proc_U0_m_axi_ca_BREADY,
        m_axi_ca_BRESP => ca_BRESP,
        m_axi_ca_BID => ca_BID,
        m_axi_ca_BUSER => ca_BUSER);

    call_a_cast_loc_channel_U : component mxm_execute_ursa_fifo_w12_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_0,
        if_full_n => call_a_cast_loc_channel_full_n,
        if_write => ap_channel_done_call_a_cast_loc_channel,
        if_dout => call_a_cast_loc_channel_dout,
        if_num_data_valid => call_a_cast_loc_channel_num_data_valid,
        if_fifo_cap => call_a_cast_loc_channel_fifo_cap,
        if_empty_n => call_a_cast_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    zext_ln142_loc_channel_U : component mxm_execute_ursa_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_1,
        if_full_n => zext_ln142_loc_channel_full_n,
        if_write => ap_channel_done_zext_ln142_loc_channel,
        if_dout => zext_ln142_loc_channel_dout,
        if_num_data_valid => zext_ln142_loc_channel_num_data_valid,
        if_fifo_cap => zext_ln142_loc_channel_fifo_cap,
        if_empty_n => zext_ln142_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    call_b_cast_loc_channel_U : component mxm_execute_ursa_fifo_w12_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_2,
        if_full_n => call_b_cast_loc_channel_full_n,
        if_write => ap_channel_done_call_b_cast_loc_channel,
        if_dout => call_b_cast_loc_channel_dout,
        if_num_data_valid => call_b_cast_loc_channel_num_data_valid,
        if_fifo_cap => call_b_cast_loc_channel_fifo_cap,
        if_empty_n => call_b_cast_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    m_cast21_loc_channel_U : component mxm_execute_ursa_fifo_w20_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_3,
        if_full_n => m_cast21_loc_channel_full_n,
        if_write => ap_channel_done_m_cast21_loc_channel,
        if_dout => m_cast21_loc_channel_dout,
        if_num_data_valid => m_cast21_loc_channel_num_data_valid,
        if_fifo_cap => m_cast21_loc_channel_fifo_cap,
        if_empty_n => m_cast21_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    m_cast18_loc_channel_U : component mxm_execute_ursa_fifo_w19_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_4,
        if_full_n => m_cast18_loc_channel_full_n,
        if_write => ap_channel_done_m_cast18_loc_channel,
        if_dout => m_cast18_loc_channel_dout,
        if_num_data_valid => m_cast18_loc_channel_num_data_valid,
        if_fifo_cap => m_cast18_loc_channel_fifo_cap,
        if_empty_n => m_cast18_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    m_cast16_loc_channel_U : component mxm_execute_ursa_fifo_w18_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_5,
        if_full_n => m_cast16_loc_channel_full_n,
        if_write => ap_channel_done_m_cast16_loc_channel,
        if_dout => m_cast16_loc_channel_dout,
        if_num_data_valid => m_cast16_loc_channel_num_data_valid,
        if_fifo_cap => m_cast16_loc_channel_fifo_cap,
        if_empty_n => m_cast16_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    m_cast_loc_channel_U : component mxm_execute_ursa_fifo_w17_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_6,
        if_full_n => m_cast_loc_channel_full_n,
        if_write => ap_channel_done_m_cast_loc_channel,
        if_dout => m_cast_loc_channel_dout,
        if_num_data_valid => m_cast_loc_channel_num_data_valid,
        if_fifo_cap => m_cast_loc_channel_fifo_cap,
        if_empty_n => m_cast_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);

    sub24_loc_channel_U : component mxm_execute_ursa_fifo_w17_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry115_proc_U0_ap_return_7,
        if_full_n => sub24_loc_channel_full_n,
        if_write => ap_channel_done_sub24_loc_channel,
        if_dout => sub24_loc_channel_dout,
        if_num_data_valid => sub24_loc_channel_num_data_valid,
        if_fifo_cap => sub24_loc_channel_fifo_cap,
        if_empty_n => sub24_loc_channel_empty_n,
        if_read => Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);





    ap_sync_reg_Block_entry115_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry115_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry115_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry115_proc_U0_ap_ready <= ap_sync_Block_entry115_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_call_a_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_call_a_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_call_a_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_call_a_cast_loc_channel <= ap_sync_channel_write_call_a_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_call_b_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_call_b_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_call_b_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_call_b_cast_loc_channel <= ap_sync_channel_write_call_b_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_m_cast16_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_m_cast16_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_m_cast16_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_m_cast16_loc_channel <= ap_sync_channel_write_m_cast16_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_m_cast18_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_m_cast18_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_m_cast18_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_m_cast18_loc_channel <= ap_sync_channel_write_m_cast18_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_m_cast21_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_m_cast21_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_m_cast21_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_m_cast21_loc_channel <= ap_sync_channel_write_m_cast21_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_m_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_m_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_m_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_m_cast_loc_channel <= ap_sync_channel_write_m_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sub24_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sub24_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sub24_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sub24_loc_channel <= ap_sync_channel_write_sub24_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_zext_ln142_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_zext_ln142_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry115_proc_U0_ap_done and Block_entry115_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_zext_ln142_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_zext_ln142_loc_channel <= ap_sync_channel_write_zext_ln142_loc_channel;
                end if; 
            end if;
        end if;
    end process;

    Block_entry115_proc_U0_ap_continue <= (ap_sync_channel_write_zext_ln142_loc_channel and ap_sync_channel_write_sub24_loc_channel and ap_sync_channel_write_m_cast_loc_channel and ap_sync_channel_write_m_cast21_loc_channel and ap_sync_channel_write_m_cast18_loc_channel and ap_sync_channel_write_m_cast16_loc_channel and ap_sync_channel_write_call_b_cast_loc_channel and ap_sync_channel_write_call_a_cast_loc_channel);
    Block_entry115_proc_U0_ap_start <= ((ap_sync_reg_Block_entry115_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_VITIS_LOOP_144_1_proc_U0_ap_continue <= ap_const_logic_1;
    Loop_VITIS_LOOP_144_1_proc_U0_ap_start <= (zext_ln142_loc_channel_empty_n and sub24_loc_channel_empty_n and m_cast_loc_channel_empty_n and m_cast21_loc_channel_empty_n and m_cast18_loc_channel_empty_n and m_cast16_loc_channel_empty_n and (ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready xor ap_const_logic_1) and call_b_cast_loc_channel_empty_n and call_a_cast_loc_channel_empty_n and ap_start);
    ap_channel_done_call_a_cast_loc_channel <= ((ap_sync_reg_channel_write_call_a_cast_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_call_b_cast_loc_channel <= ((ap_sync_reg_channel_write_call_b_cast_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_m_cast16_loc_channel <= ((ap_sync_reg_channel_write_m_cast16_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_m_cast18_loc_channel <= ((ap_sync_reg_channel_write_m_cast18_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_m_cast21_loc_channel <= ((ap_sync_reg_channel_write_m_cast21_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_m_cast_loc_channel <= ((ap_sync_reg_channel_write_m_cast_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_sub24_loc_channel <= ((ap_sync_reg_channel_write_sub24_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_channel_done_zext_ln142_loc_channel <= ((ap_sync_reg_channel_write_zext_ln142_loc_channel xor ap_const_logic_1) and Block_entry115_proc_U0_ap_done);
    ap_done <= Loop_VITIS_LOOP_144_1_proc_U0_ap_done;
    ap_idle <= ((sub24_loc_channel_empty_n xor ap_const_logic_1) and (m_cast_loc_channel_empty_n xor ap_const_logic_1) and (m_cast16_loc_channel_empty_n xor ap_const_logic_1) and (m_cast18_loc_channel_empty_n xor ap_const_logic_1) and (m_cast21_loc_channel_empty_n xor ap_const_logic_1) and (call_b_cast_loc_channel_empty_n xor ap_const_logic_1) and (zext_ln142_loc_channel_empty_n xor ap_const_logic_1) and (call_a_cast_loc_channel_empty_n xor ap_const_logic_1) and Loop_VITIS_LOOP_144_1_proc_U0_ap_idle and Block_entry115_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry115_proc_U0_ap_ready <= (ap_sync_reg_Block_entry115_proc_U0_ap_ready or Block_entry115_proc_U0_ap_ready);
    ap_sync_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready <= (ap_sync_reg_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready or Loop_VITIS_LOOP_144_1_proc_U0_ap_ready);
    ap_sync_channel_write_call_a_cast_loc_channel <= ((call_a_cast_loc_channel_full_n and ap_channel_done_call_a_cast_loc_channel) or ap_sync_reg_channel_write_call_a_cast_loc_channel);
    ap_sync_channel_write_call_b_cast_loc_channel <= ((call_b_cast_loc_channel_full_n and ap_channel_done_call_b_cast_loc_channel) or ap_sync_reg_channel_write_call_b_cast_loc_channel);
    ap_sync_channel_write_m_cast16_loc_channel <= ((m_cast16_loc_channel_full_n and ap_channel_done_m_cast16_loc_channel) or ap_sync_reg_channel_write_m_cast16_loc_channel);
    ap_sync_channel_write_m_cast18_loc_channel <= ((m_cast18_loc_channel_full_n and ap_channel_done_m_cast18_loc_channel) or ap_sync_reg_channel_write_m_cast18_loc_channel);
    ap_sync_channel_write_m_cast21_loc_channel <= ((m_cast21_loc_channel_full_n and ap_channel_done_m_cast21_loc_channel) or ap_sync_reg_channel_write_m_cast21_loc_channel);
    ap_sync_channel_write_m_cast_loc_channel <= ((m_cast_loc_channel_full_n and ap_channel_done_m_cast_loc_channel) or ap_sync_reg_channel_write_m_cast_loc_channel);
    ap_sync_channel_write_sub24_loc_channel <= ((sub24_loc_channel_full_n and ap_channel_done_sub24_loc_channel) or ap_sync_reg_channel_write_sub24_loc_channel);
    ap_sync_channel_write_zext_ln142_loc_channel <= ((zext_ln142_loc_channel_full_n and ap_channel_done_zext_ln142_loc_channel) or ap_sync_reg_channel_write_zext_ln142_loc_channel);
    ap_sync_ready <= (ap_sync_Loop_VITIS_LOOP_144_1_proc_U0_ap_ready and ap_sync_Block_entry115_proc_U0_ap_ready);
    aw_RID <= ap_const_lv1_0;
    aw_RLAST <= ap_const_logic_0;
    aw_RRESP <= ap_const_lv2_0;
    aw_RUSER <= ap_const_lv1_0;
    bi_RID <= ap_const_lv1_0;
    bi_RLAST <= ap_const_logic_0;
    bi_RRESP <= ap_const_lv2_0;
    bi_RUSER <= ap_const_lv1_0;
    ca_BID <= ap_const_lv1_0;
    ca_BRESP <= ap_const_lv2_0;
    ca_BUSER <= ap_const_lv1_0;
end behav;
