
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/619.lbm_s-4268B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000002 cycles: 582670 (Simulation time: 0 hr 1 min 43 sec) 

Finished CPU 0 instructions: 5000003 cycles: 8489170 cumulative IPC: 0.588986 (Simulation time: 0 hr 5 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.588986 instructions: 5000003 cycles: 8489170
ITLB TOTAL     ACCESS:     669897  HIT:     669897  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     669897  HIT:     669897  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     865560	FORWARD:          0	MERGED:     195664	TO_CACHE:     669896

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:     955802  HIT:     949224  MISS:       6578  HIT %:    99.3118  MISS %:   0.688218   MPKI: 1.3156
DTLB LOAD TRANSLATION ACCESS:     955802  HIT:     949224  MISS:       6578  HIT %:    99.3118  MISS %:   0.688218   MPKI: 1.3156
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 146.304 cycles
DTLB RQ	ACCESS:    1355082	FORWARD:          0	MERGED:     396752	TO_CACHE:     958330

DTLB_Dead_block_count 6574 4
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      41698  HIT:      38128  MISS:       3570  HIT %:    91.4384  MISS %:    8.56156   MPKI: 0.714
STLB LOAD TRANSLATION ACCESS:       6578  HIT:       3008  MISS:       3570  HIT %:    45.7282  MISS %:    54.2718   MPKI: 0.714
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      35120  HIT:      35120  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 249.581 cycles
STLB RQ	ACCESS:      65382	FORWARD:          0	MERGED:      23684	TO_CACHE:      41698

STLB_Dead_block_count 3566 4
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1393549  HIT:    1016792  MISS:     376757  HIT %:    72.9642  MISS %:    27.0358   MPKI: 75.3514
L1D LOAD      ACCESS:     501665  HIT:     484463  MISS:      17202  HIT %:     96.571  MISS %:    3.42898   MPKI: 3.4404
L1D RFO       ACCESS:     843175  HIT:     523506  MISS:     319669  HIT %:    62.0875  MISS %:    37.9125   MPKI: 63.9338
L1D PREFETCH  ACCESS:      48709  HIT:       8823  MISS:      39886  HIT %:    18.1137  MISS %:    81.8863   MPKI: 7.9772
L1D PREFETCH  REQUESTED:     119252  ISSUED:     117608  USEFUL:      39899  USELESS:          0
L1D USEFUL LOAD PREFETCHES:      39899 PREFETCH ISSUED TO LOWER LEVEL:      43435  ACCURACY: 91.8591
L1D TIMELY PREFETCHES:      39899 LATE PREFETCHES: 3542 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 43435 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 46482.8 cycles
L1D RQ	ACCESS:    1253704	FORWARD:          0	MERGED:     604364	TO_CACHE:     506660
L1D WQ	ACCESS:     908290	FORWARD:     142680	MERGED:      59868	TO_CACHE:     848422
L1D PQ	ACCESS:      58804	FORWARD:          0	MERGED:          0	TO_CACHE:      58804

L1D_Dead_block_count 2321 11339
L1D_inaccurate_prefetch_count 0 43431
Interactions: positive negative neutral
L1D_interactions 443 0 39443
L1D_positive 443 0 0
L1D_negative 0 0 0
L1D_neutral 39443 0 0 0 0 0
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 85332
L1D ROI Sum of L1D PQ occupancy: 37664822
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     865561  HIT:     865561  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:     865561  HIT:     865561  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:    1242421	FORWARD:          0	MERGED:     376861	TO_CACHE:     865560

L1I_Dead_block_count 0 0
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:      87098  HIT:      87092  MISS:          6  HIT %:    99.9931  MISS %: 0.00688879   MPKI: 0.0012
BTB BRANCH_DIRECT_JUMP	ACCESS:      13529  HIT:      13528  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:      73569  HIT:      73564  MISS:          5
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     758604  HIT:     529619  MISS:     228985  HIT %:    69.8149  MISS %:    30.1851   MPKI: 45.797
L2C LOAD      ACCESS:      13660  HIT:       6612  MISS:       7048  HIT %:    48.4041  MISS %:    51.5959   MPKI: 1.4096
L2C DATA LOAD MPKI: 1.4096
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:     319668  HIT:     148232  MISS:     171436  HIT %:    46.3706  MISS %:    53.6294   MPKI: 34.2872
L2C PREFETCH  ACCESS:     102049  HIT:      52016  MISS:      50033  HIT %:    50.9716  MISS %:    49.0284   MPKI: 10.0066
L2C DATA PREFETCH MPKI: 10.0066
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     319657  HIT:     319642  MISS:         15  HIT %:    99.9953  MISS %: 0.00469253   MPKI: 0.003
L2C LOAD TRANSLATION ACCESS:       3570  HIT:       3117  MISS:        453  HIT %:    87.3109  MISS %:    12.6891   MPKI: 0.0905999
L2C PREFETCH  REQUESTED:      91852  ISSUED:      91852  USEFUL:       6606  USELESS:      44004
L2C USEFUL LOAD PREFETCHES:       6606 PREFETCH ISSUED TO LOWER LEVEL:      51240  ACCURACY: 12.8923
L2C TIMELY PREFETCHES:       6606 LATE PREFETCHES: 1205 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 33202 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 518.854 cycles
L2C RQ	ACCESS:     336904	FORWARD:          0	MERGED:          0	TO_CACHE:     336903
L2C WQ	ACCESS:     319657	FORWARD:          1	MERGED:          0	TO_CACHE:     319657
L2C PQ	ACCESS:     135283	FORWARD:          0	MERGED:      19120	TO_CACHE:     116163

L2C_Dead_block_count 23538 154197
L2C_inaccurate_prefetch_count 38692 12548
Interactions: positive negative neutral
L2C_interactions 19729 22368 30518
L2C_positive 868 15128 3733
L2C_negative 18455 706 3207
L2C_neutral 6423 3877 2867 2871 13594 886
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 453
L2C Data Evicting Data 228067
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 450
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       3570  HIT:       3570  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:       3570  HIT:       3563  MISS:          7  HIT %:    99.8039  MISS %:   0.196078   MPKI: 0.0014
PSCL2 LOAD TRANSLATION ACCESS:       3570  HIT:       3563  MISS:          7  HIT %:    99.8039  MISS %:   0.196078   MPKI: 0.0014
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:     400331  HIT:     171550  MISS:     228781  HIT %:     42.852  MISS %:     57.148   MPKI: 45.7562
LLC LOAD      ACCESS:       5843  HIT:          6  MISS:       5837  HIT %:   0.102687  MISS %:    99.8973   MPKI: 1.1674
LLC RFO       ACCESS:     171436  HIT:        199  MISS:     171237  HIT %:   0.116078  MISS %:    99.8839   MPKI: 34.2474
LLC PREFETCH  ACCESS:      51238  HIT:          0  MISS:      51238  HIT %:          0  MISS %:        100   MPKI: 10.2476
LLC WRITEBACK ACCESS:     171361  HIT:     171344  MISS:         17  HIT %:    99.9901  MISS %: 0.00992058   MPKI: 0.0034
LLC LOAD TRANSLATION ACCESS:        453  HIT:          1  MISS:        452  HIT %:   0.220751  MISS %:    99.7792   MPKI: 0.0903999
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:      51929
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:      51240  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 489.798 cycles
LLC RQ	ACCESS:     177735	FORWARD:          0	MERGED:          0	TO_CACHE:     177735
LLC WQ	ACCESS:     171361	FORWARD:          0	MERGED:          0	TO_CACHE:     171361
LLC PQ	ACCESS:      51240	FORWARD:          0	MERGED:          0	TO_CACHE:      51240

LLC_Dead_block_count 177319 210
LLC_inaccurate_prefetch_count 51238 2
Interactions: positive negative neutral
LLC_interactions 25 18 89640
LLC_positive 2 23 0
LLC_negative 16 2 0
LLC_neutral 0 0 37736 38420 13484 0
LLC Dense regions hint to LLC: 0

RAW hits: 40267
Loads Generated: 1293973
Loads sent to L1D: 1253704
Stores Generated: 908283
Stores sent to L1D: 908290
Major fault: 0 Minor fault: 5170
Allocated PAGES: 5170

stream: 
stream:times selected: 261759
stream:pref_filled: 10421
stream:pref_useful: 10415
stream:pref_late: 1551
stream:misses: 3316
stream:misses_by_poll: 0

CS: 
CS:times selected: 45125
CS:pref_filled: 27038
CS:pref_useful: 27038
CS:pref_late: 1001
CS:misses: 5854
CS:misses_by_poll: 159

CPLX: 
CPLX:times selected: 216223
CPLX:pref_filled: 25493
CPLX:pref_useful: 25493
CPLX:pref_late: 1374
CPLX:misses: 13628
CPLX:misses_by_poll: 131

NL_L1: 
NL:times selected: 133
NL:pref_filled: 9
NL:pref_useful: 9
NL:pref_late: 1
NL:misses: 16
NL:misses_by_poll: 0

total selections: 523240
total_filled: 39886
total_useful: 39899
total_late: 4074
total_polluted: 290
total_misses_after_warmup: 22193
conflicts: 7798
Degree Incremented Times: 8254
Degree Decremented Times: 0

L1 IP Table Write Accesses: 446183
L1 IP Table Read Accesses: 438385
L1 RST Write Accesses: 182439
L1 RST Read Accesses: 364878
L1 CSPT Write Accesses: 182439
L1 CSPT Read Accesses: 579607
L1 RR Filter Tag Write Accesses: 60448
L1 RR Filter Tag Read Accesses: 30260792
L1 IP Table Tag Write Accesses: 506656
L1 IP Table Tag Read Accesses: 506656
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1622367
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1366770
test: 40064
L2 IP Table Read Accesses: 100181
L2 IP Table Write Accesses: 86534
L2 IP Table Tag Read Accesses: 50104
L2 IP Table Tag Write Accesses: 50104

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      85088  ROW_BUFFER_MISS:     143676
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:      44419  ROW_BUFFER_MISS:     126663  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 3395
0banks busy for write cycles: 0
1banks busy for read cycles: 199925
1banks busy for write cycles: 17703
2banks busy for read cycles: 209200
2banks busy for write cycles: 17703
3banks busy for read cycles: 318088
3banks busy for write cycles: 17702
4banks busy for read cycles: 469489
4banks busy for write cycles: 17702
5banks busy for read cycles: 707656
5banks busy for write cycles: 17702
6banks busy for read cycles: 808364
6banks busy for write cycles: 17851
7banks busy for read cycles: 1057375
7banks busy for write cycles: 191921
8banks busy for read cycles: 1280028
8banks busy for write cycles: 3137367

CPU 0 Branch Prediction Accuracy: 95.2204% MPKI: 0.832599 Average ROB Occupancy at Mispredict: 144.514
Branch types
NOT_BRANCH: 4912648 98.2529%
BRANCH_DIRECT_JUMP: 13529 0.27058%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 73571 1.47142%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     39899      3542         0     39886    117608    119252
@Sumon_Early_by_class_L1D      5713     19937     14242         0
@Sumon_Late_by_class_L1D      1143       975      1318         0

@Sumon_Early_by_cycle_L1D      2766      2431      3562      4734      3869     16292      5738       504         3         0         0         0
@Sumon_Late_by_cycle_L1D       761       516      1532       289       271       172         1         0         0         0         0         0
@Sumon_Early_stream_L1D       735       803       803      1350       692      1327         3         0         0         0         0         0
@Sumon_Early_CS_L1D      1249       844      1687      1964      1788      9366      3031         8         0         0         0         0
@Sumon_Early_CPLX_L1D       781       784      1071      1420      1388      5595      2704       496         3         0         0         0
@Sumon_Late_stream_L1D       237       172       489        92        90        63         0         0         0         0         0         0
@Sumon_Late_CS_L1D       206       123       362       101       101        82         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D       213       220       681        96        80        27         1         0         0         0         0         0
@sumon_overall_L2C      6606      1205     44004     50033     91852     91852
@Sumon_Early_by_class_L2C      2006      4599         0         0
@Sumon_Late_by_class_L2C       844       347         0         0

@Sumon_Early_by_cycle_L2C       739       123       940       449       719      2901       735         0         0         0         0         0
@Sumon_Late_by_cycle_L2C       333        57       537        90       121        67         0         0         0         0         0         0
@Sumon_Early_stream_L2C       596        88       610       267       258       187         0         0         0         0         0         0
@Sumon_Early_CS_L2C       143        35       330       182       460      2714       735         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C       239        39       411        56        59        40         0         0         0         0         0         0
@Sumon_Late_CS_L2C        80        18       126        34        62        27         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 5170
