Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  8 22:06:30 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.920        0.000                      0                 2158        0.102        0.000                      0                 2158        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
I_clk_100M          {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I_clk_100M                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_25m       20.920        0.000                      0                 2158        0.102        0.000                      0                 2158       19.500        0.000                       0                   229  
  clkfbout_clk_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I_clk_100M
  To Clock:  I_clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       20.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.920ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.635ns  (logic 6.241ns (33.491%)  route 12.394ns (66.509%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 38.669 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          7.304    17.205    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y62         LUT6 (Prop_lut6_I1_O)        0.124    17.329 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.441    17.770    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.635    38.669    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.230    
                         clock uncertainty           -0.098    39.133    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.690    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                 20.920    

Slack (MET) :             20.973ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.583ns  (logic 6.241ns (33.584%)  route 12.342ns (66.416%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          7.252    17.153    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.124    17.277 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.441    17.718    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.637    38.671    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.232    
                         clock uncertainty           -0.098    39.135    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.692    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -17.718    
  -------------------------------------------------------------------
                         slack                                 20.973    

Slack (MET) :             21.111ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.447ns  (logic 6.241ns (33.832%)  route 12.206ns (66.168%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.969    16.870    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.994 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.588    17.582    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0
    RAMB36_X3Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.638    38.672    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.233    
                         clock uncertainty           -0.098    39.136    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.693    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.693    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 21.111    

Slack (MET) :             21.287ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.320ns  (logic 6.241ns (34.067%)  route 12.079ns (65.933%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 38.793 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.522    16.423    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addrb[14]
    SLICE_X73Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.547 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.907    17.455    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.758    38.793    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.282    
                         clock uncertainty           -0.098    39.184    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.741    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 21.287    

Slack (MET) :             21.361ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.105ns  (logic 6.241ns (34.471%)  route 11.864ns (65.529%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.722    16.623    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.493    17.240    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.546    38.580    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.141    
                         clock uncertainty           -0.098    39.044    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.601    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                 21.361    

Slack (MET) :             21.554ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.908ns  (logic 6.241ns (34.850%)  route 11.667ns (65.150%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.676    16.577    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.701 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.343    17.043    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.543    38.577    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.138    
                         clock uncertainty           -0.098    39.041    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -17.043    
  -------------------------------------------------------------------
                         slack                                 21.554    

Slack (MET) :             21.794ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.671ns  (logic 6.241ns (35.319%)  route 11.430ns (64.681%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 38.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.438    16.339    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.463 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.343    16.806    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.545    38.579    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.140    
                         clock uncertainty           -0.098    39.043    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.600    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.600    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 21.794    

Slack (MET) :             21.858ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.692ns  (logic 6.241ns (35.276%)  route 11.451ns (64.724%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.310    16.211    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addrb[14]
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.335 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.492    16.827    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.630    38.664    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.561    39.225    
                         clock uncertainty           -0.098    39.128    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.685    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                         -16.827    
  -------------------------------------------------------------------
                         slack                                 21.858    

Slack (MET) :             22.072ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.395ns  (logic 6.241ns (35.879%)  route 11.154ns (64.121%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.064    15.964    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.088 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.441    16.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.627    38.661    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.481    39.143    
                         clock uncertainty           -0.098    39.045    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.602    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                 22.072    

Slack (MET) :             22.137ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.471ns  (logic 6.241ns (35.721%)  route 11.230ns (64.279%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 38.795 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.619    -0.865    vga_inst/CLK
    SLICE_X52Y87         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.456    -0.409 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=23, routed)          1.104     0.695    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.124     0.819 r  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=23, routed)          0.603     1.422    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.546 r  vga_inst/O_read_addr_i_31/O
                         net (fo=12, routed)          1.008     2.554    vga_inst/O_read_addr_i_31_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.678 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.678    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_1[0]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.284 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.821     4.105    vga_inst/O_pixel_y23_in[3]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.306     4.411 f  vga_inst/O_read_addr_i_43/O
                         net (fo=1, routed)           0.000     4.411    vga_inst/O_read_addr_i_43_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.238     4.649 f  vga_inst/O_read_addr_i_26/O
                         net (fo=2, routed)           0.593     5.243    vga_inst/O_read_addr_i_26_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.298     5.541 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.519     6.060    pctrl_inst/pixel_y_tran[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.901 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.025    15.926    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[14]
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.050 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.557    16.606    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0
    RAMB36_X2Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000    40.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    35.313 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    36.943    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         1.760    38.795    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.489    39.284    
                         clock uncertainty           -0.098    39.186    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.743    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -16.606    
  -------------------------------------------------------------------
                         slack                                 22.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.128ns (23.556%)  route 0.415ns (76.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y94         FDCE                                         r  imc_inst/R_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  imc_inst/R_write_addr_reg[7]/Q
                         net (fo=59, routed)          0.415     0.007    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.877    -0.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.225    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.095    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.764%)  route 0.205ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y96         FDCE                                         r  imc_inst/R_write_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  imc_inst/R_write_addr_reg[10]/Q
                         net (fo=59, routed)          0.205    -0.191    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.880    -0.732    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.477    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.294    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.128ns (23.268%)  route 0.422ns (76.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y95         FDCE                                         r  imc_inst/R_write_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  imc_inst/R_write_addr_reg[9]/Q
                         net (fo=59, routed)          0.422     0.013    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.877    -0.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.225    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.095    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.732%)  route 0.308ns (65.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.536    rx_inst/CLK
    SLICE_X62Y97         FDRE                                         r  rx_inst/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rx_inst/RxD_data_reg[6]/Q
                         net (fo=58, routed)          0.308    -0.063    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.879    -0.733    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.478    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.182    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.779%)  route 0.336ns (67.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.567    -0.536    rx_inst/CLK
    SLICE_X62Y97         FDRE                                         r  rx_inst/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rx_inst/RxD_data_reg[5]/Q
                         net (fo=58, routed)          0.336    -0.035    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.877    -0.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.480    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.184    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y94         FDCE                                         r  imc_inst/R_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  imc_inst/R_write_addr_reg[4]/Q
                         net (fo=59, routed)          0.250    -0.145    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.879    -0.733    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.478    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.295    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.951%)  route 0.532ns (79.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y96         FDCE                                         r  imc_inst/R_write_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  imc_inst/R_write_addr_reg[10]/Q
                         net (fo=59, routed)          0.532     0.136    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.905    -0.707    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.197    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.014    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.501%)  route 0.256ns (64.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y95         FDCE                                         r  imc_inst/R_write_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  imc_inst/R_write_addr_reg[5]/Q
                         net (fo=59, routed)          0.256    -0.139    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.880    -0.732    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.477    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.294    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.539%)  route 0.325ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565    -0.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y101        FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=58, routed)          0.325    -0.049    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X62Y91         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.836    -0.776    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y91         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.510    -0.267    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.059    -0.208    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.629%)  route 0.542ns (79.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.566    -0.537    imc_inst/CLK
    SLICE_X63Y96         FDCE                                         r  imc_inst/R_write_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  imc_inst/R_write_addr_reg[11]/Q
                         net (fo=59, routed)          0.542     0.147    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  I_clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_25m/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_25m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    clk_25m/inst/clk_in1_clk_25m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  clk_25m/inst/clkout1_buf/O
                         net (fo=227, routed)         0.905    -0.707    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.197    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.014    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y26     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y26     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y25     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y25     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y90     imc_inst/O_pixel_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y90     imc_inst/O_pixel_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y90     imc_inst/O_pixel_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y90     imc_inst/O_pixel_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     rx_inst/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     rx_inst/FSM_sequential_RxD_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     rx_inst/FSM_sequential_RxD_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     rx_inst/FSM_sequential_RxD_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y97     rx_inst/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y97     rx_inst/Filter_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    vga_inst/O_blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    vga_inst/O_blue_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    vga_inst/O_blue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    vga_inst/O_blue_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y101    vga_inst/O_green_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y101    vga_inst/O_green_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y90     vga_inst/O_green_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y101    vga_inst/O_red_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y101    vga_inst/O_red_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y88     vga_inst/R_h_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



