VHDL input_bufg_v1_00_a \\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\pcores\input_bufg_v1_00_a/hdl/vhdl/input_bufg.vhd
vhdl work ../hdl/input_bufg_0_wrapper.vhd
