<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="MainDesign_ClockDivider_0_0_synth_1" LaunchDir="C:/Users/vince/Documents/xilinx/pynq-z2_clocks/pynq-z2_clocks.runs/MainDesign_ClockDivider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_1_0_synth_1" LaunchDir="C:/Users/vince/Documents/xilinx/pynq-z2_clocks/pynq-z2_clocks.runs/MainDesign_ClockDivider_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_2_0_synth_1" LaunchDir="C:/Users/vince/Documents/xilinx/pynq-z2_clocks/pynq-z2_clocks.runs/MainDesign_ClockDivider_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MainDesign_ClockDivider_3_0_synth_1" LaunchDir="C:/Users/vince/Documents/xilinx/pynq-z2_clocks/pynq-z2_clocks.runs/MainDesign_ClockDivider_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/vince/Documents/xilinx/pynq-z2_clocks/pynq-z2_clocks.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="MainDesign_ClockDivider_0_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_1_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_2_0_synth_1"/>
		<Parent Id="MainDesign_ClockDivider_3_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

