Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar 20 10:05:16 2024
| Host         : ws2104201823 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cometicus_control_sets_placed.rpt
| Design       : cometicus
| Device       : xc7z045
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   432 |
| Unused register locations in slices containing registers |   656 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      2 |            3 |
|      3 |            1 |
|      4 |           29 |
|      5 |            8 |
|      6 |            2 |
|      7 |            3 |
|      8 |          142 |
|      9 |            2 |
|     10 |           10 |
|     11 |            5 |
|     12 |            8 |
|     13 |            1 |
|     14 |           12 |
|     15 |            5 |
|    16+ |          191 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4063 |         1514 |
| No           | No                    | Yes                    |              62 |           21 |
| No           | Yes                   | No                     |            1514 |          340 |
| Yes          | No                    | No                     |            9521 |         2987 |
| Yes          | No                    | Yes                    |              56 |           26 |
| Yes          | Yes                   | No                     |            2480 |          765 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                                    Enable Signal                                                                                   |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/R5_out                                                                                                                                                                       | RGB_0/R_i_1_n_0                                                                                                                                     |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/VITDEC/FSM_onehot_fsm_state_reg_n_0_[4]                                                                                                        |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/R5_out                                                                                                                                                                       | RGB_1/R_i_1__0_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/G3_out                                                                                                                                                                       | RGB_2/G_i_1__1_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/G3_out                                                                                                                                                                       | RGB_0/G_i_1_n_0                                                                                                                                     |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/B1_out                                                                                                                                                                       | RGB_2/B_i_1__1_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/R5_out                                                                                                                                                                       | RGB_2/R_i_1__1_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/B1_out                                                                                                                                                                       | RGB_0/B_i_1_n_0                                                                                                                                     |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/G3_out                                                                                                                                                                       | RGB_1/G_i_1__0_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/B1_out                                                                                                                                                                       | RGB_1/B_i_1__0_n_0                                                                                                                                  |                1 |              1 |
|  cpu_top_inst/clk_50           |                                                                                                                                                                                    | TRCV/IRQ/irq                                                                                                                                        |                1 |              2 |
|  cpu_top_inst/clk_50           |                                                                                                                                                                                    | TRCV/O259                                                                                                                                           |                1 |              2 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/ACQ_IP/fsm_controller_inst/fsm_reset                                                                                                           |                1 |              2 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/FSM_STATE_VIRT                                                                                                                                                         | TRCV/VITDEC/FSM_STATE_READY                                                                                                                         |                2 |              3 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/l_elem_pulse                                                                                                                                                                 |                                                                                                                                                     |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/l_elem_pulse                                                                                                                                                                 |                                                                                                                                                     |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/B_i_1__1_n_0                                                                                                                                                                 | RGB_2/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/G_i_1__1_n_0                                                                                                                                                                 | RGB_2/p_6_out                                                                                                                                       |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | axi3_to_inter_0_inst/read_phase0                                                                                                                    |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/R_i_1__1_n_0                                                                                                                                                                 | RGB_2/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/l_elem_pulse                                                                                                                                                                 |                                                                                                                                                     |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/connectbus_inst/WR_GEN[3].PULSING.(null)[3].(null)[2].pulse_reg_reg[2]                                                                         |                1 |              4 |
|  rf_clk_1_BUFG                 |                                                                                                                                                                                    |                                                                                                                                                     |                1 |              4 |
|  ref_clk_src                   |                                                                                                                                                                                    |                                                                                                                                                     |                2 |              4 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/hi_chip_cntr_reg[3][0]                                                                                                                      | TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/RF/SR[0]                                                                                                        |                1 |              4 |
|  rf_clk_0_BUFG                 |                                                                                                                                                                                    |                                                                                                                                                     |                1 |              4 |
|  adc\\.clk                     | TRCV/ACQ_IP/prestore_inst/valid_ed_inst/valid0                                                                                                                                     |                                                                                                                                                     |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[9].reg_wdata_reg[9][3][0]                                                                                                                              |                                                                                                                                                     |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/R_i_1_n_0                                                                                                                                                                    | RGB_0/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/fifo_rd_cntr_reg[0][0]                                                                                                                                                | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/fifo_rd_cntr_reg[0][0]                                                                                                                                                | dma_inst/axi_wlast                                                                                                                                  |                1 |              4 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/hi_chip_cntr_reg[0][0]                                                                                                                         | TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/SR[0]                                                                                                           |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/fifo_wr_cntr_reg[0][0]                                                                                                                                                | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                2 |              4 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/PRN_GEN_CH/RF/E[0]                                                                                                                                           | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/G_i_1__0_n_0                                                                                                                                                                 | RGB_1/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/R_i_1__0_n_0                                                                                                                                                                 | RGB_1/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/B_i_1__0_n_0                                                                                                                                                                 | RGB_1/p_6_out                                                                                                                                       |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | dma_inst/p_0_in[0]                                                                                                                                                                 |                                                                                                                                                     |                1 |              4 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/PRN_GEN_CH/RF/E[0]                                                                                                                                        | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[CHIP_EPOCH][CHIP][13]      |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[5].reg_wdata_reg[5][3][0]                                                                                                                              |                                                                                                                                                     |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/enc_pair[3]_i_1_n_0                                                                                                                                                    | TRCV/VITDEC/FSM_STATE_READY                                                                                                                         |                2 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/G_i_1_n_0                                                                                                                                                                    | RGB_0/p_6_out                                                                                                                                       |                1 |              4 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/B_i_1_n_0                                                                                                                                                                    | RGB_0/p_6_out                                                                                                                                       |                2 |              4 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/psp_gen_interface\\.ovl_cntr_reg[4][0]      | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/R_reg[37]                                                       |                3 |              5 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/E[0]                                                                                                                                                             | axi3_to_inter_0_inst/read_phase0                                                                                                                    |                2 |              5 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/bresp_cntr_reg[4][0]                                                                                                                                                  | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                2 |              5 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/bit_cntr_reg[4]_2[0]                                                                                                                               | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/bit_cntr_reg[4][0]                                              |                1 |              5 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/rdata_fifo_addr_rd0                                                                                                                                                   | axi3_to_inter_0_inst/read_phase0                                                                                                                    |                2 |              5 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][8][0]                                                                                                                              |                                                                                                                                                     |                3 |              5 |
|  adc\\.clk                     | TRCV/ACQ_IP/prestore_inst/sig_mag_v3_I/cntr                                                                                                                                        | TRCV/ACQ_IP/prestore_inst/sig_mag_v3_I/cntr_end                                                                                                     |                1 |              5 |
|  cpu_top_inst/m_axi3[0]\\.aclk | axi3_to_inter_0_inst/addr_count00_out                                                                                                                                              | axi3_to_inter_0_inst/addr_count0                                                                                                                    |                2 |              5 |
|  adc\\.clk                     | TRCV/IMI/SET_INST/E[0]                                                                                                                                                             |                                                                                                                                                     |                2 |              6 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/state_dec[5]_i_1_n_0                                                                                                                                                   |                                                                                                                                                     |                3 |              6 |
|  adc\\.clk                     | TRCV/TIME_SCALE_COM/epch_cntr0                                                                                                                                                     | TRCV/TIME_SCALE_COM/PPS_DLY_SYNC/sync2                                                                                                              |                4 |              7 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/E[0]                                                                                                                          | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/addr_rd_reg[0][0]                                                                              |                2 |              7 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/imi_symb_per_pack_cntr_reg[6][0]                                                                                                               | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/SR[0]                                                                                                           |                3 |              7 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[9][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[9][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[19][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[19][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[28][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[28][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[8][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[8][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[63][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[63][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[62][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[62][1][3]                                                                                                                      |                6 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[9][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[9][1][3]                                                                                                                       |                6 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/enc_word[4]_i_1_n_0                                                                                                                                                    | TRCV/VITDEC/FSM_STATE_READY                                                                                                                         |                4 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/rd_cntr0                                                                                                        |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[22][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[22][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/VITDEC/H_min[7]_i_1_n_0                                                                                                                        |                3 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_I_kg_inst/LATENCY_WE_MEM_INST/SR[0]                                                                                           |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[61][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[61][0][3]                                                                                                                      |                6 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_I_kg_inst/rd_cntr0                                                                                                            |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[7][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[7][0][3]                                                                                                                       |                4 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_Q_kg_inst/wr_cntr0                                                                                                            |                2 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_Q_kg_inst/rd_cntr0                                                                                                            |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[60][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[60][1][3]                                                                                                                      |                8 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[62][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[62][0][3]                                                                                                                      |                3 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_WE_MEM_INST/wr_cntr_reg[0][0]                                                                           |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[7][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[7][1][3]                                                                                                                       |                3 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/fsm_controller_inst/last_psp_cntr                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[6][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[6][1][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[61][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[61][1][3]                                                                                                                      |                3 |              8 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/fsm_controller_inst/wr_cntr0                                                                                                            |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[12][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[12][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[1][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[1][1][3]                                                                                                                       |                2 |              8 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_WE_MEM_INST/tau_reg[0]_0[0]                                                                                                            | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_WE_MEM_INST/SR[0]                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[51][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[51][0][3]                                                                                                                      |                2 |              8 |
|  core_clk                      | TRCV/ACQ_IP/bram_controller_inst/bram_controller_interface\\.valid                                                                                                                 | TRCV/ACQ_IP/fsm_controller_inst/core_cntr[7]_i_1_n_0                                                                                                |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[20][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[20][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[63][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[63][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[8][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[8][1][3]                                                                                                                       |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[56][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[56][1][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[56][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[56][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[55][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[55][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[28][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[28][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[52][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[52][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0]_0[0]                                                                                                                            |                                                                                                                                                     |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[37][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[37][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[4][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[4][1][3]                                                                                                                       |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[4][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[4][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[40][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[40][0][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[36][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[36][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[49][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[49][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[48][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[48][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[45][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[45][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[44][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[44][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[47][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[47][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[44][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[44][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[59][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[59][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[19][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[19][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[3][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[3][1][3]                                                                                                                       |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[37][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[37][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[40][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[40][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[55][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[55][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[54][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[54][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[48][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[48][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[45][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[45][0][3]                                                                                                                      |                6 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[38][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[38][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[38][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[38][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[49][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[49][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[46][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[46][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[53][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[53][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[39][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[39][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[3][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[3][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[50][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[50][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[42][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[42][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[41][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[41][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[54][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[54][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[51][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[51][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[42][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[42][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[59][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[59][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[50][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[50][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[41][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[41][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[60][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[60][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[53][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[53][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[5][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[5][1][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[5][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[5][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[39][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[39][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[46][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[46][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[52][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[52][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[25][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[25][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[43][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[43][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[58][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[58][1][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[58][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[58][0][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[47][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[47][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[57][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[57][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[57][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[57][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[43][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[43][1][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[29][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[29][0][3]                                                                                                                      |                6 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[17][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[17][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[14][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[14][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[12][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[12][0][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[17][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[17][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[30][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[30][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[34][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[34][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[20][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[20][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[33][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[33][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[32][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[32][1][3]                                                                                                                      |                6 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[31][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[31][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[27][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[27][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/CORR_GEN[0].CORR_CH/RF/E[0]                                                                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[2][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[2][1][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[29][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[29][1][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[23][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[23][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[16][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[16][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[26][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[26][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[23][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[23][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[14][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[14][1][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[16][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[16][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[26][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[26][0][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[21][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[21][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[18][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[18][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[13][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[13][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[11][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[11][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[32][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[32][0][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[31][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[31][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[18][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[18][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[10][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[10][1][3]                                                                                                                      |                1 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[0][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[0][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[0][1][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[0][1][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[10][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[10][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[24][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[24][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[1][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[1][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[21][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[21][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[25][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[25][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[13][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[13][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[30][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[30][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[15][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[15][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[24][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[24][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[2][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[2][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[34][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[34][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[33][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[33][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[35][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[35][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[35][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[35][1][3]                                                                                                                      |                4 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[36][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[36][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[15][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[15][0][3]                                                                                                                      |                3 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[11][1][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[11][1][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[22][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[22][0][3]                                                                                                                      |                5 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[27][0][7]_i_2_n_0                                                                                                                                                    | TRCV/VITDEC/RF/H_reg[27][0][3]                                                                                                                      |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/H[6][0][7]_i_2_n_0                                                                                                                                                     | TRCV/VITDEC/RF/H_reg[6][0][3]                                                                                                                       |                2 |              8 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/ACQ_IP/facq_prn_ram_inst/wr_ram                                                                                                                                               | TRCV/connectbus_inst/int_wr_arr[0]                                                                                                                  |                2 |              9 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/bit_cntr_reg[4][0]                                                                             |                                                                                                                                                     |                3 |              9 |
|  adc\\.clk                     | TRCV/ACQ_IP/prestore_inst/DDS_bin_inst/valid_ed                                                                                                                                    |                                                                                                                                                     |                3 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][18][0]                                                                                                                             |                                                                                                                                                     |                2 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/master_bus\\.rdata_reg[19]_0                                                                   |                3 |             10 |
|  adc\\.clk                     | TRCV/TIME_SCALE_COM/sel                                                                                                                                                            | TRCV/TIME_SCALE_COM/PPS_DLY_SYNC/sync2                                                                                                              |                2 |             10 |
|  adc\\.clk                     | TRCV/TIME_SCALE_COM/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[TM_CH][CHIP_EPOCH][EPOCH][0][0]                                              |                                                                                                                                                     |                4 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[7].reg_wdata_reg[7][9][0]                                                                                                                              |                                                                                                                                                     |                3 |             10 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[CHIP_EPOCH][CHIP][13]                                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/T[CHIP_EPOCH][EPOCH][9]_i_1__0_n_0                                                                           |                4 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/RVLD[10].rvalid_arr_reg[10][0]                                                                                                | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/SR[0]                                                                                          |                2 |             10 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                                               | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/sec_pulse                                                                                                       |                4 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][27][0]                                                                                                                             |                                                                                                                                                     |                2 |             10 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][2][0]                                                                                                                              |                                                                                                                                                     |                3 |             11 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/connectbus_inst/master_bus\\.rvalid_reg_1                                                                                                      |                7 |             11 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/FSM_onehot_fsm_state_reg[0]                                                                |                                                                                                                                                     |                3 |             11 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IMI/LIM_QNT_I/out[10]_i_1_n_0                                                                                                                  |                2 |             11 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IMI/LIM_QNT_Q/out[10]_i_1__0_n_0                                                                                                               |                3 |             11 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[0].reg_wdata_reg[0][11][0]                                                                                                                                |                                                                                                                                                     |                3 |             12 |
|  adc\\.clk                     | TRCV/ACQ_IP/prestore_inst/valid_IQ_mul                                                                                                                                             |                                                                                                                                                     |                4 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[0].reg_wdata_reg[0][0]_0[0]                                                                                                                               |                                                                                                                                                     |                3 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[0].reg_wdata_reg[0][0]_1[0]                                                                                                                               |                                                                                                                                                     |                2 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_0/p_6_out                                                                                                                                                                      |                                                                                                                                                     |                2 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_1/p_6_out                                                                                                                                                                      |                                                                                                                                                     |                2 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | RGB_2/p_6_out                                                                                                                                                                      |                                                                                                                                                     |                2 |             12 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/sPRBSpermutaionCnt                                                                                                                                 | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/sRdAddrStart_reg[18]                                                                  |                3 |             12 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][31]_0[0]                                                                                                                           |                                                                                                                                                     |                6 |             13 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[11].reg_wdata_reg[11][13][0]                                                                                                                           |                                                                                                                                                     |                4 |             14 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/CO[0]                                                                                                                                          | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                |                4 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[15].reg_wdata_reg[15][13][0]                                                                                                                           |                                                                                                                                                     |                2 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[14].reg_wdata_reg[14][13][0]                                                                                                                           |                                                                                                                                                     |                6 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[13].reg_wdata_reg[13][13][0]                                                                                                                           |                                                                                                                                                     |                4 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[9].reg_wdata_reg[9][13][0]                                                                                                                             |                                                                                                                                                     |                7 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/Hmin_end                                                                                                                                                               |                                                                                                                                                     |                3 |             14 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/psp_gen_interface\\.sr1_reg[13][0]          | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/R_reg[37]                                                       |                6 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[12].reg_wdata_reg[12][13][0]                                                                                                                           |                                                                                                                                                     |                2 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[8].reg_wdata_reg[8][13][0]                                                                                                                             |                                                                                                                                                     |                6 |             14 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/CO[0]                                                                                                                                       | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[CHIP_EPOCH][CHIP][13]      |                4 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[10].reg_wdata_reg[10][13][0]                                                                                                                           |                                                                                                                                                     |                3 |             14 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | RGB_1/l_elem_pulse                                                                                                                                  |                4 |             15 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | RGB_2/l_elem_pulse                                                                                                                                  |                4 |             15 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][23][0]                                                                                                                             |                                                                                                                                                     |                5 |             15 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/way_wr                                                                                                                                                                 |                                                                                                                                                     |                3 |             15 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | RGB_0/l_elem_pulse                                                                                                                                  |                4 |             15 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/last_rd_cntr                                                                                                                                   | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/kg_cntr[0]_i_1__1_n_0                                                                                           |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/nkg_cntr0                                                                                                                                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/nkg_cntr[0]_i_1_n_0                                                                                             |                4 |             16 |
|  cpu_top_inst/m_axi3[0]\\.aclk | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/PL_reg[CFG][RD_SIZE]_0_sn_1                                                                  |                                                                                                                                                     |                4 |             16 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/E[0]                                                                                                                                                                  | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                4 |             16 |
|  cpu_top_inst/m_axi3[0]\\.aclk | dma_inst/p_0_in[0]                                                                                                                                                                 | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                4 |             16 |
|  adc\\.clk                     | TRCV/IMI/lim_cntr_inst/cntr_ovfl[0]_i_2_n_0                                                                                                                                        | TRCV/IMI/lim_cntr_inst/cntr_ovfl                                                                                                                    |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/end_core                                                                                                                                           | TRCV/ACQ_IP/fsm_controller_inst/cores_cntr[0]_i_1_n_0                                                                                               |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/end_core                                                                                                                                           | TRCV/ACQ_IP/fsm_controller_inst/fsm_bram_kg_cntr[0]_i_1_n_0                                                                                         |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/fsm_bram_n_tau_zone_cntr[15]_i_2_n_0                                                                                                               | TRCV/ACQ_IP/fsm_controller_inst/rd_cntr_init_reg[0]_0                                                                                               |                5 |             16 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/fsm_bram_nkg_cntr[0]_i_2_n_0                                                                                                                       | TRCV/ACQ_IP/fsm_controller_inst/fsm_bram_nkg_cntr[0]_i_1_n_0                                                                                        |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/max_args/LATENCY_WE_MEM_INST/N_tau_zone_cntr_reg[15]                                                                                                                   | TRCV/ACQ_IP/max_args/N_tau_zone_cntr[0]_i_1_n_0                                                                                                     |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/max_args/freq[0]_i_2_n_0                                                                                                                                               | TRCV/ACQ_IP/max_args/freq[0]_i_1_n_0                                                                                                                |                4 |             16 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/int_wr_arr[0]                                                                                                                                                 |                                                                                                                                                     |                5 |             16 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_I_kg_inst/last_rd_cntr                                                                                                                                       | TRCV/ACQ_IP/arr_accum_I_kg_inst/kg_cntr[0]_i_1_n_0                                                                                                  |                4 |             16 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_Q_kg_inst/last_rd_cntr                                                                                                                                       | TRCV/ACQ_IP/arr_accum_Q_kg_inst/kg_cntr[0]_i_1__0_n_0                                                                                               |                4 |             16 |
|  adc\\.clk                     | TRCV/IMI/lim_cntr_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                                                           |                                                                                                                                                     |                5 |             16 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[0].reg_wdata_reg[0][0][0]                                                                                                                                 |                                                                                                                                                     |                4 |             17 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][31][0]                                                                                                                             |                                                                                                                                                     |                5 |             17 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][0]_0[0]                                                                                                                            |                                                                                                                                                     |                6 |             18 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IRQ/clear                                                                                                                                      |                5 |             18 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][0]_0[0]                                                                                                                            |                                                                                                                                                     |                5 |             18 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/state0                                                                                                                                                                 | TRCV/VITDEC/FSM_STATE_READY                                                                                                                         |                5 |             18 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    | TRCV/ACQ_IP/DATA_COLLECTOR_NOISE/pipe_line_bus/master_bus\\.rdata[31]_i_1_n_0                                                                       |                7 |             19 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/rd_addr_reg[0]_0                                                                                                                                   | TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max                                                                                      |                5 |             19 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0][0]                                                                                                                              |                                                                                                                                                     |                5 |             19 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/bus_rd                                                                                                                                                        | TRCV/ACQ_IP/bram_controller_inst/regs_file_bram_controller_inst/clear                                                                               |                5 |             19 |
|  adc\\.clk                     | TRCV/TIME_SCALE_COM/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                                                               |                                                                                                                                                     |                7 |             20 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/T[CHIP_EPOCH][EPOCH][9]_i_1__0_n_0                                                                                                          | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/p_2_out                          |                5 |             20 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/sec_pulse                                                                                                                                      | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/p_2_out                             |                5 |             20 |
|  adc\\.clk                     | TRCV/IRQ/PL_reg[EPOCH_IRQ][0][0]                                                                                                                                                   |                                                                                                                                                     |                6 |             20 |
|  core_clk                      | TRCV/ACQ_IP/bram_controller_inst/re_ram                                                                                                                                            | TRCV/ACQ_IP/fsm_controller_inst/rd_addr_cntr_reg_0_sn_1                                                                                             |                5 |             20 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[4].reg_wdata_reg[4][19][0]                                                                                                                             |                                                                                                                                                     |                4 |             20 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][0][0]                                                                                                                              |                                                                                                                                                     |                5 |             20 |
|  adc\\.clk                     | TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/wr_ram                                             | TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].PULSING.(null)[30].(null)[1].PULSE_SYNC/ed_det_finish_stop_inst/addr_wr_reg[12]_rep |                5 |             20 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][29]_0[0]                                                                                                                           |                                                                                                                                                     |               17 |             22 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/CO[0]                                                                                                                                          | TRCV/IMI/CH[0].IMI_CH/PRN_GEN_CH/RF/prn_counter0                                                                                                    |                6 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | FREQ_COUNTER/FREQ_CH[0].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                6 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | FREQ_COUNTER/sel                                                                                                                                                                   | FREQ_COUNTER/FREQ_CH[0].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/E[0]                                                                                                                                                          |                                                                                                                                                     |                6 |             23 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/CO[0]                                                                                                                                       | TRCV/CORR_GEN[0].CORR_CH/PRN_GEN_CH/RF/prn_counter0                                                                                                 |                6 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[16].reg_wdata_reg[16][22][0]                                                                                                                           |                                                                                                                                                     |                8 |             23 |
|  core_clk                      | FREQ_COUNTER/FREQ_CH[1].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                5 |             23 |
|  core_clk                      | FREQ_COUNTER/FREQ_CH[1].CLK_MODE.cntr_chan[1][0]_i_1_n_0                                                                                                                           | FREQ_COUNTER/FREQ_CH[1].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  adc\\.clk                     | FREQ_COUNTER/FREQ_CH[4].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                3 |             23 |
|  adc\\.clk                     | FREQ_COUNTER/FREQ_CH[4].CLK_MODE.cntr_chan[4][0]_i_1_n_0                                                                                                                           | FREQ_COUNTER/FREQ_CH[4].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0]_1[0]                                                                                                                            |                                                                                                                                                     |                8 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[17].reg_wdata_reg[17][22][0]                                                                                                                           |                                                                                                                                                     |                6 |             23 |
|  cpu_top_inst/clk_50           | FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][22]                                                                                    | FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/E[0]                                                                                          |                6 |             23 |
|  ref_clk_src                   | FREQ_COUNTER/FREQ_CH[8].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                8 |             23 |
|  ref_clk_src                   | FREQ_COUNTER/FREQ_CH[8].CLK_MODE.cntr_chan[8][0]_i_1_n_0                                                                                                                           | FREQ_COUNTER/FREQ_CH[8].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  rf_clk_0_BUFG                 | FREQ_COUNTER/FREQ_CH[2].CLK_MODE.cntr_chan[2][0]_i_1_n_0                                                                                                                           | FREQ_COUNTER/FREQ_CH[2].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  rf_clk_1_BUFG                 | FREQ_COUNTER/FREQ_CH[3].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                8 |             23 |
|  rf_clk_1_BUFG                 | FREQ_COUNTER/FREQ_CH[3].CLK_MODE.cntr_chan[3][0]_i_1_n_0                                                                                                                           | FREQ_COUNTER/FREQ_CH[3].CLK_MODE.ed_det_start_syn/E[0]                                                                                              |                6 |             23 |
|  cpu_top_inst/clk_50           | FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_ed_inst/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][22]                                                                                    | FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/E[0]                                                                                          |                6 |             23 |
|  rf_clk_0_BUFG                 | FREQ_COUNTER/FREQ_CH[2].CLK_MODE.ed_det_start_syn/E[0]                                                                                                                             |                                                                                                                                                     |                4 |             23 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[21].reg_wdata_reg[21][23][0]                                                                                                                           |                                                                                                                                                     |                6 |             24 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][27][0]                                                                                                                             |                                                                                                                                                     |                8 |             24 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][0]_1[0]                                                                                                                            |                                                                                                                                                     |                7 |             24 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[PHASE][31]                                                   |                                                                                                                                                     |                8 |             24 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[PHASE][31]                                                |                                                                                                                                                     |                7 |             24 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[18].reg_wdata_reg[18][24][0]                                                                                                                           |                                                                                                                                                     |                4 |             25 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/TIME_SCALE_COM/pps_dly_cntr[0]_i_1_n_0                                                                                                         |                7 |             27 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][0]_2[0]                                                                                                                            |                                                                                                                                                     |                6 |             28 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/sr1_reg[0][0]                                                   |                                                                                                                                                     |               10 |             28 |
|  adc\\.clk                     | TRCV/TIME_SCALE_COM/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[TM_CH][CHIP_EPOCH_MAX][EPOCH_MAX][0][0]                                      |                                                                                                                                                     |                5 |             28 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/ACQ_IP/prestore_inst/DDS_bin_inst/Q_sum_1                                                                                                      |                8 |             28 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/ACQ_IP/prestore_inst/DDS_bin_inst/Q_sum_2                                                                                                      |                8 |             28 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][31][0]                                                                                                                             |                                                                                                                                                     |                6 |             28 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/sr2_reg[0]_0[0]                                                    |                                                                                                                                                     |                8 |             28 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][0][0]                                                                                                                              |                                                                                                                                                     |                6 |             28 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][0][0]                                                                                                                              |                                                                                                                                                     |                9 |             28 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][29][0]                                                                                                                             |                                                                                                                                                     |                9 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][0]_3[0]                                                                                                                            |                                                                                                                                                     |                8 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][29][0]                                                                                                                             |                                                                                                                                                     |                7 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[1].reg_wdata_reg[1][31][0]                                                                                                                                |                                                                                                                                                     |               10 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | connectbus_0_inst/WR_GEN[2].reg_wdata_reg[2][31][0]                                                                                                                                |                                                                                                                                                     |               10 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][29][0]                                                                                                                             |                                                                                                                                                     |               10 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0]_2[0]                                                                                                                            |                                                                                                                                                     |                9 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][0]_2[0]                                                                                                                            |                                                                                                                                                     |                8 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[9].reg_wdata_reg[9][0][0]                                                                                                                              |                                                                                                                                                     |                7 |             30 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][0]_1[0]                                                                                                                            |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[17].reg_wdata_reg[17][0][0]                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[12].reg_wdata_reg[12][31][0]                                                                                                                           |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[12].reg_wdata_reg[12][0][0]                                                                                                                            |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/WR_GEN[8].reg_wdata_reg[8][31]_1[0]                                                                                           |                                                                                                                                                     |               10 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/WR_GEN[8].reg_wdata_reg[8][31]_2[0]                                                                                           |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | dma_inst/sel                                                                                                                                                                       | dma_inst/RF/WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/fifo_wr_cntr_reg[0]                                           |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[15].reg_wdata_reg[15][0][0]                                                                                                                            |                                                                                                                                                     |               10 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | axi3_to_inter_0_inst/p_0_in[0]                                                                                                                                                     |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | axi3_to_inter_0_inst/p_0_in[1]                                                                                                                                                     |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/FSM_STATE_DATA_DEC                                                                                                                                                     |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][7][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][8][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][11][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |               14 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][15][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |               13 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][13][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][14][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |               11 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][6][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][2][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |               10 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][4][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][12][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |               12 |             32 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[PHASE][31]                    |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][5][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][1][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |               15 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL                                                                                                                                                                     |                                                                                                                                                     |               13 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][9][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][3][31]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |               11 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/PL[DEC_DATA][10][31]_i_1_n_0                                                                                                                                           |                                                                                                                                                     |               11 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/int_wr_arr[1]                                                                                                                                                 |                                                                                                                                                     |                5 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[6].reg_wdata_reg[6][31]_0[0]                                                                                                                           |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[7].reg_wdata_reg[7][31][0]                                                                                                                             |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[6].reg_wdata_reg[6][0][0]                                                                                                                              |                                                                                                                                                     |               17 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[8].reg_wdata_reg[8][31][0]                                                                                                                             |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[8].reg_wdata_reg[8][0][0]                                                                                                                              |                                                                                                                                                     |               14 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[6].reg_wdata_reg[6][31][0]                                                                                                                             |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[5].reg_wdata_reg[5][31][0]                                                                                                                             |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[7].reg_wdata_reg[7][0][0]                                                                                                                              |                                                                                                                                                     |               13 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[5].reg_wdata_reg[5][0][0]                                                                                                                              |                                                                                                                                                     |               13 |             32 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/CAR_CYCLES[0]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[9].reg_wdata_reg[9][0]_0[0]                                                                                                                            |                                                                                                                                                     |               23 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[25].reg_wdata_reg[25][0][0]                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[21].reg_wdata_reg[21][0][0]                                                                                                                            |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][31][0]                                                                                                                             |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[4].reg_wdata_reg[4][0]_0[0]                                                                                                                            |                                                                                                                                                     |                8 |             32 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/CAR_CYCLES[0]_i_1_n_0                                                                                                                                        |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[26].reg_wdata_reg[26][0][0]                                                                                                                            |                                                                                                                                                     |               11 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[24].reg_wdata_reg[24][0][0]                                                                                                                            |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[27].reg_wdata_reg[27][0][0]                                                                                                                            |                                                                                                                                                     |               21 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[23].reg_wdata_reg[23][0][0]                                                                                                                            |                                                                                                                                                     |               14 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][31]_0[0]                                                                                                                           |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[4].reg_wdata_reg[4][0][0]                                                                                                                              |                                                                                                                                                     |               16 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[3].reg_wdata_reg[3][0]_0[0]                                                                                                                            |                                                                                                                                                     |               20 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[20].reg_wdata_reg[20][0][0]                                                                                                                            |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][0]_1[0]                                                                                                                            |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[31].reg_wdata_reg[31][0][0]                                                                                                                            |                                                                                                                                                     |               14 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[32].reg_wdata_reg[32][0][0]                                                                                                                            |                                                                                                                                                     |               20 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[29].reg_wdata_reg[29][0][0]                                                                                                                            |                                                                                                                                                     |               19 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[4].reg_wdata_reg[4][31][0]                                                                                                                             |                                                                                                                                                     |                9 |             32 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_WE_MEM_INST/tau_reg[0]_0[0]                                                                                                            | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_WE_MEM_INST/tau_reg[0]                                                                                  |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[30].reg_wdata_reg[30][0][0]                                                                                                                            |                                                                                                                                                     |               25 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[2].reg_wdata_reg[2][31]_0[0]                                                                                                                           |                                                                                                                                                     |               11 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[28].reg_wdata_reg[28][0][0]                                                                                                                            |                                                                                                                                                     |               10 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[19].reg_wdata_reg[19][0][0]                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  core_clk                      | TRCV/ACQ_IP/freq_shift_inst/sr_out_reg[31][0]                                                                                                                                      |                                                                                                                                                     |                8 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0]_4[0]                                                                                                                            |                                                                                                                                                     |                7 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[10].reg_wdata_reg[10][31][0]                                                                                                                           |                                                                                                                                                     |               10 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[22].reg_wdata_reg[22][0]_0[0]                                                                                                                          |                                                                                                                                                     |               20 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[16].reg_wdata_reg[16][0][0]                                                                                                                            |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[14].reg_wdata_reg[14][0][0]                                                                                                                            |                                                                                                                                                     |               12 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[10].reg_wdata_reg[10][0][0]                                                                                                                            |                                                                                                                                                     |               15 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[11].reg_wdata_reg[11][31][0]                                                                                                                           |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[18].reg_wdata_reg[18][0][0]                                                                                                                            |                                                                                                                                                     |               13 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[1].reg_wdata_reg[1][0]_2[0]                                                                                                                            |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[11].reg_wdata_reg[11][0][0]                                                                                                                            |                                                                                                                                                     |               23 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[13].reg_wdata_reg[13][0][0]                                                                                                                            |                                                                                                                                                     |                9 |             32 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/connectbus_inst/WR_GEN[0].reg_wdata_reg[0][0]_3[0]                                                                                                                            |                                                                                                                                                     |                6 |             32 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IMI/CH[0].IMI_CH/RF/SR[0]                                                                                                                      |               10 |             36 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/psp_gen_interface\\.prn_counter_reg[0]_0[0] | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/R_reg[37]                                                       |               17 |             37 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_VALID_INST/E[0]                                                                                                                        |                                                                                                                                                     |               10 |             45 |
|  core_clk                      | TRCV/ACQ_IP/arr_accum_quad_nkg_inst/LATENCY_VALID_INST/dat1_reg[44][0]                                                                                                             |                                                                                                                                                     |               13 |             45 |
|  cpu_top_inst/clk_50           | FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/E[0]                                                                                                                         |                                                                                                                                                     |               10 |             46 |
|  cpu_top_inst/m_axi3[0]\\.aclk | cpu_top_inst/fifo_wr_cntr_reg[0][0]                                                                                                                                                |                                                                                                                                                     |                6 |             48 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/E[0]                                                                                                                                               | TRCV/ACQ_IP/fsm_controller_inst/rd_cntr_init_reg[0]_0                                                                                               |                8 |             48 |
|  adc\\.clk                     | TRCV/ACQ_IP/prestore_inst/conv_reg_time_inst/E[0]                                                                                                                                  |                                                                                                                                                     |               12 |             48 |
|  adc\\.clk                     | PPS_SYNC/E[0]                                                                                                                                                                      |                                                                                                                                                     |               10 |             48 |
|  cpu_top_inst/clk_50           |                                                                                                                                                                                    |                                                                                                                                                     |               14 |             50 |
|  cpu_top_inst/m_axi3[0]\\.aclk | axi3_to_inter_0_inst/p_0_in__0                                                                                                                                                     |                                                                                                                                                     |                7 |             52 |
|  core_clk                      |                                                                                                                                                                                    | TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/R_reg[37]                                                       |               18 |             56 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[PHASE][31]                 |               16 |             64 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/E[0]                                                            |                                                                                                                                                     |               14 |             64 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/RF/WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/T_reg[CODE_RATE][31][0]                                            |                                                                                                                                                     |               14 |             64 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/rd_cntr_reg_reg[0][0]                                                                                                | TRCV/ACQ_IP/fsm_controller_inst/rd_cntr_init_reg[0]_0                                                                                               |               20 |             65 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/rd_cntr_init_reg[0][0]                                                                                               | TRCV/ACQ_IP/fsm_controller_inst/rd_cntr_init_reg[0]_0                                                                                               |               16 |             65 |
|  adc\\.clk                     | TRCV/ACQ_IP/bram_controller_inst/regs_file_bram_controller_inst/WR_GEN[0].PULSING.(null)[25].(null)[1].PULSE_SYNC/ed_det_finish_stop_inst/wr_addr_reg[15]_rep__1                   | TRCV/ACQ_IP/reset_sync_fsm_reset_rf/sync2                                                                                                           |               24 |             68 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/epoch_pulse                                                                                                                                 |                                                                                                                                                     |               25 |             90 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/PL_reg[R_HI][0][0]                                                                                                                                 |                                                                                                                                                     |               24 |             93 |
|  core_clk                      | TRCV/ACQ_IP/max_args/maxR_reg[0][44]_i_1_n_1                                                                                                                                       | TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max                                                                                      |               26 |             93 |
|  core_clk                      | TRCV/ACQ_IP/max_args/maxR_reg[1][44]_i_1_n_1                                                                                                                                       | TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max                                                                                      |               25 |             93 |
|  adc\\.clk                     | TRCV/IMI/CH[0].IMI_CH/TIME_SCALE_CH/imi_symb_per_pack_cntr_reg[6][0]                                                                                                               |                                                                                                                                                     |               33 |            111 |
|  adc\\.clk                     | TRCV/CORR_GEN[0].CORR_CH/TIME_SCALE_CH/I                                                                                                                                           |                                                                                                                                                     |               36 |            126 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max                                                                                                                     | TRCV/ACQ_IP/fsm_controller_inst/rd_cntr_init_reg[0]_0                                                                                               |               33 |            142 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/code_buf_reg[255]_0[0]                                                                                               |                                                                                                                                                     |              119 |            256 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/code_reg_reg[0][0]                                                                                                   |                                                                                                                                                     |              158 |            256 |
|  adc\\.clk                     | TRCV/O259                                                                                                                                                                          |                                                                                                                                                     |               85 |            328 |
|  cpu_top_inst/m_axi3[0]\\.aclk |                                                                                                                                                                                    |                                                                                                                                                     |              181 |            451 |
|  adc\\.clk                     |                                                                                                                                                                                    |                                                                                                                                                     |              235 |            765 |
|  cpu_top_inst/m_axi3[0]\\.aclk | TRCV/VITDEC/FSM_STATE_H_MIRR                                                                                                                                                       |                                                                                                                                                     |              284 |           1024 |
|  adc\\.clk                     |                                                                                                                                                                                    | TRCV/IMI/SET_INST/sync2                                                                                                                             |              218 |           1093 |
|  core_clk                      | TRCV/ACQ_IP/freq_shift_inst/core_interface\\.we                                                                                                                                    |                                                                                                                                                     |              473 |           1530 |
|  core_clk                      | TRCV/ACQ_IP/fsm_controller_inst/core_interface\\.data_latch                                                                                                                        |                                                                                                                                                     |              436 |           1536 |
|  core_clk                      |                                                                                                                                                                                    |                                                                                                                                                     |             1102 |           2857 |
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


