<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>VTLBIDOS&lt;n&gt;_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">VTLBIDOS&lt;n&gt;_EL2, Virtual TLBI Domain Outer Shareable Registers, n = 0 - 3</h1><p>The VTLBIDOS&lt;n&gt;_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Transform the value of TLBID in TLBI OS operations executed at EL1 before the operation is broadcast.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_TLBID is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to VTLBIDOS&lt;n&gt;_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>The number of implemented registers, and the number of TD fields depends on the values of <a href="AArch64-tlbididr_el1.html">TLBIDIDR_EL1</a>.{NOS, NVOS} as follows:</p>

      
        <table class="valuetable"><thead><tr><th>NOS</th><th>NVOS</th><th>Outcome</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>None of VTLBIDOS&lt;n&gt;_EL2 are implemented.</td></tr><tr><td>0</td><td>&gt; 0</td><td>Prohibited.</td></tr><tr><td>&gt; 0</td><td>0</td><td>1 TD&lt;m&gt; field, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&lt;= 8</td><td>1</td><td>2 TD&lt;m&gt; fields, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&lt;= 8</td><td>2</td><td>4 TD&lt;m&gt; fields, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&lt;= 8</td><td>3</td><td>8 TD&lt;m&gt; fields, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&lt;= 8</td><td>4</td><td>16 TD&lt;m&gt; fields, across 2 VTLBIDOS&lt;n&gt;_EL2 registers.</td></tr><tr><td>&lt;= 8</td><td>5</td><td>32 TD&lt;m&gt; fields, across 4 VTLBIDOS&lt;n&gt;_EL2 registers.</td></tr><tr><td>&gt; 8</td><td>1</td><td>2 TD&lt;m&gt; fields, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&gt; 8</td><td>2</td><td>4 TD&lt;m&gt; fields, in 1 VTLBIDOS&lt;n&gt;_EL2 register.</td></tr><tr><td>&gt; 8</td><td>3</td><td>8 TD&lt;m&gt; fields, across 2 VTLBIDOS&lt;n&gt;_EL2 registers.</td></tr><tr><td>&gt; 8</td><td>4</td><td>16 TD&lt;m&gt; fields, across 4 VTLBIDOS&lt;n&gt;_EL2 registers.</td></tr></tbody></table>

      
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
      <h2>Attributes</h2>
        <p>VTLBIDOS&lt;n&gt;_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><h3>When UInt(TLBIDIDR_EL1.NOS) &lt;= 8:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD7</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD6</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD5</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD4</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD3</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD2</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD1</a></td><td class="lr" colspan="8"><a href="#fieldset_0-63_0">TD0</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">TD&lt;m&gt;, bits [8m+7:8m], for m = 7 to 0</h4><div class="field"><p>Virtual to physical TLBID transformation for Outer shareable TLBIs when <a href="AArch64-tlbididr_el1.html">TLBIDIDR_EL1</a>.NOS &lt;= 8.</p>
<p>This 8-bit field indicates which physical TLBI Domain corresponds to the EL1 view of one virtual TLBI Domain for <span class="instruction">TLBI OS</span> instructions.</p>
<p>For VTLBIDOS&lt;n&gt;_EL2.TD&lt;m&gt; this field describes the physical TLBI Domain that corresponds to the EL1 view of domain t, where n is t / 8 and m is t mod 8.</p>
      <p>Bits of this field above the size shown in <a href="AArch64-tlbididr_el1.html">TLBIDIDR_EL1</a>.NOS are <span class="arm-defined-word">RES0</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h3>When UInt(TLBIDIDR_EL1.NOS) &gt;= 9:</h3><table class="regdiagram" id="fieldset_1"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_1-63_0">TD3</a></td><td class="lr" colspan="16"><a href="#fieldset_1-63_0">TD2</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_1-63_0">TD1</a></td><td class="lr" colspan="16"><a href="#fieldset_1-63_0">TD0</a></td></tr></tbody></table><h4 id="fieldset_1-63_0">TD&lt;m&gt;, bits [16m+15:16m], for m = 3 to 0</h4><div class="field"><p>Virtual to physical TLBID transformation for Outer shareable TLBIs when <a href="AArch64-tlbididr_el1.html">TLBIDIDR_EL1</a>.NOS &gt; 8.</p>
<p>This 16-bit field indicates which physical TLBI Domain corresponds to the EL1 view of one virtual TLBI Domain for <span class="instruction">TLBI OS</span> instructions.</p>
<p>For VTLBIDOS&lt;n&gt;_EL2.TD&lt;m&gt; this field describes the physical TLBI Domain that corresponds to the EL1 view of domain t, where n is t / 4 and m is t mod 4.</p>
      <p>Bits of this field above the size shown in <a href="AArch64-tlbididr_el1.html">TLBIDIDR_EL1</a>.NOS are <span class="arm-defined-word">RES0</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing VTLBIDOS&lt;n&gt;_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, VTLBIDOS&lt;n&gt;_EL2
      ; Where n = 0-3</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b1001</td><td>0b0:n[1:0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[1:0]);

if !(IsFeatureImplemented(FEAT_TLBID) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif n &gt;= NUM_VTLBID_REGS then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        X{64}(t) = NVMem(0x540 + (8 * n));
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = VTLBIDOS_EL2(n);
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = VTLBIDOS_EL2(n);
end;
                </p><div><h4 class="assembler">MSR VTLBIDOS&lt;n&gt;_EL2, &lt;Xt&gt;
      ; Where n = 0-3</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0010</td><td>0b1001</td><td>0b0:n[1:0]</td></tr></table><p class="pseudocode">
let n:integer = UInt(op2[1:0]);

if !(IsFeatureImplemented(FEAT_TLBID) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif n &gt;= NUM_VTLBID_REGS then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        NVMem(0x540 + (8 * n)) = X{64}(t);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        VTLBIDOS_EL2(n) = X{64}(t);
    end;
elsif PSTATE.EL == EL3 then
    VTLBIDOS_EL2(n) = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
