{
    "block_comment": "This block of code performs synchronous reset operation for an FPGA (Field Programmable Gate Array). It sequentially resets the elements of the 'altera_reset_synchronizer_int_chain' at each positive edge of the input clock 'clk' unless 'reset_in' signal is high. In the event of 'reset_in' signal being high, it sets all elements of the 'altera_reset_synchronizer_int_chain' and 'altera_reset_synchronizer_int_chain_out' to 1. When 'reset_in' is low, the block shifts existing elements in 'altera_reset_synchronizer_int_chain' left by one position, inserts '0' at end of the chain and sets 'altera_reset_synchronizer_int_chain_out' to first bit of the chain."
}