// Seed: 1749060962
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    input wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input tri id_13,
    input wire id_14,
    output tri id_15,
    output tri0 id_16,
    output tri id_17
    , id_25,
    input tri0 id_18,
    input tri id_19,
    output supply0 id_20,
    input wor id_21,
    input wor id_22,
    output supply1 id_23
);
  assign id_4 = 1 + -1;
  assign module_1.id_15 = 0;
  wire  id_26;
  logic id_27;
  ;
  wire id_28;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    output supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wand id_17,
    output tri0 id_18,
    output supply1 id_19,
    output supply1 id_20
);
  wire [1 'd0 : -1 'b0] id_22;
  wire id_23;
  wire [1 : -1] id_24;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_13,
      id_13,
      id_12,
      id_16,
      id_18,
      id_15,
      id_12,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_1,
      id_18,
      id_18,
      id_4,
      id_5,
      id_5,
      id_19,
      id_3,
      id_15,
      id_2
  );
  wire id_25;
endmodule
