<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v</a>
defines: 
time_elapsed: 1.476s
ram usage: 37372 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfsaakqze/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v:11</a>: No timescale set for &#34;u_dff&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v:25</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v:25</a>: Compile module &#34;work@top&#34;.

[INF:CP0305] <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v:11</a>: Compile udp &#34;work@u_dff&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v:25</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpfsaakqze/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfsaakqze/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfsaakqze/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v</a>, line:25, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:38
       |vpiFullName:work@top
       |vpiStmt:
       \_delay_control: , line:39
         |#1
         |vpiStmt:
         \_assignment: , line:42
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (rclk), line:42
             |vpiName:rclk
             |vpiFullName:work@top.rclk
           |vpiRhs:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_assignment: , line:47
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (dclk), line:47
           |vpiName:dclk
           |vpiFullName:work@top.dclk
         |vpiRhs:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_event_control: , line:48
         |vpiCondition:
         \_ref_obj: (dclk), line:48
           |vpiName:dclk
           |vpiFullName:work@top.dclk
         |vpiStmt:
         \_if_stmt: , line:50
           |vpiCondition:
           \_operation: , line:50
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (q4), line:50
               |vpiName:q4
               |vpiFullName:work@top.q4
             |vpiOperand:
             \_constant: , line:50
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiStmt:
           \_begin: , line:50
             |vpiFullName:work@top
             |vpiStmt:
             \_sys_func_call: ($display), line:51
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:51
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -- q4 did not propagate in time (q4=%b)&#34;
                 |vpiSize:48
                 |STRING:&#34;FAILED -- q4 did not propagate in time (q4=%b)&#34;
               |vpiArgument:
               \_ref_obj: (q4), line:51
                 |vpiName:q4
             |vpiStmt:
             \_sys_func_call: ($finish), line:52
               |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:55
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:55
           |vpiConstType:6
           |vpiDecompile:&#34;q4=%b&#34;
           |vpiSize:7
           |STRING:&#34;q4=%b&#34;
         |vpiArgument:
         \_ref_obj: (q4), line:55
           |vpiName:q4
       |vpiStmt:
       \_sys_func_call: ($display), line:56
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:56
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiContAssign:
   \_cont_assign: , line:28
     |vpiRhs:
     \_ref_obj: (rclk), line:28
       |vpiName:rclk
       |vpiFullName:work@top.rclk
     |vpiLhs:
     \_ref_obj: (clk), line:28
       |vpiName:clk
       |vpiFullName:work@top.clk
   |vpiNet:
   \_logic_net: (rclk), line:27
     |vpiName:rclk
     |vpiFullName:work@top.rclk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dclk), line:27
     |vpiName:dclk
     |vpiFullName:work@top.dclk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:28
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q0), line:29
     |vpiName:q0
     |vpiFullName:work@top.q0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q1), line:29
     |vpiName:q1
     |vpiFullName:work@top.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q2), line:29
     |vpiName:q2
     |vpiFullName:work@top.q2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q3), line:29
     |vpiName:q3
     |vpiFullName:work@top.q3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q4), line:29
     |vpiName:q4
     |vpiFullName:work@top.q4
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/udp_sched.v.html" target="file-frame">third_party/tests/ivtest/ivltests/udp_sched.v</a>, line:25
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (rclk), line:27, parent:work@top
     |vpiName:rclk
     |vpiFullName:work@top.rclk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dclk), line:27, parent:work@top
     |vpiName:dclk
     |vpiFullName:work@top.dclk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:28, parent:work@top
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q0), line:29, parent:work@top
     |vpiName:q0
     |vpiFullName:work@top.q0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q1), line:29, parent:work@top
     |vpiName:q1
     |vpiFullName:work@top.q1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q2), line:29, parent:work@top
     |vpiName:q2
     |vpiFullName:work@top.q2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q3), line:29, parent:work@top
     |vpiName:q3
     |vpiFullName:work@top.q3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (q4), line:29, parent:work@top
     |vpiName:q4
     |vpiFullName:work@top.q4
     |vpiNetType:1
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \rclk of type 36
Object: \dclk of type 36
Object: \clk of type 36
Object: \q0 of type 36
Object: \q1 of type 36
Object: \q2 of type 36
Object: \q3 of type 36
Object: \q4 of type 36
Object: \work_top of type 32
Object:  of type 8
Object: \clk of type 608
Object: \rclk of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>