$date
	Tue Oct 21 10:37:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mealy_machine_001_tb $end
$var wire 1 ! det $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ reset $end
$scope module mealy_machine_001_1 $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ reset $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var reg 1 ! det $end
$var reg 2 ( nxt_state [1:0] $end
$var reg 2 ) pr_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
b0 (
1$
0#
0"
0!
$end
#5
b1 (
b0 )
1"
#10
0"
0$
#15
b10 (
b1 )
1"
#20
0"
#25
b10 )
1"
#30
0"
#35
1"
#40
1!
b0 (
0"
1#
#45
0!
b0 )
1"
#50
b1 (
0"
0#
#55
b10 (
b1 )
1"
#60
0"
#65
b10 )
1"
#70
1!
b0 (
0"
1#
#75
0!
b0 )
1"
#80
0"
#85
1"
#90
0"
