module dec1_32(we, enable, WReg);

	output logic [31:0] we;
	input logic enable;
	input logic [4:0]WReg;
	logic [3:0] out;
	
	dec1_4(out[0:3], enable, WReg[0:1]);
	dec1_8(we[0:7], out[0], WReg[2:4]);
	dec1_8(we[8:15], out[1], WReg[2:4]);
	dec1_8(we[16:23], out[2], WReg[2:4]);
	dec1_8(we[24:31], out[3], WReg[2:4]);
	
endmodule
