{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 13:30:13 2011 " "Info: Processing started: Mon Jan 24 13:30:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram0_ctrl -c sdram0_ctrl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram0_ctrl -c sdram0_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram0_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram0_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram0_ctrl-VERHALTEN " "Info: Found design unit 1: sdram0_ctrl-VERHALTEN" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram0_ctrl " "Info: Found entity 1: sdram0_ctrl" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/pll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram0_ctrl " "Info: Elaborating entity \"sdram0_ctrl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATAOUT sdram0_ctrl.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at sdram0_ctrl.vhd(40): used implicit default value for signal \"DATAOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sig_one_auto_ref_complete sdram0_ctrl.vhd(138) " "Warning (10873): Using initial value X (don't care) for net \"sig_one_auto_ref_complete\" at sdram0_ctrl.vhd(138)" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 138 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:pll\"" {  } { { "sdram0_ctrl.vhd" "pll" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/pll1.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/pll1.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/pll1.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Warning: Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Warning: Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Warning: Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Warning: Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Warning: Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Warning: Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Warning: Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Warning: Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Warning: Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Warning: Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Warning: Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Warning: Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Warning: Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Warning: Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Warning: Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Warning: Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Warning: Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Warning: Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Warning: Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Warning: Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Warning: Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Warning: Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Warning: Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Warning: Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Warning: Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Warning: Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Warning: Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Warning: Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Warning: Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Warning: Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Warning: Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Warning: Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[0\] GND " "Warning (13410): Pin \"DATAOUT\[0\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[1\] GND " "Warning (13410): Pin \"DATAOUT\[1\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[2\] GND " "Warning (13410): Pin \"DATAOUT\[2\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[3\] GND " "Warning (13410): Pin \"DATAOUT\[3\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[4\] GND " "Warning (13410): Pin \"DATAOUT\[4\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[5\] GND " "Warning (13410): Pin \"DATAOUT\[5\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[6\] GND " "Warning (13410): Pin \"DATAOUT\[6\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[7\] GND " "Warning (13410): Pin \"DATAOUT\[7\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[8\] GND " "Warning (13410): Pin \"DATAOUT\[8\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[9\] GND " "Warning (13410): Pin \"DATAOUT\[9\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[10\] GND " "Warning (13410): Pin \"DATAOUT\[10\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[11\] GND " "Warning (13410): Pin \"DATAOUT\[11\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[12\] GND " "Warning (13410): Pin \"DATAOUT\[12\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[13\] GND " "Warning (13410): Pin \"DATAOUT\[13\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[14\] GND " "Warning (13410): Pin \"DATAOUT\[14\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[15\] GND " "Warning (13410): Pin \"DATAOUT\[15\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[16\] GND " "Warning (13410): Pin \"DATAOUT\[16\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[17\] GND " "Warning (13410): Pin \"DATAOUT\[17\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[18\] GND " "Warning (13410): Pin \"DATAOUT\[18\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[19\] GND " "Warning (13410): Pin \"DATAOUT\[19\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[20\] GND " "Warning (13410): Pin \"DATAOUT\[20\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[21\] GND " "Warning (13410): Pin \"DATAOUT\[21\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[22\] GND " "Warning (13410): Pin \"DATAOUT\[22\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[23\] GND " "Warning (13410): Pin \"DATAOUT\[23\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[24\] GND " "Warning (13410): Pin \"DATAOUT\[24\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[25\] GND " "Warning (13410): Pin \"DATAOUT\[25\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[26\] GND " "Warning (13410): Pin \"DATAOUT\[26\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[27\] GND " "Warning (13410): Pin \"DATAOUT\[27\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[28\] GND " "Warning (13410): Pin \"DATAOUT\[28\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[29\] GND " "Warning (13410): Pin \"DATAOUT\[29\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[30\] GND " "Warning (13410): Pin \"DATAOUT\[30\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATAOUT\[31\] GND " "Warning (13410): Pin \"DATAOUT\[31\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[0\] GND " "Warning (13410): Pin \"oDRAM0_A\[0\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[1\] GND " "Warning (13410): Pin \"oDRAM0_A\[1\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[2\] GND " "Warning (13410): Pin \"oDRAM0_A\[2\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[3\] GND " "Warning (13410): Pin \"oDRAM0_A\[3\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[4\] GND " "Warning (13410): Pin \"oDRAM0_A\[4\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[6\] GND " "Warning (13410): Pin \"oDRAM0_A\[6\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[7\] GND " "Warning (13410): Pin \"oDRAM0_A\[7\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[8\] GND " "Warning (13410): Pin \"oDRAM0_A\[8\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[9\] GND " "Warning (13410): Pin \"oDRAM0_A\[9\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[11\] GND " "Warning (13410): Pin \"oDRAM0_A\[11\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[12\] GND " "Warning (13410): Pin \"oDRAM0_A\[12\]\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CS_N GND " "Warning (13410): Pin \"oDRAM0_CS_N\" is stuck at GND" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sig_aktZustand.AUTO_REFRESH " "Info: Register \"sig_aktZustand.AUTO_REFRESH\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll1:pll\|altpll:altpll_component\|pll " "Info: Adding node \"pll1:pll\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Warning: Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "Warning (15610): No output dependent on input pin \"ADDR\[0\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "Warning (15610): No output dependent on input pin \"ADDR\[1\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[2\] " "Warning (15610): No output dependent on input pin \"ADDR\[2\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[3\] " "Warning (15610): No output dependent on input pin \"ADDR\[3\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[4\] " "Warning (15610): No output dependent on input pin \"ADDR\[4\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "Warning (15610): No output dependent on input pin \"ADDR\[5\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "Warning (15610): No output dependent on input pin \"ADDR\[6\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "Warning (15610): No output dependent on input pin \"ADDR\[7\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[8\] " "Warning (15610): No output dependent on input pin \"ADDR\[8\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[9\] " "Warning (15610): No output dependent on input pin \"ADDR\[9\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[10\] " "Warning (15610): No output dependent on input pin \"ADDR\[10\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[11\] " "Warning (15610): No output dependent on input pin \"ADDR\[11\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[12\] " "Warning (15610): No output dependent on input pin \"ADDR\[12\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[13\] " "Warning (15610): No output dependent on input pin \"ADDR\[13\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[14\] " "Warning (15610): No output dependent on input pin \"ADDR\[14\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[15\] " "Warning (15610): No output dependent on input pin \"ADDR\[15\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[16\] " "Warning (15610): No output dependent on input pin \"ADDR\[16\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[17\] " "Warning (15610): No output dependent on input pin \"ADDR\[17\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[18\] " "Warning (15610): No output dependent on input pin \"ADDR\[18\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[19\] " "Warning (15610): No output dependent on input pin \"ADDR\[19\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[20\] " "Warning (15610): No output dependent on input pin \"ADDR\[20\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[21\] " "Warning (15610): No output dependent on input pin \"ADDR\[21\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[22\] " "Warning (15610): No output dependent on input pin \"ADDR\[22\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[23\] " "Warning (15610): No output dependent on input pin \"ADDR\[23\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[0\] " "Warning (15610): No output dependent on input pin \"DATAIN\[0\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[1\] " "Warning (15610): No output dependent on input pin \"DATAIN\[1\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[2\] " "Warning (15610): No output dependent on input pin \"DATAIN\[2\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[3\] " "Warning (15610): No output dependent on input pin \"DATAIN\[3\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[4\] " "Warning (15610): No output dependent on input pin \"DATAIN\[4\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[5\] " "Warning (15610): No output dependent on input pin \"DATAIN\[5\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[6\] " "Warning (15610): No output dependent on input pin \"DATAIN\[6\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[7\] " "Warning (15610): No output dependent on input pin \"DATAIN\[7\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[8\] " "Warning (15610): No output dependent on input pin \"DATAIN\[8\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[9\] " "Warning (15610): No output dependent on input pin \"DATAIN\[9\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[10\] " "Warning (15610): No output dependent on input pin \"DATAIN\[10\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[11\] " "Warning (15610): No output dependent on input pin \"DATAIN\[11\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[12\] " "Warning (15610): No output dependent on input pin \"DATAIN\[12\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[13\] " "Warning (15610): No output dependent on input pin \"DATAIN\[13\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[14\] " "Warning (15610): No output dependent on input pin \"DATAIN\[14\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[15\] " "Warning (15610): No output dependent on input pin \"DATAIN\[15\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[16\] " "Warning (15610): No output dependent on input pin \"DATAIN\[16\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[17\] " "Warning (15610): No output dependent on input pin \"DATAIN\[17\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[18\] " "Warning (15610): No output dependent on input pin \"DATAIN\[18\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[19\] " "Warning (15610): No output dependent on input pin \"DATAIN\[19\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[20\] " "Warning (15610): No output dependent on input pin \"DATAIN\[20\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[21\] " "Warning (15610): No output dependent on input pin \"DATAIN\[21\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[22\] " "Warning (15610): No output dependent on input pin \"DATAIN\[22\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[23\] " "Warning (15610): No output dependent on input pin \"DATAIN\[23\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[24\] " "Warning (15610): No output dependent on input pin \"DATAIN\[24\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[25\] " "Warning (15610): No output dependent on input pin \"DATAIN\[25\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[26\] " "Warning (15610): No output dependent on input pin \"DATAIN\[26\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[27\] " "Warning (15610): No output dependent on input pin \"DATAIN\[27\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[28\] " "Warning (15610): No output dependent on input pin \"DATAIN\[28\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[29\] " "Warning (15610): No output dependent on input pin \"DATAIN\[29\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[30\] " "Warning (15610): No output dependent on input pin \"DATAIN\[30\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAIN\[31\] " "Warning (15610): No output dependent on input pin \"DATAIN\[31\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DM\[0\] " "Warning (15610): No output dependent on input pin \"DM\[0\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DM\[1\] " "Warning (15610): No output dependent on input pin \"DM\[1\]\"" {  } { { "sdram0_ctrl.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Branch/SDRAM0_NEU/sdram0_ctrl.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Info: Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Info: Implemented 62 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Info: Implemented 107 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 13:30:23 2011 " "Info: Processing ended: Mon Jan 24 13:30:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
