INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/mux4_1/mux4_1.srcs/sources_1/new/full4_adder_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full4_adder_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/mux4_1/mux4_1.srcs/sources_1/new/full_adder3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder3
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Software/Xilinx/Vivado_Project/mux4_1/mux4_1.srcs/sim_1/new/tb_full4_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full4_adder
