Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 19 21:00:19 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               32          
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.888     -111.301                     42                 4782        0.008        0.000                      0                 4768        1.845        0.000                       0                  2441  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                             -3.888     -111.301                     42                 1191        0.034        0.000                      0                 1177        3.500        0.000                       0                   805  
clk_fpga_0                                           1.218        0.000                      0                 3591        0.008        0.000                      0                 3591        3.020        0.000                       0                  1628  
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -3.118      -85.204                     32                  126        0.279        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           42  Failing Endpoints,  Worst Slack       -3.888ns,  Total Violation     -111.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.888ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 8.582ns (73.505%)  route 3.093ns (26.495%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.252 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.252    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.586 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    16.586    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.586    
  -------------------------------------------------------------------
                         slack                                 -3.888    

Slack (VIOLATED) :        -3.867ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.654ns  (logic 8.561ns (73.457%)  route 3.093ns (26.543%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.252 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.252    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.565 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    16.565    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.565    
  -------------------------------------------------------------------
                         slack                                 -3.867    

Slack (VIOLATED) :        -3.793ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 8.487ns (73.287%)  route 3.093ns (26.713%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.252 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.252    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.491 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    16.491    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.491    
  -------------------------------------------------------------------
                         slack                                 -3.793    

Slack (VIOLATED) :        -3.777ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 8.471ns (73.250%)  route 3.093ns (26.750%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.252 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.252    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.475 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    16.475    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.475    
  -------------------------------------------------------------------
                         slack                                 -3.777    

Slack (VIOLATED) :        -3.774ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 8.468ns (73.243%)  route 3.093ns (26.757%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.472 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    16.472    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.472    
  -------------------------------------------------------------------
                         slack                                 -3.774    

Slack (VIOLATED) :        -3.753ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.540ns  (logic 8.447ns (73.195%)  route 3.093ns (26.805%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.451 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    16.451    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                 -3.753    

Slack (VIOLATED) :        -3.679ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 8.373ns (73.022%)  route 3.093ns (26.978%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.377 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000    16.377    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 -3.679    

Slack (VIOLATED) :        -3.663ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.450ns  (logic 8.357ns (72.984%)  route 3.093ns (27.016%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.138    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.361 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000    16.361    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.698    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                 -3.663    

Slack (VIOLATED) :        -3.661ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.447ns  (logic 8.354ns (72.977%)  route 3.093ns (27.023%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.358 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000    16.358    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C
                         clock pessimism              0.263    12.671    
                         clock uncertainty           -0.035    12.635    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.062    12.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                 -3.661    

Slack (VIOLATED) :        -3.640ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.426ns  (logic 8.333ns (72.927%)  route 3.093ns (27.073%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y8           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.637 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4/P[3]
                         net (fo=1, routed)           1.492    12.128    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__4_n_102
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124    12.252 r  system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.252    system_i/Custom_System_0/inst/Loop_Controller/i__carry__4_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.802 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.802    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.115 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.955    14.070    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_inferred__0/i__carry__5_n_4
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.331    14.401 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.645    15.046    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332    15.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    15.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.910 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.910    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.024    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.337 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000    16.337    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C
                         clock pessimism              0.263    12.671    
                         clock uncertainty           -0.035    12.635    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.062    12.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -16.337    
  -------------------------------------------------------------------
                         slack                                 -3.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.138%)  route 0.199ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/Q
                         net (fo=1, routed)           0.199     1.983    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[8]
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.063     1.949    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[6]/Q
                         net (fo=1, routed)           0.196     1.980    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[6]
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[6]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.059     1.945    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.651%)  route 0.233ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X31Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[10]/Q
                         net (fo=1, routed)           0.233     1.994    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[10]
    SLICE_X31Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X31Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[10]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070     1.956    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/OffsetPhase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.782%)  route 0.253ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.558     1.613    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X17Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/phase_reg[31]/Q
                         net (fo=2, routed)           0.253     2.007    system_i/Custom_System_0/inst/ADC_Debug_NCO/phase_reg[31]
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/OffsetPhase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.824     1.970    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/OffsetPhase_reg[31]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.075     1.950    system_i/Custom_System_0/inst/ADC_Debug_NCO/OffsetPhase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.721%)  route 0.188ns (45.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.559     1.614    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X18Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.128     1.742 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/Q
                         net (fo=12, routed)          0.188     1.930    system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr[7]
    SLICE_X22Y36         LUT6 (Prop_lut6_I2_O)        0.099     2.029 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.029    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[7]_i_1_n_0
    SLICE_X22Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X22Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.092     1.966    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.671%)  route 0.188ns (45.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.559     1.614    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X18Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.128     1.742 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/Q
                         net (fo=12, routed)          0.188     1.930    system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr[7]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.099     2.029 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[1]_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X23Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.092     1.966    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.259%)  route 0.233ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[9]/Q
                         net (fo=1, routed)           0.233     2.017    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[9]
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[9]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.063     1.949    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.259%)  route 0.233ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[7]/Q
                         net (fo=1, routed)           0.233     2.017    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[7]
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X30Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[7]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.052     1.938    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.997%)  route 0.279ns (63.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[2]/Q
                         net (fo=1, routed)           0.279     2.062    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[2]
    SLICE_X32Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.828     1.974    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[2]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.059     1.943    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.584%)  route 0.284ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[4]/Q
                         net (fo=1, routed)           0.284     2.067    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[4]
    SLICE_X32Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.828     1.974    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[4]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.063     1.947    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y14    system_i/Custom_System_0/inst/Phase_Mixer/Dout/CLK
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 2.453ns (37.477%)  route 4.092ns (62.523%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.886     9.247    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.332     9.579 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.579    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.118    10.798    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.420ns (39.104%)  route 3.769ns (60.896%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.353 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.562     8.916    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.307     9.223 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.077    10.757    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.338ns (36.863%)  route 4.004ns (63.137%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.257 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.798     9.055    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.321     9.376 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.376    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.075    10.962    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.331ns (37.688%)  route 3.854ns (62.312%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.236 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.648     8.884    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.335     9.219 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.219    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.508    10.700    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.075    10.881    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.375ns (26.749%)  route 3.765ns (73.251%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.673     2.981    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y33         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.478     3.459 f  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.919     4.378    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.295     4.673 r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.808     5.481    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.153     5.634 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.702     6.336    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.331     6.667 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.603     7.270    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.118     7.388 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.733     8.121    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085     9.802    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.344ns (23.247%)  route 4.437ns (76.753%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.723     3.031    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419     3.450 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          1.137     4.587    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[2]
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.297     4.884 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.680     5.564    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I2_O)        0.124     5.688 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.680     6.368    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.150     6.518 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.387     7.905    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X10Y46         LUT4 (Prop_lut4_I0_O)        0.354     8.259 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.554     8.812    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X10Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.269    10.536    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.310ns (38.024%)  route 3.765ns (61.976%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.244 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.559     8.803    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.306     9.109 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.109    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.508    10.700    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.031    10.837    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.195ns (36.683%)  route 3.789ns (63.317%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.140 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.583     8.723    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.295     9.018 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.018    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.508    10.700    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029    10.835    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.338ns (38.677%)  route 3.707ns (61.323%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.277 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.501     8.778    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.301     9.079 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.079    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.029    10.916    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.215ns (36.979%)  route 3.775ns (63.021%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.726     3.034    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.490 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.679     4.169    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.897     5.190    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.314 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.593     5.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.118     6.025 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.037     7.062    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.326     7.388 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.388    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.569     8.729    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.295     9.024 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.024    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.508    10.700    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.075    10.881    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.348%)  route 0.208ns (59.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.208     1.274    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.854     1.224    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.071     1.266    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.346%)  route 0.217ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.897    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X21Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.217     1.255    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X22Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.819     1.189    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.072     1.227    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.015%)  route 0.200ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.547     0.888    system_i/GPIO_Interface/GPIO_Kd/U0/s_axi_aclk
    SLICE_X24Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.200     1.252    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.814     1.184    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.063     1.213    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.133%)  route 0.208ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.548     0.889    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.208     1.260    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[17]
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.813     1.183    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y26         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.066     1.215    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.897%)  route 0.210ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.897    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X20Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.210     1.270    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[31]
    SLICE_X23Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.822     1.192    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.066     1.224    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.438%)  route 0.214ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.897    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X20Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.214     1.274    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[27]
    SLICE_X22Y33         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.821     1.191    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y33         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.070     1.227    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.790%)  route 0.219ns (57.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/s_axi_aclk
    SLICE_X16Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.219     1.280    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[24]
    SLICE_X22Y30         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.818     1.188    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.066     1.220    system_i/GPIO_Interface/GPIO_Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.298%)  route 0.270ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.555     0.896    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X21Y33         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.270     1.307    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X22Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.819     1.189    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.066     1.221    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.723%)  route 0.221ns (63.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.221     1.273    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y29    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y29    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X1Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y30    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           32  Failing Endpoints,  Worst Slack       -3.118ns,  Total Violation      -85.204ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.118ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.494ns  (logic 9.342ns (74.772%)  route 3.152ns (25.228%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.129    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.463 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    15.463    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                 -3.118    

Slack (VIOLATED) :        -3.097ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 9.321ns (74.729%)  route 3.152ns (25.271%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.129    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.442 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    15.442    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                 -3.097    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 9.247ns (74.579%)  route 3.152ns (25.421%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.129    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.368 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    15.368    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -3.007ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.383ns  (logic 9.231ns (74.546%)  route 3.152ns (25.454%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.129    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.352 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    15.352    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.352    
  -------------------------------------------------------------------
                         slack                                 -3.007    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 9.228ns (74.540%)  route 3.152ns (25.460%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.349 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    15.349    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 9.207ns (74.496%)  route 3.152ns (25.504%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.328 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    15.328    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 9.133ns (74.343%)  route 3.152ns (25.657%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000    15.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 9.117ns (74.309%)  route 3.152ns (25.691%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.015 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.238 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000    15.238    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.238    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 9.114ns (74.303%)  route 3.152ns (25.697%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.235 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000    15.235    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.062    12.344    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 9.093ns (74.259%)  route 3.152ns (25.741%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.411     3.836    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[16]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.872 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.874    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120    10.511    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.635 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.635    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.413    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.652 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921    12.573    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331    12.904 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690    13.594    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327    13.921 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    13.921    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.436 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.436    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.550 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    14.559    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.673 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.673    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.787 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.787    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.901 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.901    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.214 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000    15.214    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.062    12.344    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -2.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.553ns (34.998%)  route 1.027ns (65.002%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.379     1.413    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.462 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           0.449     1.911    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[4]_hold_fix_1_alias
    SLICE_X18Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.191     2.102 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__0/O[1]
                         net (fo=1, routed)           0.199     2.302    system_i/Custom_System_0/inst/PLL_NCO/in__0[5]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.107     2.409 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.409    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.474 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.474    system_i/Custom_System_0/inst/PLL_NCO/phase0[5]
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[5]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.549ns (34.574%)  route 1.039ns (65.426%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.379     1.413    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.462 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           0.462     1.924    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[4]_hold_fix_1_alias
    SLICE_X18Y28         LUT2 (Prop_lut2_I0_O)        0.112     2.036 r  system_i/Custom_System_0/inst/Loop_Controller/phase0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.036    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_4_0[0]
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.106 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__0/O[0]
                         net (fo=1, routed)           0.199     2.304    system_i/Custom_System_0/inst/PLL_NCO/in__0[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.107     2.411 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.411    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_4_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.481 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.481    system_i/Custom_System_0/inst/PLL_NCO/phase0[4]
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 1.120ns (70.155%)  route 0.476ns (29.845%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT4=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.558     0.899    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.199     1.239    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      0.609     1.848 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__5/P[14]
                         net (fo=2, routed)           0.277     2.125    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__5_n_91
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     2.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.285 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.285    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.324 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.324    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.363 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.402 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.441 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.441    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.495 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[0]
                         net (fo=1, routed)           0.000     2.495    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_7
    SLICE_X13Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.588ns (36.540%)  route 1.021ns (63.460%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.379     1.413    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.049     1.462 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           0.449     1.911    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[4]_hold_fix_1_alias
    SLICE_X18Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.224     2.135 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__0/O[2]
                         net (fo=1, routed)           0.194     2.329    system_i/Custom_System_0/inst/PLL_NCO/in__0[6]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.108     2.437 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.437    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0_i_2_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.503 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.503    system_i/Custom_System_0/inst/PLL_NCO/phase0[6]
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y28         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[6]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.131ns (70.359%)  route 0.476ns (29.641%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT4=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.558     0.899    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.199     1.239    system_i/Custom_System_0/inst/Loop_Controller/Control_Kp[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      0.609     1.848 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__5/P[14]
                         net (fo=2, routed)           0.277     2.125    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__5_n_91
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     2.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.285 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.285    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.324 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.324    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.363 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.402 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.441 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.441    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.506 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[2]
                         net (fo=1, routed)           0.000     2.506    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_5
    SLICE_X13Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.589ns (36.439%)  route 1.027ns (63.561%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y28         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.429     1.464    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[11]
    SLICE_X19Y16         LUT1 (Prop_lut1_I0_O)        0.042     1.506 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[11]_hold_fix/O
                         net (fo=2, routed)           0.400     1.905    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[11]_hold_fix_1_alias
    SLICE_X18Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.175     2.080 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.080    system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.134 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2/O[0]
                         net (fo=1, routed)           0.199     2.333    system_i/Custom_System_0/inst/PLL_NCO/in__0[12]
    SLICE_X19Y30         LUT2 (Prop_lut2_I1_O)        0.107     2.440 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_4/O
                         net (fo=1, routed)           0.000     2.440    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_4_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.510 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.510    system_i/Custom_System_0/inst/PLL_NCO/phase0[12]
    SLICE_X19Y30         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.821     1.967    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y30         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.105     2.197    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.649ns (39.853%)  route 0.979ns (60.147%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.559     0.900    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.458     1.522    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.044     1.566 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.403     1.969    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[27]_hold_fix_1_alias
    SLICE_X18Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.178     2.147 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.147    system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__5_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.238 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__6/O[1]
                         net (fo=1, routed)           0.118     2.356    system_i/Custom_System_0/inst/PLL_NCO/in__0[29]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.107     2.463 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_3/O
                         net (fo=1, routed)           0.000     2.463    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_3_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.528 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.528    system_i/Custom_System_0/inst/PLL_NCO/phase0[29]
    SLICE_X19Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.825     1.971    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[29]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.105     2.201    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.556ns (34.138%)  route 1.073ns (65.862%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=2)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.559     0.900    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.457     1.521    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.044     1.565 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.398     1.962    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.112     2.074 r  system_i/Custom_System_0/inst/Loop_Controller/phase0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     2.074    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_4_0[3]
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.137 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__3/O[3]
                         net (fo=1, routed)           0.218     2.355    system_i/Custom_System_0/inst/PLL_NCO/in__0[19]
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.110     2.465 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_1/O
                         net (fo=1, routed)           0.000     2.465    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.528 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.528    system_i/Custom_System_0/inst/PLL_NCO/phase0[19]
    SLICE_X19Y31         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.822     1.968    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y31         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[19]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.105     2.198    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.545ns (33.385%)  route 1.087ns (66.615%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.555     0.896    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y30         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.429     1.466    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[12]
    SLICE_X29Y30         LUT1 (Prop_lut1_I0_O)        0.046     1.512 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[12]_hold_fix/O
                         net (fo=2, routed)           0.459     1.971    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[12]_hold_fix_1_alias
    SLICE_X18Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.186     2.157 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2/O[1]
                         net (fo=1, routed)           0.199     2.356    system_i/Custom_System_0/inst/PLL_NCO/in__0[13]
    SLICE_X19Y30         LUT2 (Prop_lut2_I1_O)        0.107     2.463 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.463    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_3_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.528 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.528    system_i/Custom_System_0/inst/PLL_NCO/phase0[13]
    SLICE_X19Y30         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.821     1.967    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y30         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.105     2.197    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.555ns (33.840%)  route 1.085ns (66.160%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.556     0.897    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.507     1.568    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.612 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=2, routed)           0.384     1.996    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.107     2.103 r  system_i/Custom_System_0/inst/Loop_Controller/phase0_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.103    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_4_0[2]
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.169 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__6/O[2]
                         net (fo=1, routed)           0.194     2.363    system_i/Custom_System_0/inst/PLL_NCO/in__0[30]
    SLICE_X19Y34         LUT2 (Prop_lut2_I1_O)        0.108     2.471 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.471    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.537 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.537    system_i/Custom_System_0/inst/PLL_NCO/phase0[30]
    SLICE_X19Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.825     1.971    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.105     2.201    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.336    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 0.124ns (4.246%)  route 2.796ns (95.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.796     2.796    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.920 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.920    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y20         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.488     2.680    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.045ns (3.453%)  route 1.258ns (96.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.258     1.258    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.303    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y20         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.820     1.190    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y20         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.712ns  (logic 6.971ns (71.774%)  route 2.741ns (28.226%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.712 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000     9.712    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.691ns  (logic 6.950ns (71.713%)  route 2.741ns (28.287%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.691 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000     9.691    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.617ns  (logic 6.876ns (71.495%)  route 2.741ns (28.505%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.617 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000     9.617    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.601ns  (logic 6.860ns (71.448%)  route 2.741ns (28.552%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.378    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.601 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000     9.601    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 6.857ns (71.439%)  route 2.741ns (28.561%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.598 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000     9.598    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.577ns  (logic 6.836ns (71.376%)  route 2.741ns (28.624%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.577 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000     9.577    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.503ns  (logic 6.762ns (71.153%)  route 2.741ns (28.847%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.503 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000     9.503    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.487ns  (logic 6.746ns (71.104%)  route 2.741ns (28.896%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.264    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000     9.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.484ns  (logic 6.743ns (71.095%)  route 2.741ns (28.905%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.484 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000     9.484    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495     4.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.463ns  (logic 6.722ns (71.031%)  route 2.741ns (28.969%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           1.120     4.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.885 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.885    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.549    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.663    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.902 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.921     6.823    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.331     7.154 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.690     7.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.327     8.170 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000     8.170    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.571 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.571    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.685    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.922    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.036 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.036    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.150 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.150    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.463 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000     9.463    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         1.495     4.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.841ns (67.418%)  route 0.406ns (32.582%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[25]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_80
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.876 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5/O[3]
                         net (fo=2, routed)           0.198     1.073    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_n_4
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.111     1.184 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_i_5/O
                         net (fo=1, routed)           0.000     1.184    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_i_5_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.247 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/O[3]
                         net (fo=1, routed)           0.000     1.247    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_4
    SLICE_X13Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[43]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.882ns (69.529%)  route 0.387ns (30.471%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[39]
                         net (fo=2, routed)           0.261     0.784    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_66
    SLICE_X12Y30         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     0.971 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__9/O[3]
                         net (fo=2, routed)           0.124     1.095    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__9_n_4
    SLICE_X13Y29         LUT4 (Prop_lut4_I1_O)        0.111     1.206 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_5/O
                         net (fo=1, routed)           0.000     1.206    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.269 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000     1.269    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.823     1.969    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.841ns (66.157%)  route 0.430ns (33.843%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[33])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[33]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_72
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.876 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7/O[3]
                         net (fo=2, routed)           0.222     1.097    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_n_4
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.111     1.208 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_i_5/O
                         net (fo=1, routed)           0.000     1.208    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_i_5_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.271 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/O[3]
                         net (fo=1, routed)           0.000     1.271    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_4
    SLICE_X13Y27         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y27         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[51]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.841ns (66.154%)  route 0.430ns (33.846%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[29]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_76
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.876 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6/O[3]
                         net (fo=2, routed)           0.222     1.097    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_n_4
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.111     1.208 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_5/O
                         net (fo=1, routed)           0.000     1.208    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_5_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.271 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/O[3]
                         net (fo=1, routed)           0.000     1.271    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_4
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[47]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.805ns (62.250%)  route 0.488ns (37.750%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[33])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[33]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_72
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.840 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7/O[2]
                         net (fo=2, routed)           0.280     1.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__7_n_5
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.108     1.227 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_i_6/O
                         net (fo=1, routed)           0.000     1.227    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_i_6_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.293 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/O[2]
                         net (fo=1, routed)           0.000     1.293    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_5
    SLICE_X13Y27         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y27         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[50]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.805ns (62.247%)  route 0.488ns (37.753%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[25]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_80
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.840 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5/O[2]
                         net (fo=2, routed)           0.280     1.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__5_n_5
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.108     1.227 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_i_6/O
                         net (fo=1, routed)           0.000     1.227    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.293 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/O[2]
                         net (fo=1, routed)           0.000     1.293    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_5
    SLICE_X13Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[42]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.805ns (62.247%)  route 0.488ns (37.753%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[29])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[29]
                         net (fo=2, routed)           0.207     0.730    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_76
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.775 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_i_2/O
                         net (fo=1, routed)           0.000     0.775    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.840 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6/O[2]
                         net (fo=2, routed)           0.280     1.119    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_n_5
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.108     1.227 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_6/O
                         net (fo=1, routed)           0.000     1.227    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.293 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/O[2]
                         net (fo=1, routed)           0.000     1.293    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_5
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[46]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.824ns (63.572%)  route 0.472ns (36.428%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[37])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[37]
                         net (fo=2, routed)           0.248     0.771    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_68
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.900 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__8/O[3]
                         net (fo=2, routed)           0.222     1.122    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__8_n_4
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.111     1.233 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_i_5/O
                         net (fo=1, routed)           0.000     1.233    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_i_5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.296 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000     1.296    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.822     1.968    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.823ns (62.971%)  route 0.484ns (37.029%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[39]
                         net (fo=2, routed)           0.261     0.784    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_66
    SLICE_X12Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.913 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__9/O[1]
                         net (fo=2, routed)           0.221     1.134    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__9_n_6
    SLICE_X13Y29         LUT4 (Prop_lut4_I1_O)        0.108     1.242 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_7/O
                         net (fo=1, routed)           0.000     1.242    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_7_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.307 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000     1.307    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.823     1.969    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.823ns (62.875%)  route 0.486ns (37.125%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[27])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[27]
                         net (fo=2, routed)           0.263     0.786    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_78
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.915 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6/O[1]
                         net (fo=2, routed)           0.221     1.136    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__6_n_6
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.108     1.244 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_7/O
                         net (fo=1, routed)           0.000     1.244    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_7_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.309 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/O[1]
                         net (fo=1, routed)           0.000     1.309    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_6
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=817, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[45]/C





