

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:24:19 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.344 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lprd_2"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 42 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_2"   --->   Operation 43 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.59ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14]   --->   Operation 45 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 46 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln14 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14]   --->   Operation 47 'add' 'add_ln14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %lprd_2.split, void %lp2.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14]   --->   Operation 48 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2"   --->   Operation 49 'zext' 'i_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 51 'zext' 'zext_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 52 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln20 = or i12 %tmp, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 53 'or' 'or_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i12 %or_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 54 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 55 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 56 'getelementptr' 'B_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 57 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 58 'getelementptr' 'x_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 59 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:16]   --->   Operation 60 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 0, i6 %tmp1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:16]   --->   Operation 61 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:17]   --->   Operation 62 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 0, i6 %tmp2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:17]   --->   Operation 63 'store' 'store_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:18]   --->   Operation 64 'getelementptr' 'buff_y_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln18 = store i32 0, i6 %buff_y_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [2/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 66 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 67 [2/2] (1.64ns)   --->   "%B_load = load i12 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 67 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 68 [2/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 68 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 69 [2/2] (1.64ns)   --->   "%B_load_1 = load i12 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 69 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.38>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 961 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln20_1 = or i12 %tmp, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 71 'or' 'or_ln20_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i12 %or_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 72 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 73 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln20_2 = or i12 %tmp, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 74 'or' 'or_ln20_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i12 %or_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 75 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 76 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 77 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 78 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.69ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 79 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 80 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 81 'getelementptr' 'buff_x_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15]   --->   Operation 82 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 83 [1/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 83 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 84 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 85 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 86 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 87 [1/2] (1.64ns)   --->   "%B_load = load i12 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 87 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 88 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 89 'getelementptr' 'buff_B_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21, i6 %buff_B_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 90 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 91 [1/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 91 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 92 'bitcast' 'bitcast_ln20_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 93 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_1, i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 94 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 95 [1/2] (1.64ns)   --->   "%B_load_1 = load i12 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 95 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 96 'bitcast' 'bitcast_ln21_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 97 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_1, i6 %buff_B_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 98 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 99 [2/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 99 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 100 [2/2] (1.64ns)   --->   "%B_load_2 = load i12 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 100 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 101 [2/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 101 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 102 [2/2] (1.64ns)   --->   "%B_load_3 = load i12 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 102 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln20_3 = or i12 %tmp, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 103 'or' 'or_ln20_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i12 %or_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 104 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 105 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln20_4 = or i12 %tmp, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 106 'or' 'or_ln20_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i12 %or_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 107 'zext' 'zext_ln20_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 108 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 109 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 110 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 111 [1/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 111 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 112 'bitcast' 'bitcast_ln20_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 113 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_2, i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 114 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/2] (1.64ns)   --->   "%B_load_2 = load i12 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 115 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 116 'bitcast' 'bitcast_ln21_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 117 'getelementptr' 'buff_B_2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_2, i6 %buff_B_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 118 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 119 [1/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 119 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i32 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 120 'bitcast' 'bitcast_ln20_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 121 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_3, i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 122 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 123 [1/2] (1.64ns)   --->   "%B_load_3 = load i12 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 123 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 124 'bitcast' 'bitcast_ln21_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 125 'getelementptr' 'buff_B_3_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_3, i6 %buff_B_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 126 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 127 [2/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 127 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 128 [2/2] (1.64ns)   --->   "%B_load_4 = load i12 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 128 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 129 [2/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 129 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 130 [2/2] (1.64ns)   --->   "%B_load_5 = load i12 %B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 130 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln20_5 = or i12 %tmp, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 131 'or' 'or_ln20_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i12 %or_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 132 'zext' 'zext_ln20_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 133 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln20_6 = or i12 %tmp, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 134 'or' 'or_ln20_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i12 %or_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 135 'zext' 'zext_ln20_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 136 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 137 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 138 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 139 [1/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 139 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln20_4 = bitcast i32 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 140 'bitcast' 'bitcast_ln20_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 141 'getelementptr' 'buff_A_4_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_4, i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 142 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 143 [1/2] (1.64ns)   --->   "%B_load_4 = load i12 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 143 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast i32 %B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 144 'bitcast' 'bitcast_ln21_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 145 'getelementptr' 'buff_B_4_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_4, i6 %buff_B_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 146 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 147 [1/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 147 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln20_5 = bitcast i32 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 148 'bitcast' 'bitcast_ln20_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 149 'getelementptr' 'buff_A_5_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_5, i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 150 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 151 [1/2] (1.64ns)   --->   "%B_load_5 = load i12 %B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 151 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln21_5 = bitcast i32 %B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 152 'bitcast' 'bitcast_ln21_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 153 'getelementptr' 'buff_B_5_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_5, i6 %buff_B_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 154 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 155 [2/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 155 'load' 'A_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 156 [2/2] (1.64ns)   --->   "%B_load_6 = load i12 %B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 156 'load' 'B_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 157 [2/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 157 'load' 'A_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 158 [2/2] (1.64ns)   --->   "%B_load_7 = load i12 %B_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 158 'load' 'B_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln20_7 = or i12 %tmp, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 159 'or' 'or_ln20_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i12 %or_ln20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 160 'zext' 'zext_ln20_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln20_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 161 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln20_8 = or i12 %tmp, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 162 'or' 'or_ln20_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln20_9 = zext i12 %or_ln20_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 163 'zext' 'zext_ln20_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln20_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 164 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln20_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 165 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln20_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 166 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 167 [1/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 167 'load' 'A_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln20_6 = bitcast i32 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 168 'bitcast' 'bitcast_ln20_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 169 'getelementptr' 'buff_A_6_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_6, i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 170 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 171 [1/2] (1.64ns)   --->   "%B_load_6 = load i12 %B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 171 'load' 'B_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln21_6 = bitcast i32 %B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 172 'bitcast' 'bitcast_ln21_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 173 'getelementptr' 'buff_B_6_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_6, i6 %buff_B_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 174 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 175 [1/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 175 'load' 'A_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln20_7 = bitcast i32 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 176 'bitcast' 'bitcast_ln20_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 177 'getelementptr' 'buff_A_7_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_7, i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 178 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 179 [1/2] (1.64ns)   --->   "%B_load_7 = load i12 %B_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 179 'load' 'B_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln21_7 = bitcast i32 %B_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 180 'bitcast' 'bitcast_ln21_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 181 'getelementptr' 'buff_B_7_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_7, i6 %buff_B_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 182 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 183 [2/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 183 'load' 'A_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 184 [2/2] (1.64ns)   --->   "%B_load_8 = load i12 %B_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 184 'load' 'B_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 185 [2/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 185 'load' 'A_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 186 [2/2] (1.64ns)   --->   "%B_load_9 = load i12 %B_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 186 'load' 'B_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln20_9 = or i12 %tmp, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 187 'or' 'or_ln20_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln20_10 = zext i12 %or_ln20_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 188 'zext' 'zext_ln20_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln20_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 189 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln20_10 = or i12 %tmp, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 190 'or' 'or_ln20_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln20_11 = zext i12 %or_ln20_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 191 'zext' 'zext_ln20_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln20_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 192 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln20_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 193 'getelementptr' 'B_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln20_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 194 'getelementptr' 'B_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 195 [1/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 195 'load' 'A_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln20_8 = bitcast i32 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 196 'bitcast' 'bitcast_ln20_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 197 'getelementptr' 'buff_A_8_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_8, i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 198 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 199 [1/2] (1.64ns)   --->   "%B_load_8 = load i12 %B_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 199 'load' 'B_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln21_8 = bitcast i32 %B_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 200 'bitcast' 'bitcast_ln21_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 201 'getelementptr' 'buff_B_8_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_8, i6 %buff_B_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 202 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 203 [1/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 203 'load' 'A_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln20_9 = bitcast i32 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 204 'bitcast' 'bitcast_ln20_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 205 'getelementptr' 'buff_A_9_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_9, i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 206 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 207 [1/2] (1.64ns)   --->   "%B_load_9 = load i12 %B_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 207 'load' 'B_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln21_9 = bitcast i32 %B_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 208 'bitcast' 'bitcast_ln21_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 209 'getelementptr' 'buff_B_9_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_9, i6 %buff_B_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 210 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 211 [2/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 211 'load' 'A_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 212 [2/2] (1.64ns)   --->   "%B_load_10 = load i12 %B_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 212 'load' 'B_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 213 [2/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 213 'load' 'A_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 214 [2/2] (1.64ns)   --->   "%B_load_11 = load i12 %B_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 214 'load' 'B_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln20_11 = or i12 %tmp, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 215 'or' 'or_ln20_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln20_12 = zext i12 %or_ln20_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 216 'zext' 'zext_ln20_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln20_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 217 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln20_12 = or i12 %tmp, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 218 'or' 'or_ln20_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln20_13 = zext i12 %or_ln20_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 219 'zext' 'zext_ln20_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln20_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 220 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln20_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 221 'getelementptr' 'B_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln20_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 222 'getelementptr' 'B_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 223 [1/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 223 'load' 'A_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln20_10 = bitcast i32 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 224 'bitcast' 'bitcast_ln20_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 225 'getelementptr' 'buff_A_10_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_10, i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 226 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 227 [1/2] (1.64ns)   --->   "%B_load_10 = load i12 %B_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 227 'load' 'B_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln21_10 = bitcast i32 %B_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 228 'bitcast' 'bitcast_ln21_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 229 'getelementptr' 'buff_B_10_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_10, i6 %buff_B_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 230 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 231 [1/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 231 'load' 'A_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln20_11 = bitcast i32 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 232 'bitcast' 'bitcast_ln20_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 233 'getelementptr' 'buff_A_11_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_11, i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 234 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 235 [1/2] (1.64ns)   --->   "%B_load_11 = load i12 %B_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 235 'load' 'B_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln21_11 = bitcast i32 %B_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 236 'bitcast' 'bitcast_ln21_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 237 'getelementptr' 'buff_B_11_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_11, i6 %buff_B_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 238 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 239 [2/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 239 'load' 'A_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 240 [2/2] (1.64ns)   --->   "%B_load_12 = load i12 %B_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 240 'load' 'B_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 241 [2/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 241 'load' 'A_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 242 [2/2] (1.64ns)   --->   "%B_load_13 = load i12 %B_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 242 'load' 'B_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln20_13 = or i12 %tmp, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 243 'or' 'or_ln20_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln20_14 = zext i12 %or_ln20_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 244 'zext' 'zext_ln20_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln20_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 245 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln20_14 = or i12 %tmp, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 246 'or' 'or_ln20_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln20_15 = zext i12 %or_ln20_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 247 'zext' 'zext_ln20_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln20_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 248 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln20_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 249 'getelementptr' 'B_addr_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln20_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 250 'getelementptr' 'B_addr_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 251 [1/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 251 'load' 'A_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln20_12 = bitcast i32 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 252 'bitcast' 'bitcast_ln20_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 253 'getelementptr' 'buff_A_12_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_12, i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 254 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 255 [1/2] (1.64ns)   --->   "%B_load_12 = load i12 %B_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 255 'load' 'B_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln21_12 = bitcast i32 %B_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 256 'bitcast' 'bitcast_ln21_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 257 'getelementptr' 'buff_B_12_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_12, i6 %buff_B_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 258 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 259 [1/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 259 'load' 'A_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln20_13 = bitcast i32 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 260 'bitcast' 'bitcast_ln20_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 261 'getelementptr' 'buff_A_13_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_13, i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 262 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 263 [1/2] (1.64ns)   --->   "%B_load_13 = load i12 %B_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 263 'load' 'B_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln21_13 = bitcast i32 %B_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 264 'bitcast' 'bitcast_ln21_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 265 'getelementptr' 'buff_B_13_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_13, i6 %buff_B_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 266 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 267 [2/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 267 'load' 'A_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 268 [2/2] (1.64ns)   --->   "%B_load_14 = load i12 %B_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 268 'load' 'B_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 269 [2/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 269 'load' 'A_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 270 [2/2] (1.64ns)   --->   "%B_load_15 = load i12 %B_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 270 'load' 'B_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln20_15 = or i12 %tmp, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 271 'or' 'or_ln20_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln20_16 = zext i12 %or_ln20_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 272 'zext' 'zext_ln20_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln20_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 273 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln20_16 = or i12 %tmp, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 274 'or' 'or_ln20_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln20_17 = zext i12 %or_ln20_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 275 'zext' 'zext_ln20_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln20_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 276 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln20_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 277 'getelementptr' 'B_addr_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln20_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 278 'getelementptr' 'B_addr_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 279 [1/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 279 'load' 'A_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln20_14 = bitcast i32 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 280 'bitcast' 'bitcast_ln20_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 281 'getelementptr' 'buff_A_14_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_14, i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 282 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 283 [1/2] (1.64ns)   --->   "%B_load_14 = load i12 %B_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 283 'load' 'B_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln21_14 = bitcast i32 %B_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 284 'bitcast' 'bitcast_ln21_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 285 'getelementptr' 'buff_B_14_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_14, i6 %buff_B_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 286 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 287 [1/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 287 'load' 'A_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln20_15 = bitcast i32 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 288 'bitcast' 'bitcast_ln20_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 289 'getelementptr' 'buff_A_15_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_15, i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 290 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 291 [1/2] (1.64ns)   --->   "%B_load_15 = load i12 %B_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 291 'load' 'B_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln21_15 = bitcast i32 %B_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 292 'bitcast' 'bitcast_ln21_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 293 'getelementptr' 'buff_B_15_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_15, i6 %buff_B_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 294 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 295 [2/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 295 'load' 'A_load_16' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 296 [2/2] (1.64ns)   --->   "%B_load_16 = load i12 %B_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 296 'load' 'B_load_16' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 297 [2/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 297 'load' 'A_load_17' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 298 [2/2] (1.64ns)   --->   "%B_load_17 = load i12 %B_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 298 'load' 'B_load_17' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln20_17 = or i12 %tmp, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 299 'or' 'or_ln20_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln20_18 = zext i12 %or_ln20_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 300 'zext' 'zext_ln20_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln20_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 301 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln20_18 = or i12 %tmp, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 302 'or' 'or_ln20_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln20_19 = zext i12 %or_ln20_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 303 'zext' 'zext_ln20_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln20_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 304 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln20_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 305 'getelementptr' 'B_addr_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln20_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 306 'getelementptr' 'B_addr_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 307 [1/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 307 'load' 'A_load_16' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln20_16 = bitcast i32 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 308 'bitcast' 'bitcast_ln20_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 309 'getelementptr' 'buff_A_16_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_16, i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 310 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 311 [1/2] (1.64ns)   --->   "%B_load_16 = load i12 %B_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 311 'load' 'B_load_16' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln21_16 = bitcast i32 %B_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 312 'bitcast' 'bitcast_ln21_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 313 'getelementptr' 'buff_B_16_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_16, i6 %buff_B_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 314 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 315 [1/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 315 'load' 'A_load_17' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln20_17 = bitcast i32 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 316 'bitcast' 'bitcast_ln20_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 317 'getelementptr' 'buff_A_17_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_17, i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 318 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 319 [1/2] (1.64ns)   --->   "%B_load_17 = load i12 %B_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 319 'load' 'B_load_17' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln21_17 = bitcast i32 %B_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 320 'bitcast' 'bitcast_ln21_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 321 'getelementptr' 'buff_B_17_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_17, i6 %buff_B_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 322 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 323 [2/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 323 'load' 'A_load_18' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 324 [2/2] (1.64ns)   --->   "%B_load_18 = load i12 %B_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 324 'load' 'B_load_18' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 325 [2/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 325 'load' 'A_load_19' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 326 [2/2] (1.64ns)   --->   "%B_load_19 = load i12 %B_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 326 'load' 'B_load_19' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln20_19 = or i12 %tmp, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 327 'or' 'or_ln20_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln20_20 = zext i12 %or_ln20_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 328 'zext' 'zext_ln20_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln20_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 329 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln20_20 = or i12 %tmp, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 330 'or' 'or_ln20_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln20_21 = zext i12 %or_ln20_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 331 'zext' 'zext_ln20_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln20_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 332 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln20_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 333 'getelementptr' 'B_addr_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln20_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 334 'getelementptr' 'B_addr_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 335 [1/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 335 'load' 'A_load_18' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln20_18 = bitcast i32 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 336 'bitcast' 'bitcast_ln20_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 337 'getelementptr' 'buff_A_18_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_18, i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 338 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 339 [1/2] (1.64ns)   --->   "%B_load_18 = load i12 %B_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 339 'load' 'B_load_18' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln21_18 = bitcast i32 %B_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 340 'bitcast' 'bitcast_ln21_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 341 'getelementptr' 'buff_B_18_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_18, i6 %buff_B_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 342 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 343 [1/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 343 'load' 'A_load_19' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln20_19 = bitcast i32 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 344 'bitcast' 'bitcast_ln20_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 345 'getelementptr' 'buff_A_19_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_19, i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 346 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 347 [1/2] (1.64ns)   --->   "%B_load_19 = load i12 %B_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 347 'load' 'B_load_19' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%bitcast_ln21_19 = bitcast i32 %B_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 348 'bitcast' 'bitcast_ln21_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 349 'getelementptr' 'buff_B_19_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_19, i6 %buff_B_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 350 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 351 [2/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 351 'load' 'A_load_20' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 352 [2/2] (1.64ns)   --->   "%B_load_20 = load i12 %B_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 352 'load' 'B_load_20' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 353 [2/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 353 'load' 'A_load_21' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 354 [2/2] (1.64ns)   --->   "%B_load_21 = load i12 %B_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 354 'load' 'B_load_21' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln20_21 = or i12 %tmp, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 355 'or' 'or_ln20_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln20_22 = zext i12 %or_ln20_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 356 'zext' 'zext_ln20_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln20_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 357 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln20_22 = or i12 %tmp, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 358 'or' 'or_ln20_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln20_23 = zext i12 %or_ln20_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 359 'zext' 'zext_ln20_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln20_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 360 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln20_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 361 'getelementptr' 'B_addr_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln20_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 362 'getelementptr' 'B_addr_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 363 [1/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 363 'load' 'A_load_20' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln20_20 = bitcast i32 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 364 'bitcast' 'bitcast_ln20_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 365 'getelementptr' 'buff_A_20_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_20, i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 366 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 367 [1/2] (1.64ns)   --->   "%B_load_20 = load i12 %B_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 367 'load' 'B_load_20' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln21_20 = bitcast i32 %B_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 368 'bitcast' 'bitcast_ln21_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 369 'getelementptr' 'buff_B_20_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_20, i6 %buff_B_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 370 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 371 [1/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 371 'load' 'A_load_21' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln20_21 = bitcast i32 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 372 'bitcast' 'bitcast_ln20_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 373 'getelementptr' 'buff_A_21_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_21, i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 374 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 375 [1/2] (1.64ns)   --->   "%B_load_21 = load i12 %B_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 375 'load' 'B_load_21' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln21_21 = bitcast i32 %B_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 376 'bitcast' 'bitcast_ln21_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 377 'getelementptr' 'buff_B_21_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_21, i6 %buff_B_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 378 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 379 [2/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 379 'load' 'A_load_22' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 380 [2/2] (1.64ns)   --->   "%B_load_22 = load i12 %B_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 380 'load' 'B_load_22' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 381 [2/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 381 'load' 'A_load_23' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 382 [2/2] (1.64ns)   --->   "%B_load_23 = load i12 %B_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 382 'load' 'B_load_23' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln20_23 = or i12 %tmp, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 383 'or' 'or_ln20_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln20_24 = zext i12 %or_ln20_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 384 'zext' 'zext_ln20_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln20_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 385 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln20_24 = or i12 %tmp, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 386 'or' 'or_ln20_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln20_25 = zext i12 %or_ln20_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 387 'zext' 'zext_ln20_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln20_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 388 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln20_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 389 'getelementptr' 'B_addr_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln20_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 390 'getelementptr' 'B_addr_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 391 [1/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 391 'load' 'A_load_22' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln20_22 = bitcast i32 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 392 'bitcast' 'bitcast_ln20_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 393 'getelementptr' 'buff_A_22_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_22, i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 394 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 395 [1/2] (1.64ns)   --->   "%B_load_22 = load i12 %B_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 395 'load' 'B_load_22' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln21_22 = bitcast i32 %B_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 396 'bitcast' 'bitcast_ln21_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 397 'getelementptr' 'buff_B_22_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_22, i6 %buff_B_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 398 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 399 [1/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 399 'load' 'A_load_23' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln20_23 = bitcast i32 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 400 'bitcast' 'bitcast_ln20_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 401 'getelementptr' 'buff_A_23_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_23, i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 402 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 403 [1/2] (1.64ns)   --->   "%B_load_23 = load i12 %B_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 403 'load' 'B_load_23' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln21_23 = bitcast i32 %B_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 404 'bitcast' 'bitcast_ln21_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 405 'getelementptr' 'buff_B_23_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_23, i6 %buff_B_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 406 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 407 [2/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 407 'load' 'A_load_24' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 408 [2/2] (1.64ns)   --->   "%B_load_24 = load i12 %B_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 408 'load' 'B_load_24' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 409 [2/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 409 'load' 'A_load_25' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 410 [2/2] (1.64ns)   --->   "%B_load_25 = load i12 %B_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 410 'load' 'B_load_25' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln20_25 = or i12 %tmp, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 411 'or' 'or_ln20_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln20_26 = zext i12 %or_ln20_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 412 'zext' 'zext_ln20_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln20_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 413 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln20_26 = or i12 %tmp, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 414 'or' 'or_ln20_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln20_27 = zext i12 %or_ln20_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 415 'zext' 'zext_ln20_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln20_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 416 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln20_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 417 'getelementptr' 'B_addr_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln20_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 418 'getelementptr' 'B_addr_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 419 [1/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 419 'load' 'A_load_24' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln20_24 = bitcast i32 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 420 'bitcast' 'bitcast_ln20_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 421 'getelementptr' 'buff_A_24_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_24, i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 422 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 423 [1/2] (1.64ns)   --->   "%B_load_24 = load i12 %B_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 423 'load' 'B_load_24' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln21_24 = bitcast i32 %B_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 424 'bitcast' 'bitcast_ln21_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 425 'getelementptr' 'buff_B_24_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_24, i6 %buff_B_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 426 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 427 [1/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 427 'load' 'A_load_25' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln20_25 = bitcast i32 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 428 'bitcast' 'bitcast_ln20_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 429 'getelementptr' 'buff_A_25_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_25, i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 430 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 431 [1/2] (1.64ns)   --->   "%B_load_25 = load i12 %B_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 431 'load' 'B_load_25' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln21_25 = bitcast i32 %B_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 432 'bitcast' 'bitcast_ln21_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 433 'getelementptr' 'buff_B_25_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_25, i6 %buff_B_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 434 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 435 [2/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 435 'load' 'A_load_26' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 436 [2/2] (1.64ns)   --->   "%B_load_26 = load i12 %B_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 436 'load' 'B_load_26' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 437 [2/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 437 'load' 'A_load_27' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 438 [2/2] (1.64ns)   --->   "%B_load_27 = load i12 %B_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 438 'load' 'B_load_27' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln20_27 = or i12 %tmp, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 439 'or' 'or_ln20_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln20_28 = zext i12 %or_ln20_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 440 'zext' 'zext_ln20_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln20_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 441 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln20_28 = or i12 %tmp, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 442 'or' 'or_ln20_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln20_29 = zext i12 %or_ln20_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 443 'zext' 'zext_ln20_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln20_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 444 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln20_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 445 'getelementptr' 'B_addr_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln20_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 446 'getelementptr' 'B_addr_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 447 [1/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 447 'load' 'A_load_26' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln20_26 = bitcast i32 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 448 'bitcast' 'bitcast_ln20_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 449 'getelementptr' 'buff_A_26_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_26, i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 450 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 451 [1/2] (1.64ns)   --->   "%B_load_26 = load i12 %B_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 451 'load' 'B_load_26' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln21_26 = bitcast i32 %B_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 452 'bitcast' 'bitcast_ln21_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 453 'getelementptr' 'buff_B_26_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_26, i6 %buff_B_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 454 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 455 [1/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 455 'load' 'A_load_27' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln20_27 = bitcast i32 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 456 'bitcast' 'bitcast_ln20_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 457 'getelementptr' 'buff_A_27_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_27, i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 458 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 459 [1/2] (1.64ns)   --->   "%B_load_27 = load i12 %B_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 459 'load' 'B_load_27' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln21_27 = bitcast i32 %B_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 460 'bitcast' 'bitcast_ln21_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 461 'getelementptr' 'buff_B_27_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_27, i6 %buff_B_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 462 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 463 [2/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 463 'load' 'A_load_28' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 464 [2/2] (1.64ns)   --->   "%B_load_28 = load i12 %B_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 464 'load' 'B_load_28' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 465 [2/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 465 'load' 'A_load_29' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 466 [2/2] (1.64ns)   --->   "%B_load_29 = load i12 %B_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 466 'load' 'B_load_29' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln20_29 = or i12 %tmp, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 467 'or' 'or_ln20_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln20_30 = zext i12 %or_ln20_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 468 'zext' 'zext_ln20_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 469 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln20_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 469 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln20_30 = or i12 %tmp, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 470 'or' 'or_ln20_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln20_31 = zext i12 %or_ln20_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 471 'zext' 'zext_ln20_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 472 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln20_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 472 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln20_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 473 'getelementptr' 'B_addr_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln20_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 474 'getelementptr' 'B_addr_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 475 [1/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 475 'load' 'A_load_28' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln20_28 = bitcast i32 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 476 'bitcast' 'bitcast_ln20_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 477 'getelementptr' 'buff_A_28_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 478 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_28, i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 478 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 479 [1/2] (1.64ns)   --->   "%B_load_28 = load i12 %B_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 479 'load' 'B_load_28' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln21_28 = bitcast i32 %B_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 480 'bitcast' 'bitcast_ln21_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 481 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 481 'getelementptr' 'buff_B_28_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 482 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_28, i6 %buff_B_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 482 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 483 [1/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 483 'load' 'A_load_29' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln20_29 = bitcast i32 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 484 'bitcast' 'bitcast_ln20_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 485 'getelementptr' 'buff_A_29_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_29, i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 486 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 487 [1/2] (1.64ns)   --->   "%B_load_29 = load i12 %B_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 487 'load' 'B_load_29' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln21_29 = bitcast i32 %B_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 488 'bitcast' 'bitcast_ln21_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 489 'getelementptr' 'buff_B_29_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_29, i6 %buff_B_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 490 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 491 [2/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 491 'load' 'A_load_30' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 492 [2/2] (1.64ns)   --->   "%B_load_30 = load i12 %B_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 492 'load' 'B_load_30' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 493 [2/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 493 'load' 'A_load_31' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 494 [2/2] (1.64ns)   --->   "%B_load_31 = load i12 %B_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 494 'load' 'B_load_31' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln20_31 = or i12 %tmp, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 495 'or' 'or_ln20_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln20_32 = zext i12 %or_ln20_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 496 'zext' 'zext_ln20_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln20_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 497 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln20_32 = or i12 %tmp, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 498 'or' 'or_ln20_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln20_33 = zext i12 %or_ln20_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 499 'zext' 'zext_ln20_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 500 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln20_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 500 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%B_addr_32 = getelementptr i32 %B, i64 0, i64 %zext_ln20_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 501 'getelementptr' 'B_addr_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%B_addr_33 = getelementptr i32 %B, i64 0, i64 %zext_ln20_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 502 'getelementptr' 'B_addr_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 503 [1/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 503 'load' 'A_load_30' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln20_30 = bitcast i32 %A_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 504 'bitcast' 'bitcast_ln20_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 505 'getelementptr' 'buff_A_30_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_30, i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 506 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 507 [1/2] (1.64ns)   --->   "%B_load_30 = load i12 %B_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 507 'load' 'B_load_30' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln21_30 = bitcast i32 %B_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 508 'bitcast' 'bitcast_ln21_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 509 'getelementptr' 'buff_B_30_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_30, i6 %buff_B_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 510 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 511 [1/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 511 'load' 'A_load_31' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln20_31 = bitcast i32 %A_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 512 'bitcast' 'bitcast_ln20_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 513 'getelementptr' 'buff_A_31_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_31, i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 514 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 515 [1/2] (1.64ns)   --->   "%B_load_31 = load i12 %B_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 515 'load' 'B_load_31' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln21_31 = bitcast i32 %B_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 516 'bitcast' 'bitcast_ln21_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 517 'getelementptr' 'buff_B_31_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 518 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_31, i6 %buff_B_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 518 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 519 [2/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 519 'load' 'A_load_32' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 520 [2/2] (1.64ns)   --->   "%B_load_32 = load i12 %B_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 520 'load' 'B_load_32' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 521 [2/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 521 'load' 'A_load_33' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 522 [2/2] (1.64ns)   --->   "%B_load_33 = load i12 %B_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 522 'load' 'B_load_33' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln20_33 = or i12 %tmp, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 523 'or' 'or_ln20_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln20_34 = zext i12 %or_ln20_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 524 'zext' 'zext_ln20_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln20_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 525 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln20_34 = or i12 %tmp, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 526 'or' 'or_ln20_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln20_35 = zext i12 %or_ln20_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 527 'zext' 'zext_ln20_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln20_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 528 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%B_addr_34 = getelementptr i32 %B, i64 0, i64 %zext_ln20_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 529 'getelementptr' 'B_addr_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%B_addr_35 = getelementptr i32 %B, i64 0, i64 %zext_ln20_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 530 'getelementptr' 'B_addr_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 531 [1/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 531 'load' 'A_load_32' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln20_32 = bitcast i32 %A_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 532 'bitcast' 'bitcast_ln20_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 533 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 533 'getelementptr' 'buff_A_32_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 534 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_32, i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 534 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 535 [1/2] (1.64ns)   --->   "%B_load_32 = load i12 %B_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 535 'load' 'B_load_32' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln21_32 = bitcast i32 %B_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 536 'bitcast' 'bitcast_ln21_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 537 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 537 'getelementptr' 'buff_B_32_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 538 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_32, i6 %buff_B_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 538 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 539 [1/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 539 'load' 'A_load_33' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln20_33 = bitcast i32 %A_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 540 'bitcast' 'bitcast_ln20_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 541 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 541 'getelementptr' 'buff_A_33_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_33, i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 542 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 543 [1/2] (1.64ns)   --->   "%B_load_33 = load i12 %B_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 543 'load' 'B_load_33' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln21_33 = bitcast i32 %B_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 544 'bitcast' 'bitcast_ln21_33' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 545 'getelementptr' 'buff_B_33_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_33, i6 %buff_B_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 546 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 547 [2/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 547 'load' 'A_load_34' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 548 [2/2] (1.64ns)   --->   "%B_load_34 = load i12 %B_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 548 'load' 'B_load_34' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 549 [2/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 549 'load' 'A_load_35' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 550 [2/2] (1.64ns)   --->   "%B_load_35 = load i12 %B_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 550 'load' 'B_load_35' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln20_35 = or i12 %tmp, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 551 'or' 'or_ln20_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln20_36 = zext i12 %or_ln20_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 552 'zext' 'zext_ln20_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 553 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln20_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 553 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln20_36 = or i12 %tmp, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 554 'or' 'or_ln20_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln20_37 = zext i12 %or_ln20_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 555 'zext' 'zext_ln20_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 556 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln20_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 556 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 557 [1/1] (0.00ns)   --->   "%B_addr_36 = getelementptr i32 %B, i64 0, i64 %zext_ln20_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 557 'getelementptr' 'B_addr_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 558 [1/1] (0.00ns)   --->   "%B_addr_37 = getelementptr i32 %B, i64 0, i64 %zext_ln20_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 558 'getelementptr' 'B_addr_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 559 [1/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 559 'load' 'A_load_34' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln20_34 = bitcast i32 %A_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 560 'bitcast' 'bitcast_ln20_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 561 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 561 'getelementptr' 'buff_A_34_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 562 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_34, i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 562 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 563 [1/2] (1.64ns)   --->   "%B_load_34 = load i12 %B_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 563 'load' 'B_load_34' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln21_34 = bitcast i32 %B_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 564 'bitcast' 'bitcast_ln21_34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 565 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 565 'getelementptr' 'buff_B_34_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 566 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_34, i6 %buff_B_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 566 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 567 [1/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 567 'load' 'A_load_35' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln20_35 = bitcast i32 %A_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 568 'bitcast' 'bitcast_ln20_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 569 'getelementptr' 'buff_A_35_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 570 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_35, i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 570 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 571 [1/2] (1.64ns)   --->   "%B_load_35 = load i12 %B_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 571 'load' 'B_load_35' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln21_35 = bitcast i32 %B_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 572 'bitcast' 'bitcast_ln21_35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 573 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 573 'getelementptr' 'buff_B_35_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 574 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_35, i6 %buff_B_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 574 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 575 [2/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 575 'load' 'A_load_36' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 576 [2/2] (1.64ns)   --->   "%B_load_36 = load i12 %B_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 576 'load' 'B_load_36' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 577 [2/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 577 'load' 'A_load_37' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 578 [2/2] (1.64ns)   --->   "%B_load_37 = load i12 %B_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 578 'load' 'B_load_37' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln20_37 = or i12 %tmp, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 579 'or' 'or_ln20_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln20_38 = zext i12 %or_ln20_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 580 'zext' 'zext_ln20_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 581 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln20_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 581 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 582 [1/1] (0.00ns)   --->   "%or_ln20_38 = or i12 %tmp, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 582 'or' 'or_ln20_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln20_39 = zext i12 %or_ln20_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 583 'zext' 'zext_ln20_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 584 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln20_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 584 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 585 [1/1] (0.00ns)   --->   "%B_addr_38 = getelementptr i32 %B, i64 0, i64 %zext_ln20_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 585 'getelementptr' 'B_addr_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 586 [1/1] (0.00ns)   --->   "%B_addr_39 = getelementptr i32 %B, i64 0, i64 %zext_ln20_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 586 'getelementptr' 'B_addr_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 587 [1/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 587 'load' 'A_load_36' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 588 [1/1] (0.00ns)   --->   "%bitcast_ln20_36 = bitcast i32 %A_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 588 'bitcast' 'bitcast_ln20_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 589 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 589 'getelementptr' 'buff_A_36_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 590 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_36, i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 590 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 591 [1/2] (1.64ns)   --->   "%B_load_36 = load i12 %B_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 591 'load' 'B_load_36' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln21_36 = bitcast i32 %B_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 592 'bitcast' 'bitcast_ln21_36' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 593 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 593 'getelementptr' 'buff_B_36_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 594 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_36, i6 %buff_B_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 594 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 595 [1/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 595 'load' 'A_load_37' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln20_37 = bitcast i32 %A_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 596 'bitcast' 'bitcast_ln20_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 597 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 597 'getelementptr' 'buff_A_37_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 598 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_37, i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 598 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 599 [1/2] (1.64ns)   --->   "%B_load_37 = load i12 %B_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 599 'load' 'B_load_37' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 600 [1/1] (0.00ns)   --->   "%bitcast_ln21_37 = bitcast i32 %B_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 600 'bitcast' 'bitcast_ln21_37' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 601 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 601 'getelementptr' 'buff_B_37_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 602 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_37, i6 %buff_B_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 602 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 603 [2/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 603 'load' 'A_load_38' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 604 [2/2] (1.64ns)   --->   "%B_load_38 = load i12 %B_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 604 'load' 'B_load_38' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 605 [2/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 605 'load' 'A_load_39' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 606 [2/2] (1.64ns)   --->   "%B_load_39 = load i12 %B_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 606 'load' 'B_load_39' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln20_39 = or i12 %tmp, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 607 'or' 'or_ln20_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln20_40 = zext i12 %or_ln20_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 608 'zext' 'zext_ln20_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 609 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln20_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 609 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln20_40 = or i12 %tmp, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 610 'or' 'or_ln20_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln20_41 = zext i12 %or_ln20_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 611 'zext' 'zext_ln20_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 612 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln20_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 612 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 613 [1/1] (0.00ns)   --->   "%B_addr_40 = getelementptr i32 %B, i64 0, i64 %zext_ln20_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 613 'getelementptr' 'B_addr_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 614 [1/1] (0.00ns)   --->   "%B_addr_41 = getelementptr i32 %B, i64 0, i64 %zext_ln20_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 614 'getelementptr' 'B_addr_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 615 [1/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 615 'load' 'A_load_38' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln20_38 = bitcast i32 %A_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 616 'bitcast' 'bitcast_ln20_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 617 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 617 'getelementptr' 'buff_A_38_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_38, i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 618 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 619 [1/2] (1.64ns)   --->   "%B_load_38 = load i12 %B_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 619 'load' 'B_load_38' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln21_38 = bitcast i32 %B_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 620 'bitcast' 'bitcast_ln21_38' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 621 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 621 'getelementptr' 'buff_B_38_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 622 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_38, i6 %buff_B_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 622 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 623 [1/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 623 'load' 'A_load_39' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 624 [1/1] (0.00ns)   --->   "%bitcast_ln20_39 = bitcast i32 %A_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 624 'bitcast' 'bitcast_ln20_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 625 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 625 'getelementptr' 'buff_A_39_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 626 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_39, i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 626 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 627 [1/2] (1.64ns)   --->   "%B_load_39 = load i12 %B_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 627 'load' 'B_load_39' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln21_39 = bitcast i32 %B_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 628 'bitcast' 'bitcast_ln21_39' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 629 'getelementptr' 'buff_B_39_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_39, i6 %buff_B_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 630 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 631 [2/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 631 'load' 'A_load_40' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 632 [2/2] (1.64ns)   --->   "%B_load_40 = load i12 %B_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 632 'load' 'B_load_40' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 633 [2/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 633 'load' 'A_load_41' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 634 [2/2] (1.64ns)   --->   "%B_load_41 = load i12 %B_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 634 'load' 'B_load_41' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 635 [1/1] (0.00ns)   --->   "%or_ln20_41 = or i12 %tmp, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 635 'or' 'or_ln20_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln20_42 = zext i12 %or_ln20_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 636 'zext' 'zext_ln20_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 637 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln20_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 637 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln20_42 = or i12 %tmp, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 638 'or' 'or_ln20_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln20_43 = zext i12 %or_ln20_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 639 'zext' 'zext_ln20_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 640 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln20_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 640 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 641 [1/1] (0.00ns)   --->   "%B_addr_42 = getelementptr i32 %B, i64 0, i64 %zext_ln20_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 641 'getelementptr' 'B_addr_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 642 [1/1] (0.00ns)   --->   "%B_addr_43 = getelementptr i32 %B, i64 0, i64 %zext_ln20_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 642 'getelementptr' 'B_addr_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 643 [1/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 643 'load' 'A_load_40' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln20_40 = bitcast i32 %A_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 644 'bitcast' 'bitcast_ln20_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 645 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 645 'getelementptr' 'buff_A_40_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 646 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_40, i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 646 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 647 [1/2] (1.64ns)   --->   "%B_load_40 = load i12 %B_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 647 'load' 'B_load_40' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 648 [1/1] (0.00ns)   --->   "%bitcast_ln21_40 = bitcast i32 %B_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 648 'bitcast' 'bitcast_ln21_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 649 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 649 'getelementptr' 'buff_B_40_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 650 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_40, i6 %buff_B_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 650 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 651 [1/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 651 'load' 'A_load_41' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 652 [1/1] (0.00ns)   --->   "%bitcast_ln20_41 = bitcast i32 %A_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 652 'bitcast' 'bitcast_ln20_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 653 'getelementptr' 'buff_A_41_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_41, i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 654 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 655 [1/2] (1.64ns)   --->   "%B_load_41 = load i12 %B_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 655 'load' 'B_load_41' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln21_41 = bitcast i32 %B_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 656 'bitcast' 'bitcast_ln21_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 657 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 657 'getelementptr' 'buff_B_41_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 658 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_41, i6 %buff_B_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 658 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 659 [2/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 659 'load' 'A_load_42' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 660 [2/2] (1.64ns)   --->   "%B_load_42 = load i12 %B_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 660 'load' 'B_load_42' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 661 [2/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 661 'load' 'A_load_43' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 662 [2/2] (1.64ns)   --->   "%B_load_43 = load i12 %B_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 662 'load' 'B_load_43' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%or_ln20_43 = or i12 %tmp, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 663 'or' 'or_ln20_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln20_44 = zext i12 %or_ln20_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 664 'zext' 'zext_ln20_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln20_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 665 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln20_44 = or i12 %tmp, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 666 'or' 'or_ln20_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln20_45 = zext i12 %or_ln20_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 667 'zext' 'zext_ln20_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln20_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 668 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 669 [1/1] (0.00ns)   --->   "%B_addr_44 = getelementptr i32 %B, i64 0, i64 %zext_ln20_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 669 'getelementptr' 'B_addr_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%B_addr_45 = getelementptr i32 %B, i64 0, i64 %zext_ln20_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 670 'getelementptr' 'B_addr_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 671 [1/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 671 'load' 'A_load_42' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln20_42 = bitcast i32 %A_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 672 'bitcast' 'bitcast_ln20_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 673 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 673 'getelementptr' 'buff_A_42_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 674 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_42, i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 674 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 675 [1/2] (1.64ns)   --->   "%B_load_42 = load i12 %B_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 675 'load' 'B_load_42' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln21_42 = bitcast i32 %B_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 676 'bitcast' 'bitcast_ln21_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 677 'getelementptr' 'buff_B_42_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 678 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_42, i6 %buff_B_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 678 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 679 [1/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 679 'load' 'A_load_43' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln20_43 = bitcast i32 %A_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 680 'bitcast' 'bitcast_ln20_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 681 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 681 'getelementptr' 'buff_A_43_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 682 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_43, i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 682 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 683 [1/2] (1.64ns)   --->   "%B_load_43 = load i12 %B_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 683 'load' 'B_load_43' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 684 [1/1] (0.00ns)   --->   "%bitcast_ln21_43 = bitcast i32 %B_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 684 'bitcast' 'bitcast_ln21_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 685 'getelementptr' 'buff_B_43_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 686 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_43, i6 %buff_B_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 686 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 687 [2/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 687 'load' 'A_load_44' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 688 [2/2] (1.64ns)   --->   "%B_load_44 = load i12 %B_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 688 'load' 'B_load_44' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 689 [2/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 689 'load' 'A_load_45' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 690 [2/2] (1.64ns)   --->   "%B_load_45 = load i12 %B_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 690 'load' 'B_load_45' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 691 [1/1] (0.00ns)   --->   "%or_ln20_45 = or i12 %tmp, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 691 'or' 'or_ln20_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln20_46 = zext i12 %or_ln20_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 692 'zext' 'zext_ln20_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 693 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln20_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 693 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln20_46 = or i12 %tmp, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 694 'or' 'or_ln20_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln20_47 = zext i12 %or_ln20_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 695 'zext' 'zext_ln20_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 696 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln20_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 696 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 697 [1/1] (0.00ns)   --->   "%B_addr_46 = getelementptr i32 %B, i64 0, i64 %zext_ln20_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 697 'getelementptr' 'B_addr_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 698 [1/1] (0.00ns)   --->   "%B_addr_47 = getelementptr i32 %B, i64 0, i64 %zext_ln20_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 698 'getelementptr' 'B_addr_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 699 [1/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 699 'load' 'A_load_44' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln20_44 = bitcast i32 %A_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 700 'bitcast' 'bitcast_ln20_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 701 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 701 'getelementptr' 'buff_A_44_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 702 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_44, i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 702 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 703 [1/2] (1.64ns)   --->   "%B_load_44 = load i12 %B_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 703 'load' 'B_load_44' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln21_44 = bitcast i32 %B_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 704 'bitcast' 'bitcast_ln21_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 705 'getelementptr' 'buff_B_44_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 706 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_44, i6 %buff_B_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 706 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 707 [1/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 707 'load' 'A_load_45' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln20_45 = bitcast i32 %A_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 708 'bitcast' 'bitcast_ln20_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 709 'getelementptr' 'buff_A_45_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 710 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_45, i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 710 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 711 [1/2] (1.64ns)   --->   "%B_load_45 = load i12 %B_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 711 'load' 'B_load_45' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln21_45 = bitcast i32 %B_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 712 'bitcast' 'bitcast_ln21_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 713 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 713 'getelementptr' 'buff_B_45_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 714 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_45, i6 %buff_B_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 714 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 715 [2/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 715 'load' 'A_load_46' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 716 [2/2] (1.64ns)   --->   "%B_load_46 = load i12 %B_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 716 'load' 'B_load_46' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 717 [2/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 717 'load' 'A_load_47' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 718 [2/2] (1.64ns)   --->   "%B_load_47 = load i12 %B_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 718 'load' 'B_load_47' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 719 [1/1] (0.00ns)   --->   "%or_ln20_47 = or i12 %tmp, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 719 'or' 'or_ln20_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln20_48 = zext i12 %or_ln20_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 720 'zext' 'zext_ln20_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln20_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 721 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln20_48 = or i12 %tmp, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 722 'or' 'or_ln20_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln20_49 = zext i12 %or_ln20_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 723 'zext' 'zext_ln20_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 724 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln20_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 724 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 725 [1/1] (0.00ns)   --->   "%B_addr_48 = getelementptr i32 %B, i64 0, i64 %zext_ln20_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 725 'getelementptr' 'B_addr_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 726 [1/1] (0.00ns)   --->   "%B_addr_49 = getelementptr i32 %B, i64 0, i64 %zext_ln20_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 726 'getelementptr' 'B_addr_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 727 [1/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 727 'load' 'A_load_46' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln20_46 = bitcast i32 %A_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 728 'bitcast' 'bitcast_ln20_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 729 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 729 'getelementptr' 'buff_A_46_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 730 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_46, i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 730 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 731 [1/2] (1.64ns)   --->   "%B_load_46 = load i12 %B_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 731 'load' 'B_load_46' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln21_46 = bitcast i32 %B_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 732 'bitcast' 'bitcast_ln21_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 733 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 733 'getelementptr' 'buff_B_46_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 734 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_46, i6 %buff_B_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 734 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 735 [1/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 735 'load' 'A_load_47' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 736 [1/1] (0.00ns)   --->   "%bitcast_ln20_47 = bitcast i32 %A_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 736 'bitcast' 'bitcast_ln20_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 737 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 737 'getelementptr' 'buff_A_47_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 738 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_47, i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 738 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 739 [1/2] (1.64ns)   --->   "%B_load_47 = load i12 %B_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 739 'load' 'B_load_47' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln21_47 = bitcast i32 %B_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 740 'bitcast' 'bitcast_ln21_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 741 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 741 'getelementptr' 'buff_B_47_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 742 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_47, i6 %buff_B_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 742 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 743 [2/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 743 'load' 'A_load_48' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 744 [2/2] (1.64ns)   --->   "%B_load_48 = load i12 %B_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 744 'load' 'B_load_48' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 745 [2/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 745 'load' 'A_load_49' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 746 [2/2] (1.64ns)   --->   "%B_load_49 = load i12 %B_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 746 'load' 'B_load_49' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 747 [1/1] (0.00ns)   --->   "%or_ln20_49 = or i12 %tmp, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 747 'or' 'or_ln20_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln20_50 = zext i12 %or_ln20_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 748 'zext' 'zext_ln20_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 749 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln20_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 749 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln20_50 = or i12 %tmp, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 750 'or' 'or_ln20_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln20_51 = zext i12 %or_ln20_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 751 'zext' 'zext_ln20_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 752 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln20_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 752 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 753 [1/1] (0.00ns)   --->   "%B_addr_50 = getelementptr i32 %B, i64 0, i64 %zext_ln20_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 753 'getelementptr' 'B_addr_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 754 [1/1] (0.00ns)   --->   "%B_addr_51 = getelementptr i32 %B, i64 0, i64 %zext_ln20_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 754 'getelementptr' 'B_addr_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 755 [1/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 755 'load' 'A_load_48' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln20_48 = bitcast i32 %A_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 756 'bitcast' 'bitcast_ln20_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 757 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 757 'getelementptr' 'buff_A_48_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 758 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_48, i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 758 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 759 [1/2] (1.64ns)   --->   "%B_load_48 = load i12 %B_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 759 'load' 'B_load_48' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 760 [1/1] (0.00ns)   --->   "%bitcast_ln21_48 = bitcast i32 %B_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 760 'bitcast' 'bitcast_ln21_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 761 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 761 'getelementptr' 'buff_B_48_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 762 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_48, i6 %buff_B_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 762 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 763 [1/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 763 'load' 'A_load_49' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 764 [1/1] (0.00ns)   --->   "%bitcast_ln20_49 = bitcast i32 %A_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 764 'bitcast' 'bitcast_ln20_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 765 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 765 'getelementptr' 'buff_A_49_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 766 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_49, i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 766 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 767 [1/2] (1.64ns)   --->   "%B_load_49 = load i12 %B_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 767 'load' 'B_load_49' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 768 [1/1] (0.00ns)   --->   "%bitcast_ln21_49 = bitcast i32 %B_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 768 'bitcast' 'bitcast_ln21_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 769 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 769 'getelementptr' 'buff_B_49_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 770 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_49, i6 %buff_B_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 770 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 771 [2/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 771 'load' 'A_load_50' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 772 [2/2] (1.64ns)   --->   "%B_load_50 = load i12 %B_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 772 'load' 'B_load_50' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 773 [2/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 773 'load' 'A_load_51' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 774 [2/2] (1.64ns)   --->   "%B_load_51 = load i12 %B_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 774 'load' 'B_load_51' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 775 [1/1] (0.00ns)   --->   "%or_ln20_51 = or i12 %tmp, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 775 'or' 'or_ln20_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln20_52 = zext i12 %or_ln20_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 776 'zext' 'zext_ln20_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 777 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln20_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 777 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 778 [1/1] (0.00ns)   --->   "%or_ln20_52 = or i12 %tmp, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 778 'or' 'or_ln20_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln20_53 = zext i12 %or_ln20_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 779 'zext' 'zext_ln20_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 780 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln20_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 780 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 781 [1/1] (0.00ns)   --->   "%B_addr_52 = getelementptr i32 %B, i64 0, i64 %zext_ln20_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 781 'getelementptr' 'B_addr_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 782 [1/1] (0.00ns)   --->   "%B_addr_53 = getelementptr i32 %B, i64 0, i64 %zext_ln20_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 782 'getelementptr' 'B_addr_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 783 [1/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 783 'load' 'A_load_50' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 784 [1/1] (0.00ns)   --->   "%bitcast_ln20_50 = bitcast i32 %A_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 784 'bitcast' 'bitcast_ln20_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 785 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 785 'getelementptr' 'buff_A_50_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 786 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_50, i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 786 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 787 [1/2] (1.64ns)   --->   "%B_load_50 = load i12 %B_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 787 'load' 'B_load_50' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln21_50 = bitcast i32 %B_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 788 'bitcast' 'bitcast_ln21_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 789 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 789 'getelementptr' 'buff_B_50_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 790 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_50, i6 %buff_B_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 790 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 791 [1/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 791 'load' 'A_load_51' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln20_51 = bitcast i32 %A_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 792 'bitcast' 'bitcast_ln20_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 793 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 793 'getelementptr' 'buff_A_51_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 794 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_51, i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 794 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 795 [1/2] (1.64ns)   --->   "%B_load_51 = load i12 %B_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 795 'load' 'B_load_51' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln21_51 = bitcast i32 %B_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 796 'bitcast' 'bitcast_ln21_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 797 'getelementptr' 'buff_B_51_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 798 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_51, i6 %buff_B_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 798 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 799 [2/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 799 'load' 'A_load_52' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 800 [2/2] (1.64ns)   --->   "%B_load_52 = load i12 %B_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 800 'load' 'B_load_52' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 801 [2/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 801 'load' 'A_load_53' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 802 [2/2] (1.64ns)   --->   "%B_load_53 = load i12 %B_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 802 'load' 'B_load_53' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln20_53 = or i12 %tmp, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 803 'or' 'or_ln20_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln20_54 = zext i12 %or_ln20_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 804 'zext' 'zext_ln20_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 805 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln20_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 805 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln20_54 = or i12 %tmp, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 806 'or' 'or_ln20_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln20_55 = zext i12 %or_ln20_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 807 'zext' 'zext_ln20_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 808 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln20_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 808 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 809 [1/1] (0.00ns)   --->   "%B_addr_54 = getelementptr i32 %B, i64 0, i64 %zext_ln20_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 809 'getelementptr' 'B_addr_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 810 [1/1] (0.00ns)   --->   "%B_addr_55 = getelementptr i32 %B, i64 0, i64 %zext_ln20_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 810 'getelementptr' 'B_addr_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 811 [1/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 811 'load' 'A_load_52' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 812 [1/1] (0.00ns)   --->   "%bitcast_ln20_52 = bitcast i32 %A_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 812 'bitcast' 'bitcast_ln20_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 813 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 813 'getelementptr' 'buff_A_52_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 814 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_52, i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 814 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 815 [1/2] (1.64ns)   --->   "%B_load_52 = load i12 %B_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 815 'load' 'B_load_52' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%bitcast_ln21_52 = bitcast i32 %B_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 816 'bitcast' 'bitcast_ln21_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 817 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 817 'getelementptr' 'buff_B_52_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 818 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_52, i6 %buff_B_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 818 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 819 [1/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 819 'load' 'A_load_53' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln20_53 = bitcast i32 %A_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 820 'bitcast' 'bitcast_ln20_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 821 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 821 'getelementptr' 'buff_A_53_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 822 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_53, i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 822 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 823 [1/2] (1.64ns)   --->   "%B_load_53 = load i12 %B_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 823 'load' 'B_load_53' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln21_53 = bitcast i32 %B_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 824 'bitcast' 'bitcast_ln21_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 825 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 825 'getelementptr' 'buff_B_53_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 826 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_53, i6 %buff_B_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 826 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 827 [2/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 827 'load' 'A_load_54' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 828 [2/2] (1.64ns)   --->   "%B_load_54 = load i12 %B_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 828 'load' 'B_load_54' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 829 [2/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 829 'load' 'A_load_55' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 830 [2/2] (1.64ns)   --->   "%B_load_55 = load i12 %B_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 830 'load' 'B_load_55' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 831 [1/1] (0.00ns)   --->   "%or_ln20_55 = or i12 %tmp, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 831 'or' 'or_ln20_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln20_56 = zext i12 %or_ln20_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 832 'zext' 'zext_ln20_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 833 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln20_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 833 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln20_56 = or i12 %tmp, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 834 'or' 'or_ln20_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln20_57 = zext i12 %or_ln20_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 835 'zext' 'zext_ln20_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 836 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln20_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 836 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 837 [1/1] (0.00ns)   --->   "%B_addr_56 = getelementptr i32 %B, i64 0, i64 %zext_ln20_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 837 'getelementptr' 'B_addr_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 838 [1/1] (0.00ns)   --->   "%B_addr_57 = getelementptr i32 %B, i64 0, i64 %zext_ln20_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 838 'getelementptr' 'B_addr_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 839 [1/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 839 'load' 'A_load_54' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln20_54 = bitcast i32 %A_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 840 'bitcast' 'bitcast_ln20_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 841 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 841 'getelementptr' 'buff_A_54_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 842 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_54, i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 842 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 843 [1/2] (1.64ns)   --->   "%B_load_54 = load i12 %B_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 843 'load' 'B_load_54' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln21_54 = bitcast i32 %B_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 844 'bitcast' 'bitcast_ln21_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 845 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 845 'getelementptr' 'buff_B_54_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 846 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_54, i6 %buff_B_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 846 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 847 [1/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 847 'load' 'A_load_55' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln20_55 = bitcast i32 %A_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 848 'bitcast' 'bitcast_ln20_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 849 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 849 'getelementptr' 'buff_A_55_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 850 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_55, i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 850 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 851 [1/2] (1.64ns)   --->   "%B_load_55 = load i12 %B_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 851 'load' 'B_load_55' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 852 [1/1] (0.00ns)   --->   "%bitcast_ln21_55 = bitcast i32 %B_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 852 'bitcast' 'bitcast_ln21_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 853 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 853 'getelementptr' 'buff_B_55_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_29 : Operation 854 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_55, i6 %buff_B_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 854 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 855 [2/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 855 'load' 'A_load_56' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 856 [2/2] (1.64ns)   --->   "%B_load_56 = load i12 %B_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 856 'load' 'B_load_56' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 857 [2/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 857 'load' 'A_load_57' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 858 [2/2] (1.64ns)   --->   "%B_load_57 = load i12 %B_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 858 'load' 'B_load_57' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 859 [1/1] (0.00ns)   --->   "%or_ln20_57 = or i12 %tmp, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 859 'or' 'or_ln20_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln20_58 = zext i12 %or_ln20_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 860 'zext' 'zext_ln20_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 861 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln20_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 861 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 862 [1/1] (0.00ns)   --->   "%or_ln20_58 = or i12 %tmp, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 862 'or' 'or_ln20_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln20_59 = zext i12 %or_ln20_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 863 'zext' 'zext_ln20_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 864 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln20_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 864 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 865 [1/1] (0.00ns)   --->   "%B_addr_58 = getelementptr i32 %B, i64 0, i64 %zext_ln20_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 865 'getelementptr' 'B_addr_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 866 [1/1] (0.00ns)   --->   "%B_addr_59 = getelementptr i32 %B, i64 0, i64 %zext_ln20_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 866 'getelementptr' 'B_addr_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 867 [1/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 867 'load' 'A_load_56' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 868 [1/1] (0.00ns)   --->   "%bitcast_ln20_56 = bitcast i32 %A_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 868 'bitcast' 'bitcast_ln20_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 869 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 869 'getelementptr' 'buff_A_56_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 870 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_56, i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 870 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 871 [1/2] (1.64ns)   --->   "%B_load_56 = load i12 %B_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 871 'load' 'B_load_56' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 872 [1/1] (0.00ns)   --->   "%bitcast_ln21_56 = bitcast i32 %B_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 872 'bitcast' 'bitcast_ln21_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 873 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 873 'getelementptr' 'buff_B_56_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 874 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_56, i6 %buff_B_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 874 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 875 [1/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 875 'load' 'A_load_57' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 876 [1/1] (0.00ns)   --->   "%bitcast_ln20_57 = bitcast i32 %A_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 876 'bitcast' 'bitcast_ln20_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 877 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 877 'getelementptr' 'buff_A_57_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 878 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_57, i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 878 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 879 [1/2] (1.64ns)   --->   "%B_load_57 = load i12 %B_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 879 'load' 'B_load_57' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 880 [1/1] (0.00ns)   --->   "%bitcast_ln21_57 = bitcast i32 %B_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 880 'bitcast' 'bitcast_ln21_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 881 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 881 'getelementptr' 'buff_B_57_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_30 : Operation 882 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_57, i6 %buff_B_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 882 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 883 [2/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 883 'load' 'A_load_58' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 884 [2/2] (1.64ns)   --->   "%B_load_58 = load i12 %B_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 884 'load' 'B_load_58' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 885 [2/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 885 'load' 'A_load_59' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 886 [2/2] (1.64ns)   --->   "%B_load_59 = load i12 %B_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 886 'load' 'B_load_59' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 887 [1/1] (0.00ns)   --->   "%or_ln20_59 = or i12 %tmp, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 887 'or' 'or_ln20_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln20_60 = zext i12 %or_ln20_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 888 'zext' 'zext_ln20_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 889 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln20_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 889 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 890 [1/1] (0.00ns)   --->   "%or_ln20_60 = or i12 %tmp, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 890 'or' 'or_ln20_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln20_61 = zext i12 %or_ln20_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 891 'zext' 'zext_ln20_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 892 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln20_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 892 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 893 [1/1] (0.00ns)   --->   "%B_addr_60 = getelementptr i32 %B, i64 0, i64 %zext_ln20_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 893 'getelementptr' 'B_addr_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 894 [1/1] (0.00ns)   --->   "%B_addr_61 = getelementptr i32 %B, i64 0, i64 %zext_ln20_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 894 'getelementptr' 'B_addr_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 895 [1/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 895 'load' 'A_load_58' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 896 [1/1] (0.00ns)   --->   "%bitcast_ln20_58 = bitcast i32 %A_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 896 'bitcast' 'bitcast_ln20_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 897 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 897 'getelementptr' 'buff_A_58_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 898 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_58, i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 898 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 899 [1/2] (1.64ns)   --->   "%B_load_58 = load i12 %B_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 899 'load' 'B_load_58' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 900 [1/1] (0.00ns)   --->   "%bitcast_ln21_58 = bitcast i32 %B_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 900 'bitcast' 'bitcast_ln21_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 901 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 901 'getelementptr' 'buff_B_58_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 902 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_58, i6 %buff_B_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 902 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 903 [1/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 903 'load' 'A_load_59' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln20_59 = bitcast i32 %A_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 904 'bitcast' 'bitcast_ln20_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 905 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 905 'getelementptr' 'buff_A_59_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 906 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_59, i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 906 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 907 [1/2] (1.64ns)   --->   "%B_load_59 = load i12 %B_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 907 'load' 'B_load_59' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln21_59 = bitcast i32 %B_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 908 'bitcast' 'bitcast_ln21_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 909 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 909 'getelementptr' 'buff_B_59_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_31 : Operation 910 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_59, i6 %buff_B_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 910 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 911 [2/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 911 'load' 'A_load_60' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 912 [2/2] (1.64ns)   --->   "%B_load_60 = load i12 %B_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 912 'load' 'B_load_60' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 913 [2/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 913 'load' 'A_load_61' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 914 [2/2] (1.64ns)   --->   "%B_load_61 = load i12 %B_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 914 'load' 'B_load_61' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 915 [1/1] (0.00ns)   --->   "%or_ln20_61 = or i12 %tmp, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 915 'or' 'or_ln20_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln20_62 = zext i12 %or_ln20_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 916 'zext' 'zext_ln20_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 917 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln20_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 917 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln20_62 = or i12 %tmp, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 918 'or' 'or_ln20_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln20_63 = zext i12 %or_ln20_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 919 'zext' 'zext_ln20_63' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 920 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64 0, i64 %zext_ln20_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 920 'getelementptr' 'A_addr_63' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 921 [1/1] (0.00ns)   --->   "%B_addr_62 = getelementptr i32 %B, i64 0, i64 %zext_ln20_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 921 'getelementptr' 'B_addr_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 922 [1/1] (0.00ns)   --->   "%B_addr_63 = getelementptr i32 %B, i64 0, i64 %zext_ln20_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 922 'getelementptr' 'B_addr_63' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 923 [1/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 923 'load' 'A_load_60' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln20_60 = bitcast i32 %A_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 924 'bitcast' 'bitcast_ln20_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 925 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 925 'getelementptr' 'buff_A_60_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 926 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_60, i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 926 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 927 [1/2] (1.64ns)   --->   "%B_load_60 = load i12 %B_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 927 'load' 'B_load_60' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 928 [1/1] (0.00ns)   --->   "%bitcast_ln21_60 = bitcast i32 %B_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 928 'bitcast' 'bitcast_ln21_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 929 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 929 'getelementptr' 'buff_B_60_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 930 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_60, i6 %buff_B_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 930 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 931 [1/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 931 'load' 'A_load_61' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln20_61 = bitcast i32 %A_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 932 'bitcast' 'bitcast_ln20_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 933 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 933 'getelementptr' 'buff_A_61_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 934 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_61, i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 934 'store' 'store_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 935 [1/2] (1.64ns)   --->   "%B_load_61 = load i12 %B_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 935 'load' 'B_load_61' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln21_61 = bitcast i32 %B_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 936 'bitcast' 'bitcast_ln21_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 937 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 937 'getelementptr' 'buff_B_61_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_32 : Operation 938 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_61, i6 %buff_B_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 938 'store' 'store_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 939 [2/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 939 'load' 'A_load_62' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 940 [2/2] (1.64ns)   --->   "%B_load_62 = load i12 %B_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 940 'load' 'B_load_62' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 941 [2/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 941 'load' 'A_load_63' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 942 [2/2] (1.64ns)   --->   "%B_load_63 = load i12 %B_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 942 'load' 'B_load_63' <Predicate = (!icmp_ln14)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 943 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6]   --->   Operation 943 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 944 [1/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 944 'load' 'A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln20_62 = bitcast i32 %A_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 945 'bitcast' 'bitcast_ln20_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 946 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 946 'getelementptr' 'buff_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 947 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_62, i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 947 'store' 'store_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 948 [1/2] (1.64ns)   --->   "%B_load_62 = load i12 %B_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 948 'load' 'B_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 949 [1/1] (0.00ns)   --->   "%bitcast_ln21_62 = bitcast i32 %B_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 949 'bitcast' 'bitcast_ln21_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 950 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 950 'getelementptr' 'buff_B_62_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 951 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_62, i6 %buff_B_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 951 'store' 'store_ln21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 952 [1/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 952 'load' 'A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln20_63 = bitcast i32 %A_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 953 'bitcast' 'bitcast_ln20_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 954 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 954 'getelementptr' 'buff_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 955 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_63, i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20]   --->   Operation 955 'store' 'store_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 956 [1/2] (1.64ns)   --->   "%B_load_63 = load i12 %B_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 956 'load' 'B_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln21_63 = bitcast i32 %B_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 957 'bitcast' 'bitcast_ln21_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 958 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 958 'getelementptr' 'buff_B_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 959 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %bitcast_ln21_63, i6 %buff_B_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21]   --->   Operation 959 'store' 'store_ln21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln14 = br void %lprd_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14]   --->   Operation 960 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [136]  (0 ns)
	'load' operation ('i') on local variable 'i' [143]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) [154]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [420]  (1.65 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [420]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_0' [423]  (0.699 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [436]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_2' [439]  (0.699 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [452]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_4' [455]  (0.699 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [468]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_6' [471]  (0.699 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [484]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_8' [487]  (0.699 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [500]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_10' [503]  (0.699 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [516]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_12' [519]  (0.699 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [532]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_14' [535]  (0.699 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [548]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_16' [551]  (0.699 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [564]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_18' [567]  (0.699 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [580]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_20' [583]  (0.699 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [596]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_22' [599]  (0.699 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [612]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_24' [615]  (0.699 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [628]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_26' [631]  (0.699 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [644]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_28' [647]  (0.699 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [660]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_30' [663]  (0.699 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [676]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_32' [679]  (0.699 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [692]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_34' [695]  (0.699 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [708]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_36' [711]  (0.699 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [724]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_38' [727]  (0.699 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [740]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_40' [743]  (0.699 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [756]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_42' [759]  (0.699 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [772]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_44' [775]  (0.699 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [788]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_46' [791]  (0.699 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [804]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_48' [807]  (0.699 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [820]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_50' [823]  (0.699 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [836]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_52' [839]  (0.699 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [852]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_54' [855]  (0.699 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [868]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_56' [871]  (0.699 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [884]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_58' [887]  (0.699 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [900]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_60' [903]  (0.699 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' [916]  (1.65 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) of variable 'bitcast_ln20_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20 on array 'buff_A_62' [919]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
