# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../tb_lib.ip_user_files/ipstatic" \
"../../../../tb_lib.srcs/sources_1/new/edge_det.sv" \
"../../../../tb_lib.srcs/sim_1/new/tb_n_bit_edge_detector.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
