// Seed: 3900629363
`timescale 1ps / 1ps
module module_0 (
    id_1
);
  inout id_1;
  logic id_1;
  logic id_2;
  logic id_3;
  assign id_3 = 1;
  logic id_4;
  always @(posedge 1 or negedge 1) begin
    if (id_1("" & id_1)) begin
      #1 id_4 = id_4;
    end
  end
  logic id_5 = 1'h0, id_6;
endmodule
