#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jan  4 18:35:51 2021
# Process ID: 7684
# Current directory: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9016 C:\Users\carlo\Documents\Universidad\Cuarto curso\Primer Semestre\Diseo de sistemas electrnicos digitales\Proyecto final\ProyectoFinal\dsed_audio\dsed_audio.xpr
# Log file: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/vivado.log
# Journal file: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio'
INFO: [Project 1-313] Project file moved from 'D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 822.145 ; gain = 8.312
update_compile_order -fileset sources_1
reset_run synth_2
reset_run clk_wiz_12mhz_synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Jan  4 18:37:01 2021] Launched clk_wiz_12mhz_synth_1, blk_mem_gen_0_synth_1, synth_2...
Run output will be captured here:
clk_wiz_12mhz_synth_1: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/clk_wiz_12mhz_synth_1/runme.log
blk_mem_gen_0_synth_1: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/blk_mem_gen_0_synth_1/runme.log
synth_2: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2/runme.log
[Mon Jan  4 18:37:02 2021] Launched impl_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Jan  4 18:48:09 2021] Launched synth_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2/runme.log
[Mon Jan  4 18:48:09 2021] Launched impl_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 862.344 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
set_property PROGRAM.FILE {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dsed_audio_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dsed_audio_1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_12mhz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/average_power_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity average_power_display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/new/controlador_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/dsed_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/new/enable_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enable_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/new/fir_data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_data_path
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/new/fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/new/half_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.srcs/sim_1/new/dsed_audio_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dsed_audio_1_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 57c794d15a2945ca9f5ce459fb299daf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot dsed_audio_1_tb_behav xil_defaultlib.dsed_audio_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz_clk_wiz_12mhz_clk_wiz [clk_wiz_12mhz_clk_wiz_12mhz_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_12mhz [clk_wiz_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.enable_generator [enable_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.average_power_display [average_power_display_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux [blk_mem_gen_0_blk_mem_gen_mux_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_wrapper [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_width [blk_mem_gen_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized52\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized53\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized54\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized55\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized56\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized57\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized58\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized59\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized60\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized61\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized62\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ [\blk_mem_gen_0_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generic_cstr [blk_mem_gen_0_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top [blk_mem_gen_0_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6_synth [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6 [blk_mem_gen_0_blk_mem_gen_v8_3_6...]
Compiling architecture structure of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.half_mul [half_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_data_path [fir_data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_fir [controlador_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio_1_tb
Built simulation snapshot dsed_audio_1_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/carlo/Documents/Universidad/Cuarto -notrace
couldn't read file "C:/Users/carlo/Documents/Universidad/Cuarto": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  4 19:01:54 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1054.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dsed_audio_1_tb_behav -key {Behavioral:sim_1:Functional:dsed_audio_1_tb} -tclbatch {dsed_audio_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dsed_audio_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 16675 ps  Iteration: 5  Process: /dsed_audio_1_tb/DUT/CLK_WIZ/inst/mmcm_adv_inst/pchk_p  File: /wrk/2017.2/nightly/2017_06_15_1909853/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1054.508 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1054.508 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dsed_audio_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:34 . Memory (MB): peak = 1054.508 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:14 . Memory (MB): peak = 1087.312 ; gain = 32.805
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Jan  4 19:05:29 2021] Launched synth_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2/runme.log
[Mon Jan  4 19:05:29 2021] Launched impl_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Jan  4 19:09:34 2021] Launched synth_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2/runme.log
[Mon Jan  4 19:09:34 2021] Launched impl_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Jan  4 19:31:20 2021] Launched synth_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/synth_2/runme.log
[Mon Jan  4 19:31:20 2021] Launched impl_2...
Run output will be captured here: C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/carlo/Documents/Universidad/Cuarto curso/Primer Semestre/Diseo de sistemas electrnicos digitales/Proyecto final/ProyectoFinal/dsed_audio/dsed_audio.runs/impl_2/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA37A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 20:08:18 2021...
