#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000014be144b000 .scope module, "full_adder_tb" "full_adder_tb" 2 4;
 .timescale -9 -9;
v0000014be14dfee0_0 .var "a", 0 0;
v0000014be14dfa80_0 .var "b", 0 0;
v0000014be14e0200_0 .var "cIn", 0 0;
v0000014be14e0160_0 .net "cOut", 0 0, L_0000014be1492af0;  1 drivers
v0000014be14e03e0_0 .net "s", 0 0, L_0000014be1492700;  1 drivers
S_0000014be14959a0 .scope module, "uut" "full_adder" 2 8, 3 1 0, S_0000014be144b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cOut";
L_0000014be1492d20 .functor XOR 1, v0000014be14dfee0_0, v0000014be14dfa80_0, C4<0>, C4<0>;
L_0000014be1492700 .functor XOR 1, L_0000014be1492d20, v0000014be14e0200_0, C4<0>, C4<0>;
L_0000014be1492c40 .functor AND 1, v0000014be14dfa80_0, v0000014be14e0200_0, C4<1>, C4<1>;
L_0000014be14928c0 .functor AND 1, v0000014be14dfee0_0, v0000014be14e0200_0, C4<1>, C4<1>;
L_0000014be1492770 .functor OR 1, L_0000014be1492c40, L_0000014be14928c0, C4<0>, C4<0>;
L_0000014be1492d90 .functor AND 1, v0000014be14dfee0_0, v0000014be14dfa80_0, C4<1>, C4<1>;
L_0000014be1492af0 .functor OR 1, L_0000014be1492770, L_0000014be1492d90, C4<0>, C4<0>;
v0000014be144b190_0 .net *"_ivl_0", 0 0, L_0000014be1492d20;  1 drivers
v0000014be1446ea0_0 .net *"_ivl_10", 0 0, L_0000014be1492d90;  1 drivers
v0000014be1495b30_0 .net *"_ivl_4", 0 0, L_0000014be1492c40;  1 drivers
v0000014be1495bd0_0 .net *"_ivl_6", 0 0, L_0000014be14928c0;  1 drivers
v0000014be1495c70_0 .net *"_ivl_8", 0 0, L_0000014be1492770;  1 drivers
v0000014be1495d10_0 .net "a", 0 0, v0000014be14dfee0_0;  1 drivers
v0000014be144ba40_0 .net "b", 0 0, v0000014be14dfa80_0;  1 drivers
v0000014be144bae0_0 .net "cIn", 0 0, v0000014be14e0200_0;  1 drivers
v0000014be144bb80_0 .net "cOut", 0 0, L_0000014be1492af0;  alias, 1 drivers
v0000014be144bc20_0 .net "s", 0 0, L_0000014be1492700;  alias, 1 drivers
    .scope S_0000014be144b000;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "full_adder_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014be144b000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14dfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014be14e0200_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$display", "Teste completo" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "./full_adder.v";
