timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "BUS[10]" 17 58732 -136 58732 -136 m4
port "BUS[9]" 16 52492 -136 52492 -136 m4
port "BUS[8]" 15 46252 -136 46252 -136 m4
port "BUS[7]" 14 40012 -136 40012 -136 m4
port "BUS[6]" 13 33772 -136 33772 -136 m4
port "BUS[5]" 12 27532 -136 27532 -136 m4
port "BUS[4]" 11 21292 -136 21292 -136 m4
port "BUS[3]" 10 15052 -136 15052 -136 m4
port "BUS[2]" 9 8812 -136 8812 -136 m4
port "BUS[1]" 8 2480 -136 2480 -136 m4
port "pin" 6 -321 619 -321 619 m3
port "d_out" 18 62147 1845 62147 1845 m4
port "enable" 7 -320 1626 -320 1626 m2
port "PHI_2" 4 -331 2117 -331 2117 m3
port "D_in" 5 -330 1870 -330 1870 m3
port "PHI_1" 3 -324 2299 -324 2299 m3
port "vdd" 1 -314 -27 -314 -27 m1
port "vdd" 1 -318 2480 -318 2480 m1
port "vss" 2 -321 1307 -321 1307 m1
node "BUS[10]" 807 2702.06 58732 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[10]" "swmatrix_Tgate_2.T2"
node "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1754.96 56392 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[9]" 807 2696.71 52492 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[9]" "swmatrix_Tgate_1.T2"
node "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 50152 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[8]" 807 2696.71 46252 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[8]" "swmatrix_Tgate_3.T2"
node "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 43912 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[7]" 807 2696.71 40012 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[7]" "swmatrix_Tgate_0.T2"
node "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 37672 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[6]" 807 2696.71 33772 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[6]" "swmatrix_Tgate_6.T2"
node "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 31432 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[5]" 807 2696.71 27532 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[5]" "swmatrix_Tgate_5.T2"
node "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 25192 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[4]" 807 2696.71 21292 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[4]" "swmatrix_Tgate_7.T2"
node "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 18952 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[3]" 807 2696.71 15052 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[3]" "swmatrix_Tgate_4.T2"
node "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1753.82 12712 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[2]" 807 2696.71 8812 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 662813 13606 0 0
equiv "BUS[2]" "swmatrix_Tgate_8.T2"
node "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1754.29 6472 211 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "BUS[1]" 807 3041.06 2480 -136 m4 0 0 0 0 249600 5424 748800 16272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 828516 23622 76800 3840 76800 3840 664006 13626 0 0
equiv "BUS[1]" "swmatrix_Tgate_9.T2"
node "pin" 9216 22719.2 -321 619 m3 0 0 0 0 3616000 73040 8736000 181840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8216320 237440 896000 44800 12614840 226482 0 0 0 0
equiv "pin" "swmatrix_Tgate_0.T1"
equiv "pin" "swmatrix_Tgate_1.T1"
equiv "pin" "swmatrix_Tgate_2.T1"
equiv "pin" "swmatrix_Tgate_3.T1"
equiv "pin" "swmatrix_Tgate_4.T1"
equiv "pin" "swmatrix_Tgate_5.T1"
equiv "pin" "swmatrix_Tgate_6.T1"
equiv "pin" "swmatrix_Tgate_7.T1"
equiv "pin" "swmatrix_Tgate_8.T1"
equiv "pin" "swmatrix_Tgate_9.T1"
node "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2676 1766.07 141 220 mvpdif 0 0 0 0 0 0 0 0 23232 704 32208 908 1031328 38592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270330 7674 205850 5010 0 0 0 0 0 0
node "a_61081_1539#" 26 7.20195 61081 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59468_1577#" 18 4.19743 59468 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59860_1577#" 10 9.49709 59860 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_2.gated_control" 965 3214.82 56480 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_2.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_2.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gated_control"
equiv "swmatrix_Tgate_2.gated_control" "ShiftReg_row_10_2$1_0.gc[10]"
equiv "swmatrix_Tgate_2.gated_control" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 775.545 61061 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "d_out" 117 974.183 62147 1845 m4 0 0 0 0 0 0 0 0 23232 704 32208 908 99140 2082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76884 2632 26400 1120 64020 1892 112919 2484 0 0
equiv "d_out" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "d_out" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "d_out" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q"
equiv "d_out" "ShiftReg_row_10_2$1_0.Q[10]"
node "a_57004_1577#" 18 4.19743 57004 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57396_1577#" 10 9.49709 57396 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59820_2122#" 19 0 59820 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59468_2122#" 29 0 59468 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59960_2002#" 105 418.293 59960 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_59100_1580#" 100 527.992 59100 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_59616_2122#" 190 1127.57 59616 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 58040 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_54841_1539#" 26 7.20195 54841 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53228_1577#" 18 4.19743 53228 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53620_1577#" 10 9.49709 53620 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57356_2122#" 19 0 57356 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57004_2122#" 29 0 57004 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57496_2002#" 105 421.092 57496 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_56636_1580#" 100 530.627 56636 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_58632_1562#" 256 1180.67 58632 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_57152_2122#" 190 1142.87 57152 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_1.gated_control" 965 3199.4 50240 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gated_control"
equiv "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.gc[9]"
equiv "swmatrix_Tgate_1.gated_control" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_56168_1562#" 256 1183.3 56168 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 54821 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[9]" 195 1429.57 54264 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.D"
equiv "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.Q"
node "a_50764_1577#" 18 4.19743 50764 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51156_1577#" 10 9.49709 51156 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53580_2122#" 19 0 53580 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53228_2122#" 29 0 53228 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53720_2002#" 105 418.293 53720 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_52860_1580#" 100 527.992 52860 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_53376_2122#" 190 1127.57 53376 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 51800 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_48601_1539#" 26 7.20195 48601 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46988_1577#" 18 4.19743 46988 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47380_1577#" 10 9.49709 47380 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51116_2122#" 19 0 51116 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50764_2122#" 29 0 50764 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51256_2002#" 105 421.092 51256 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_50396_1580#" 100 530.627 50396 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_52392_1562#" 256 1180.67 52392 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_50912_2122#" 190 1142.87 50912 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_3.gated_control" 965 3199.4 44000 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gated_control"
equiv "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.gc[8]"
equiv "swmatrix_Tgate_3.gated_control" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_49928_1562#" 256 1183.3 49928 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 48581 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[8]" 195 1429.57 48024 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.Q"
node "a_44524_1577#" 18 4.19743 44524 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44916_1577#" 10 9.49709 44916 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47340_2122#" 19 0 47340 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_46988_2122#" 29 0 46988 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47480_2002#" 105 418.293 47480 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_46620_1580#" 100 527.992 46620 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_47136_2122#" 190 1127.57 47136 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 45560 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_42361_1539#" 26 7.20195 42361 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_40748_1577#" 18 4.19743 40748 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41140_1577#" 10 9.49709 41140 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44876_2122#" 19 0 44876 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44524_2122#" 29 0 44524 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45016_2002#" 105 421.092 45016 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_44156_1580#" 100 530.627 44156 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_46152_1562#" 256 1180.67 46152 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_44672_2122#" 190 1142.87 44672 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_0.gated_control" 965 3199.4 37760 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_0.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_0.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gated_control"
equiv "swmatrix_Tgate_0.gated_control" "ShiftReg_row_10_2$1_0.gc[7]"
equiv "swmatrix_Tgate_0.gated_control" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_43688_1562#" 256 1183.3 43688 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 42341 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[7]" 195 1429.57 41784 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.D"
equiv "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.Q"
node "a_38284_1577#" 18 4.19743 38284 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38676_1577#" 10 9.49709 38676 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41100_2122#" 19 0 41100 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_40748_2122#" 29 0 40748 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41240_2002#" 105 418.293 41240 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_40380_1580#" 100 527.992 40380 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_40896_2122#" 190 1127.57 40896 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 39320 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_36121_1539#" 26 7.20195 36121 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_34508_1577#" 18 4.19743 34508 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_34900_1577#" 10 9.49709 34900 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38636_2122#" 19 0 38636 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38284_2122#" 29 0 38284 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38776_2002#" 105 421.092 38776 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_37916_1580#" 100 530.627 37916 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_39912_1562#" 256 1180.67 39912 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_38432_2122#" 190 1142.87 38432 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_6.gated_control" 965 3199.4 31520 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_6.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_6.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gated_control"
equiv "swmatrix_Tgate_6.gated_control" "ShiftReg_row_10_2$1_0.gc[6]"
equiv "swmatrix_Tgate_6.gated_control" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_37448_1562#" 256 1183.3 37448 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 36101 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[6]" 195 1429.57 35544 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.D"
equiv "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.Q"
node "a_32044_1577#" 18 4.19743 32044 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32436_1577#" 10 9.49709 32436 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_34860_2122#" 19 0 34860 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_34508_2122#" 29 0 34508 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35000_2002#" 105 418.293 35000 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_34140_1580#" 100 527.992 34140 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_34656_2122#" 190 1127.57 34656 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 33080 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_29881_1539#" 26 7.20195 29881 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28268_1577#" 18 4.19743 28268 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28660_1577#" 10 9.49709 28660 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32396_2122#" 19 0 32396 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32044_2122#" 29 0 32044 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32536_2002#" 105 421.092 32536 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_31676_1580#" 100 530.627 31676 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_33672_1562#" 256 1180.67 33672 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_32192_2122#" 190 1142.87 32192 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_5.gated_control" 965 3199.4 25280 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gated_control"
equiv "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.gc[5]"
equiv "swmatrix_Tgate_5.gated_control" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_31208_1562#" 256 1183.3 31208 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 29861 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[5]" 195 1429.57 29304 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.D"
equiv "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.Q"
node "a_25804_1577#" 18 4.19743 25804 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26196_1577#" 10 9.49709 26196 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28620_2122#" 19 0 28620 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28268_2122#" 29 0 28268 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28760_2002#" 105 418.293 28760 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_27900_1580#" 100 527.992 27900 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_28416_2122#" 190 1127.57 28416 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 26840 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_23641_1539#" 26 7.20195 23641 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22028_1577#" 18 4.19743 22028 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22420_1577#" 10 9.49709 22420 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26156_2122#" 19 0 26156 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25804_2122#" 29 0 25804 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26296_2002#" 105 421.092 26296 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_25436_1580#" 100 530.627 25436 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_27432_1562#" 256 1180.67 27432 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_25952_2122#" 190 1142.87 25952 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_7.gated_control" 965 3199.4 19040 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_7.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_7.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gated_control"
equiv "swmatrix_Tgate_7.gated_control" "ShiftReg_row_10_2$1_0.gc[4]"
equiv "swmatrix_Tgate_7.gated_control" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_24968_1562#" 256 1183.3 24968 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 23621 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[4]" 195 1429.57 23064 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.D"
equiv "ShiftReg_row_10_2$1_0.Q[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.Q"
node "a_19564_1577#" 18 4.19743 19564 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19956_1577#" 10 9.49709 19956 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22380_2122#" 19 0 22380 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22028_2122#" 29 0 22028 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22520_2002#" 105 418.293 22520 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_21660_1580#" 100 527.992 21660 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_22176_2122#" 190 1127.57 22176 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 20600 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_17401_1539#" 26 7.20195 17401 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15788_1577#" 18 4.19743 15788 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16180_1577#" 10 9.49709 16180 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19916_2122#" 19 0 19916 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19564_2122#" 29 0 19564 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20056_2002#" 105 421.092 20056 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_19196_1580#" 100 530.627 19196 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_21192_1562#" 256 1180.67 21192 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_19712_2122#" 190 1142.87 19712 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_4.gated_control" 965 3199.4 12800 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gated_control"
equiv "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.gc[3]"
equiv "swmatrix_Tgate_4.gated_control" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_18728_1562#" 256 1183.3 18728 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 17381 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[3]" 195 1429.57 16824 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[3]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[3]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.D"
equiv "ShiftReg_row_10_2$1_0.Q[3]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[3]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[3]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.Q"
node "a_13324_1577#" 18 4.19743 13324 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13716_1577#" 10 9.49709 13716 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16140_2122#" 19 0 16140 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15788_2122#" 29 0 15788 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16280_2002#" 105 418.293 16280 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_15420_1580#" 100 527.992 15420 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_15936_2122#" 190 1127.57 15936 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 14360 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_11161_1539#" 26 7.20195 11161 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9548_1577#" 18 4.19743 9548 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9940_1577#" 10 9.49709 9940 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13676_2122#" 19 0 13676 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13324_2122#" 29 0 13324 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13816_2002#" 105 421.092 13816 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_12956_1580#" 100 530.627 12956 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_14952_1562#" 256 1180.67 14952 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_13472_2122#" 190 1142.87 13472 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_8.gated_control" 965 3206.73 6560 167 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 456360 12724 0 0 0 0
equiv "swmatrix_Tgate_8.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_8.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gated_control"
equiv "swmatrix_Tgate_8.gated_control" "ShiftReg_row_10_2$1_0.gc[2]"
equiv "swmatrix_Tgate_8.gated_control" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_12488_1562#" 256 1183.3 12488 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 769.17 11141 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "ShiftReg_row_10_2$1_0.Q[2]" 195 1429.57 10584 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.D"
equiv "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.Q"
node "a_7084_1577#" 18 4.19743 7084 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7476_1577#" 10 9.49709 7476 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9900_2122#" 19 0 9900 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9548_2122#" 29 0 9548 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10040_2002#" 105 418.293 10040 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_9180_1580#" 100 527.992 9180 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_9696_2122#" 190 1127.57 9696 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.712 8120 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_4921_1539#" 26 7.20195 4921 1539 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3308_1577#" 18 4.19743 3308 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3700_1577#" 10 9.49709 3700 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7436_2122#" 19 0 7436 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7084_2122#" 29 0 7084 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7576_2002#" 105 421.092 7576 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_6716_1580#" 100 530.627 6716 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_8712_1562#" 256 1180.67 8712 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_7232_2122#" 190 1142.87 7232 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "swmatrix_Tgate_9.gated_control" 965 3245.91 229 176 p 0 0 0 0 0 0 0 0 23232 704 32208 908 443064 14924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144533 4668 221588 5744 457789 12764 0 0 0 0
equiv "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gated_control"
equiv "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.gc[1]"
equiv "swmatrix_Tgate_9.gated_control" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I"
node "a_6248_1562#" 256 1183.3 6248 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 771.255 4901 2043 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "enable" 864 22685.6 -320 1626 m2 0 0 0 0 0 0 0 0 0 0 0 0 991400 20820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161760 6960 5144908 130082 0 0 0 0 0 0
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN"
equiv "enable" "ShiftReg_row_10_2$1_0.EN"
node "ShiftReg_row_10_2$1_0.Q[1]" 195 1436.31 4344 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q"
equiv "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.Q"
equiv "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.D"
node "a_844_1577#" 18 4.19743 844 1577 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1236_1577#" 10 9.49709 1236 1577 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3660_2122#" 19 0 3660 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3308_2122#" 29 0 3308 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3800_2002#" 105 418.104 3800 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_2940_1580#" 100 527.802 2940 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_3456_2122#" 190 1127.52 3456 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "PHI_2" 811 4725.47 -331 2117 m3 0 0 0 0 0 0 0 0 0 0 0 0 894200 19300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 309030 9220 106400 4160 6257200 125344 0 0 0 0
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2"
equiv "PHI_2" "ShiftReg_row_10_2$1_0.PHI_2"
node "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 111 666.686 1880 1539 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D"
node "a_1196_2122#" 19 0 1196 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_844_2122#" 29 0 844 2122 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1336_2002#" 105 421.321 1336 2002 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_476_1580#" 100 530.833 476 1580 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_2472_1562#" 256 1180.53 2472 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_992_2122#" 190 1143.1 992 2122 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "D_in" 61 479.254 -330 1870 m3 0 0 0 0 0 0 0 0 0 0 0 0 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14664 576 10000 400 117800 2556 0 0 0 0
equiv "D_in" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D"
equiv "D_in" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D"
equiv "D_in" "ShiftReg_row_10_2$1_0.D_in"
node "PHI_1" 814 12000.7 -324 2299 m3 0 0 0 0 0 0 0 0 0 0 0 0 894200 19300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378110 12600 100000 4000 6249200 125184 0 0 0 0
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1"
equiv "PHI_1" "ShiftReg_row_10_2$1_0.PHI_1"
node "a_8_1562#" 256 1196.08 8 1562 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "vdd" 189444 289685 -318 2480 m1 83008812 247686 0 0 1168000 18920 0 0 737280 26240 3555040 97160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25282040 372110 0 0 0 0 0 0 0 0
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD"
equiv "vdd" "ShiftReg_row_10_2$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_0.VDD"
equiv "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_1.VDD"
equiv "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_2.VDD"
equiv "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_3.VDD"
equiv "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_4.VDD"
equiv "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_5.VDD"
equiv "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_6.VDD"
equiv "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_7.VDD"
equiv "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_8.VDD"
equiv "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD"
equiv "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW"
equiv "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD"
equiv "vdd" "swmatrix_Tgate_9.VDD"
substrate "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 -180 1552 mvppd 0 0 0 0 0 0 1136000 18840 2157440 66720 743040 26400 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23296350 201348 0 0 0 0 0 0 0 0
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.nfet_0.vss"
equiv "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.VSS"
cap "a_37448_1562#" "a_38432_2122#" 70.5524
cap "a_32536_2002#" "a_32192_2122#" 578.45
cap "PHI_2" "a_12488_1562#" 27.6193
cap "a_53580_2122#" "BUS[9]" 1.0432
cap "a_34900_1577#" "enable" 5.78676
cap "vdd" "a_34508_2122#" 4.91015
cap "vdd" "a_22028_2122#" 4.91015
cap "PHI_1" "a_1196_2122#" 5.33797
cap "swmatrix_Tgate_1.gated_control" "a_53228_1577#" 0.309194
cap "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.Q[9]" 224.179
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "BUS[2]" "PHI_2" 112.52
cap "swmatrix_Tgate_1.gated_control" "a_50396_1580#" 8.04302
cap "swmatrix_Tgate_9.gated_control" "enable" 511.268
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "vdd" "a_28620_2122#" 15.0582
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_25952_2122#" 0.608072
cap "BUS[2]" "a_9696_2122#" 15.7105
cap "a_37916_1580#" "pin" 0.0200821
cap "a_37448_1562#" "swmatrix_Tgate_6.gated_control" 4.93201
cap "a_7232_2122#" "a_6716_1580#" 300.534
cap "a_19916_2122#" "swmatrix_Tgate_7.gated_control" 0.0123814
cap "a_51156_1577#" "pin" 0.0789196
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "BUS[9]" 0.0524689
cap "BUS[4]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "a_15936_2122#" "a_14952_1562#" 70.5524
cap "PHI_1" "a_37916_1580#" 53.3033
cap "ShiftReg_row_10_2$1_0.Q[7]" "enable" 512.997
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_25436_1580#" 0.711461
cap "swmatrix_Tgate_5.gated_control" "a_28660_1577#" 0.556976
cap "a_1236_1577#" "pin" 0.291444
cap "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.Q[8]" 224.179
cap "a_34140_1580#" "BUS[6]" 13.3566
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "a_1336_2002#" "D_in" 2.42459
cap "PHI_2" "a_3660_2122#" 4.21834
cap "a_57004_1577#" "ShiftReg_row_10_2$1_0.Q[9]" 0.127528
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_59616_2122#" 4.7527
cap "vdd" "a_45016_2002#" 326.026
cap "a_53720_2002#" "a_52860_1580#" 8.87917
cap "BUS[8]" "a_48601_1539#" 0.249155
cap "a_40380_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "ShiftReg_row_10_2$1_0.Q[6]" "swmatrix_Tgate_0.gated_control" 172.773
cap "a_3700_1577#" "enable" 5.78676
cap "a_59100_1580#" "swmatrix_Tgate_2.gated_control" 6.67512
cap "a_25436_1580#" "PHI_2" 33.2144
cap "vdd" "PHI_2" 4671.87
cap "a_32536_2002#" "PHI_2" 32.0709
cap "a_33672_1562#" "a_31676_1580#" 0.0220637
cap "pin" "a_41140_1577#" 0.287473
cap "a_7576_2002#" "a_6248_1562#" 24.0342
cap "vdd" "a_9696_2122#" 559.435
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_27432_1562#" 0.0274252
cap "BUS[9]" "enable" 211.504
cap "D_in" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 10.6753
cap "swmatrix_Tgate_8.gated_control" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.38413
cap "a_43688_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 1.15561
cap "a_2472_1562#" "a_3456_2122#" 70.5524
cap "a_24968_1562#" "enable" 87.5156
cap "a_40896_2122#" "a_41140_1577#" 15.9495
cap "a_40380_1580#" "ShiftReg_row_10_2$1_0.Q[7]" 1.01111
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_51256_2002#" 2.42459
cap "a_25804_2122#" "PHI_1" 2.006
cap "a_19564_2122#" "a_19712_2122#" 0.457803
cap "a_17401_1539#" "ShiftReg_row_10_2$1_0.Q[3]" 2.40703
cap "a_44672_2122#" "a_46152_1562#" 2.68185
cap "a_38776_2002#" "BUS[7]" 11.703
cap "ShiftReg_row_10_2$1_0.Q[3]" "PHI_2" 635.781
cap "a_46620_1580#" "a_46988_1577#" 1.93897
cap "a_28416_2122#" "a_28268_1577#" 0.412744
cap "d_out" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.3703
cap "swmatrix_Tgate_4.gated_control" "a_19564_1577#" 0.0885516
cap "PHI_1" "a_7084_2122#" 2.006
cap "a_28760_2002#" "ShiftReg_row_10_2$1_0.Q[5]" 258.742
cap "a_13676_2122#" "a_13816_2002#" 1.09095
cap "BUS[10]" "a_56168_1562#" 5.69706
cap "a_7576_2002#" "pin" 1.46378
cap "PHI_2" "a_1196_2122#" 4.11442
cap "vdd" "a_476_1580#" 422.541
cap "a_58632_1562#" "enable" 86.9424
cap "swmatrix_Tgate_1.gated_control" "a_56168_1562#" 4.93201
cap "a_32192_2122#" "a_32044_1577#" 0.412744
cap "a_57496_2002#" "enable" 51.2387
cap "PHI_1" "a_7576_2002#" 13.1403
cap "a_13324_1577#" "enable" 2.20111
cap "swmatrix_Tgate_5.gated_control" "a_25952_2122#" 14.9623
cap "swmatrix_Tgate_2.gated_control" "a_57396_1577#" 0.556976
cap "a_19956_1577#" "pin" 0.0789196
cap "a_47340_2122#" "enable" 3.68034
cap "ShiftReg_row_10_2$1_0.Q[6]" "a_36121_1539#" 2.40703
cap "a_19916_2122#" "a_20056_2002#" 1.09095
cap "a_35000_2002#" "a_34656_2122#" 578.45
cap "vdd" "ShiftReg_row_10_2$1_0.Q[1]" 577.622
cap "a_8_1562#" "pin" 0.382651
cap "a_18728_1562#" "pin" 0.624667
cap "BUS[2]" "a_7436_2122#" 0.980332
cap "a_59960_2002#" "a_58632_1562#" 24.0342
cap "enable" "swmatrix_Tgate_0.gated_control" 508.463
cap "swmatrix_Tgate_4.gated_control" "a_15936_2122#" 15.5253
cap "a_22520_2002#" "BUS[4]" 11.6081
cap "BUS[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "a_8_1562#" "PHI_1" 701.408
cap "a_18728_1562#" "PHI_1" 701.408
cap "a_2940_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "a_51156_1577#" "PHI_2" 0.45995
cap "BUS[9]" "a_50912_2122#" 19.0994
cap "a_37916_1580#" "PHI_2" 33.2144
cap "BUS[6]" "a_34508_1577#" 0.498233
cap "a_13324_1577#" "ShiftReg_row_10_2$1_0.Q[2]" 0.127528
cap "a_22380_2122#" "enable" 3.68034
cap "BUS[10]" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "a_9180_1580#" "pin" 1.12672
cap "a_1236_1577#" "PHI_2" 0.45995
cap "a_3308_2122#" "a_2940_1580#" 2.941
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_6.gated_control" 881.368
cap "BUS[8]" "a_47136_2122#" 15.7105
cap "a_38676_1577#" "enable" 5.76921
cap "swmatrix_Tgate_9.gated_control" "a_4921_1539#" 1.12921
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_44156_1580#" 0.711461
cap "a_40380_1580#" "swmatrix_Tgate_0.gated_control" 6.67512
cap "PHI_1" "a_9180_1580#" 12.7656
cap "BUS[5]" "swmatrix_Tgate_6.gated_control" 5.65723
cap "swmatrix_Tgate_9.gated_control" "swmatrix_Tgate_8.gated_control" 12.5863
cap "ShiftReg_row_10_2$1_0.Q[5]" "pin" 14.9123
cap "a_33672_1562#" "a_31208_1562#" 0.0131275
cap "vdd" "a_7436_2122#" 15.0582
cap "BUS[2]" "a_9548_2122#" 0.415538
cap "swmatrix_Tgate_3.gated_control" "a_44916_1577#" 0.556976
cap "BUS[3]" "enable" 211.504
cap "a_32044_1577#" "PHI_2" 0.2689
cap "a_36121_1539#" "enable" 3.9848
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[5]" 57.9751
cap "PHI_2" "a_41140_1577#" 0.45995
cap "vdd" "a_27900_1580#" 424.957
cap "a_25804_2122#" "PHI_2" 0.788786
cap "vdd" "a_53228_2122#" 4.91015
cap "a_59616_2122#" "pin" 2.51272
cap "a_38776_2002#" "pin" 1.46378
cap "a_15420_1580#" "a_16280_2002#" 8.87917
cap "a_46988_2122#" "a_46620_1580#" 2.941
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_54841_1539#" "PHI_2" 0.272964
cap "enable" "a_42361_1539#" 3.9848
cap "a_26156_2122#" "a_26296_2002#" 1.09095
cap "a_844_2122#" "a_992_2122#" 0.457803
cap "PHI_2" "a_7084_2122#" 0.788786
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_57004_1577#" 0.035891
cap "PHI_1" "a_59616_2122#" 18.0387
cap "PHI_1" "a_38776_2002#" 13.1403
cap "vdd" "a_22176_2122#" 559.435
cap "ShiftReg_row_10_2$1_0.Q[6]" "a_34656_2122#" 114.332
cap "ShiftReg_row_10_2$1_0.Q[5]" "a_29881_1539#" 2.40703
cap "a_7084_1577#" "enable" 2.20111
cap "a_23641_1539#" "ShiftReg_row_10_2$1_0.Q[4]" 2.40703
cap "a_43688_1562#" "pin" 0.624667
cap "a_7576_2002#" "PHI_2" 32.0709
cap "a_32192_2122#" "ShiftReg_row_10_2$1_0.Q[5]" 15.5191
cap "a_22420_1577#" "pin" 0.287473
cap "enable" "a_48601_1539#" 3.9848
cap "swmatrix_Tgate_6.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 235.351
cap "a_56168_1562#" "ShiftReg_row_10_2$1_0.Q[9]" 167.786
cap "PHI_1" "a_43688_1562#" 701.408
cap "a_13324_1577#" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.035891
cap "a_19564_2122#" "a_19196_1580#" 2.941
cap "vdd" "a_13676_2122#" 15.0582
cap "vdd" "a_9548_2122#" 4.91015
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_43688_1562#" 0.170699
cap "swmatrix_Tgate_3.gated_control" "a_44672_2122#" 14.9623
cap "a_8_1562#" "PHI_2" 27.2344
cap "a_18728_1562#" "PHI_2" 27.6193
cap "a_19956_1577#" "PHI_2" 0.45995
cap "D_in" "enable" 133.551
cap "a_26296_2002#" "ShiftReg_row_10_2$1_0.Q[4]" 2.42459
cap "swmatrix_Tgate_1.gated_control" "a_53376_2122#" 15.5253
cap "a_1336_2002#" "BUS[1]" 14.2758
cap "a_41100_2122#" "enable" 3.68034
cap "vdd" "a_46152_1562#" 1042.7
cap "a_50764_1577#" "swmatrix_Tgate_3.gated_control" 0.0885516
cap "a_3308_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "vdd" "a_37448_1562#" 1000.67
cap "enable" "a_14952_1562#" 86.9424
cap "a_27432_1562#" "a_24968_1562#" 0.0131275
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "PHI_1" "a_9900_2122#" 4.7684
cap "BUS[9]" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "a_38432_2122#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.608072
cap "a_41240_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.42459
cap "a_2472_1562#" "pin" 1.26508
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_21192_1562#" 166.893
cap "a_19712_2122#" "pin" 1.38096
cap "a_26196_1577#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[5]" 11.0178
cap "a_7576_2002#" "ShiftReg_row_10_2$1_0.Q[1]" 2.42459
cap "a_10040_2002#" "a_9940_1577#" 0.622982
cap "a_9180_1580#" "PHI_2" 73.9492
cap "a_13324_1577#" "swmatrix_Tgate_8.gated_control" 0.0885516
cap "a_34656_2122#" "enable" 114.426
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "BUS[1]" 108.507
cap "a_8_1562#" "a_476_1580#" 305.277
cap "a_2472_1562#" "PHI_1" 17.3317
cap "a_19712_2122#" "PHI_1" 18.821
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[9]" 0.167606
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.013
cap "a_9180_1580#" "a_9696_2122#" 300.534
cap "ShiftReg_row_10_2$1_0.Q[5]" "PHI_2" 635.781
cap "BUS[6]" "pin" 11071.9
cap "BUS[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "a_2940_1580#" "enable" 51.2449
cap "a_3308_2122#" "BUS[1]" 0.402305
cap "a_19564_1577#" "swmatrix_Tgate_7.gated_control" 0.309194
cap "BUS[3]" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "BUS[6]" "PHI_1" 94.8569
cap "BUS[10]" "pin" 11071.9
cap "a_59616_2122#" "a_59860_1577#" 15.9495
cap "pin" "a_44156_1580#" 0.0200821
cap "a_57152_2122#" "enable" 110.553
cap "a_38776_2002#" "PHI_2" 32.0709
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "BUS[10]" "PHI_1" 94.8569
cap "swmatrix_Tgate_1.gated_control" "pin" 1232.91
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.119871
cap "a_59616_2122#" "PHI_2" 40.1085
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_52392_1562#" 0.0274252
cap "a_43688_1562#" "a_45016_2002#" 24.0342
cap "PHI_1" "a_44156_1580#" 53.3033
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_7.gated_control" 235.351
cap "swmatrix_Tgate_1.gated_control" "PHI_1" 10.86
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_44156_1580#" 0.184701
cap "a_7436_2122#" "a_7576_2002#" 1.09095
cap "swmatrix_Tgate_1.gated_control" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5.18486
cap "enable" "a_47136_2122#" 114.426
cap "a_37448_1562#" "a_37916_1580#" 305.277
cap "a_56636_1580#" "enable" 51.0826
cap "a_43688_1562#" "PHI_2" 27.6193
cap "enable" "a_50764_2122#" 1.01023
cap "vdd" "a_28268_2122#" 4.91015
cap "BUS[6]" "a_32192_2122#" 19.0994
cap "PHI_2" "a_61081_1539#" 0.272964
cap "a_22420_1577#" "PHI_2" 0.45995
cap "a_16140_2122#" "a_16280_2002#" 1.09095
cap "BUS[6]" "a_34508_2122#" 0.415538
cap "a_34140_1580#" "a_34508_1577#" 1.93897
cap "swmatrix_Tgate_4.gated_control" "enable" 508.463
cap "vdd" "a_22520_2002#" 328.869
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_3800_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.42459
cap "a_53376_2122#" "a_53228_1577#" 0.412744
cap "a_844_1577#" "a_992_2122#" 0.412744
cap "PHI_2" "a_9900_2122#" 4.21834
cap "a_53376_2122#" "ShiftReg_row_10_2$1_0.Q[9]" 114.332
cap "a_26196_1577#" "swmatrix_Tgate_5.gated_control" 0.556976
cap "a_52392_1562#" "enable" 86.9424
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_14952_1562#" 3.9705
cap "a_9900_2122#" "a_9696_2122#" 11.5072
cap "a_7084_1577#" "swmatrix_Tgate_8.gated_control" 0.309194
cap "vdd" "a_844_2122#" 4.91015
cap "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.Q[2]" 172.773
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[6]" 85.7476
cap "a_992_2122#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.481214
cap "a_2472_1562#" "PHI_2" 601.194
cap "a_19712_2122#" "PHI_2" 48.9451
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_56168_1562#" 0.170699
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "vdd" "swmatrix_Tgate_3.gated_control" 1847.61
cap "BUS[8]" "a_46620_1580#" 13.3566
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_32536_2002#" 0.155498
cap "a_50912_2122#" "a_50764_2122#" 0.457803
cap "BUS[5]" "a_25436_1580#" 6.88079
cap "a_26296_2002#" "pin" 1.46378
cap "a_38284_1577#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.035891
cap "vdd" "BUS[5]" 560.529
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_34900_1577#" "swmatrix_Tgate_6.gated_control" 0.556976
cap "a_59100_1580#" "enable" 51.2449
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "a_45016_2002#" "a_44156_1580#" 8.87917
cap "swmatrix_Tgate_5.gated_control" "enable" 508.463
cap "a_3308_1577#" "enable" 2.20029
cap "BUS[6]" "PHI_2" 112.52
cap "a_26296_2002#" "PHI_1" 13.1403
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_28268_1577#" 0.127528
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "a_21660_1580#" "a_21192_1562#" 305.277
cap "a_19196_1580#" "pin" 0.0200821
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_20056_2002#" 255.601
cap "BUS[10]" "a_59860_1577#" 0.564575
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_40896_2122#" 15.3633
cap "a_59100_1580#" "a_59960_2002#" 8.87917
cap "a_52392_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 166.893
cap "a_44672_2122#" "a_44524_2122#" 0.457803
cap "BUS[10]" "PHI_2" 112.52
cap "a_27900_1580#" "ShiftReg_row_10_2$1_0.Q[5]" 1.01111
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_59468_1577#" 0.127528
cap "a_19196_1580#" "PHI_1" 53.3033
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "BUS[4]" 1218.61
cap "a_50912_2122#" "a_52392_1562#" 2.68185
cap "PHI_2" "a_44156_1580#" 33.2144
cap "a_2472_1562#" "a_476_1580#" 0.0220637
cap "ShiftReg_row_10_2$1_0.Q[9]" "pin" 14.9123
cap "swmatrix_Tgate_1.gated_control" "PHI_2" 310.948
cap "a_28268_1577#" "PHI_2" 0.2689
cap "enable" "BUS[1]" 215.829
cap "a_50396_1580#" "pin" 0.0200821
cap "vdd" "a_51256_2002#" 326.026
cap "a_2472_1562#" "ShiftReg_row_10_2$1_0.Q[1]" 2.24809
cap "a_28760_2002#" "a_28416_2122#" 578.45
cap "a_9548_2122#" "a_9180_1580#" 2.941
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[9]" 57.9751
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "PHI_1" "a_50396_1580#" 53.3033
cap "a_32536_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 255.601
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "a_25804_1577#" "a_25436_1580#" 1.93897
cap "vdd" "a_15420_1580#" 424.957
cap "swmatrix_Tgate_4.gated_control" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 881.368
cap "a_57396_1577#" "enable" 5.76921
cap "a_7476_1577#" "enable" 5.76921
cap "a_21660_1580#" "swmatrix_Tgate_7.gated_control" 6.67512
cap "a_57004_1577#" "PHI_2" 0.2689
cap "swmatrix_Tgate_9.gated_control" "a_992_2122#" 13.908
cap "a_53720_2002#" "a_53580_2122#" 1.09095
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_27432_1562#" 3.9705
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_7084_1577#" 0.035891
cap "a_22420_1577#" "a_22176_2122#" 15.9495
cap "a_23641_1539#" "PHI_2" 0.272964
cap "a_15420_1580#" "ShiftReg_row_10_2$1_0.Q[3]" 1.01111
cap "a_34140_1580#" "pin" 1.12672
cap "a_21192_1562#" "enable" 86.9424
cap "a_57356_2122#" "swmatrix_Tgate_2.gated_control" 0.0123814
cap "a_41240_2002#" "BUS[7]" 11.6081
cap "a_38432_2122#" "swmatrix_Tgate_0.gated_control" 14.9623
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_26296_2002#" 255.601
cap "a_37448_1562#" "a_38776_2002#" 24.0342
cap "a_34140_1580#" "PHI_1" 12.7656
cap "swmatrix_Tgate_4.gated_control" "swmatrix_Tgate_8.gated_control" 12.5863
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_48601_1539#" 2.40703
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_4921_1539#" 9.69547
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_32044_1577#" 0.035891
cap "a_26296_2002#" "PHI_2" 32.0709
cap "a_51156_1577#" "a_51256_2002#" 0.622982
cap "a_43688_1562#" "a_46152_1562#" 0.0131275
cap "a_28416_2122#" "pin" 2.51272
cap "ShiftReg_row_10_2$1_0.Q[7]" "a_44672_2122#" 15.5191
cap "enable" "a_12956_1580#" 51.0826
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "enable" "a_3800_2002#" 52.2033
cap "vdd" "a_59468_2122#" 4.91015
cap "a_28416_2122#" "PHI_1" 18.0387
cap "swmatrix_Tgate_6.gated_control" "swmatrix_Tgate_0.gated_control" 12.5863
cap "a_19196_1580#" "PHI_2" 33.2144
cap "a_25804_2122#" "BUS[5]" 0.0691619
cap "a_56168_1562#" "pin" 0.624667
cap "a_59616_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "enable" "a_13472_2122#" 110.553
cap "a_34140_1580#" "a_34508_2122#" 2.941
cap "a_38432_2122#" "a_38676_1577#" 15.9495
cap "a_52392_1562#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.9705
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "swmatrix_Tgate_7.gated_control" "enable" 508.463
cap "a_53228_1577#" "PHI_2" 0.2689
cap "PHI_1" "a_56168_1562#" 701.408
cap "ShiftReg_row_10_2$1_0.Q[9]" "PHI_2" 635.781
cap "a_3456_2122#" "pin" 0.850769
cap "a_31676_1580#" "enable" 51.0826
cap "a_58632_1562#" "d_out" 2.24809
cap "a_16280_2002#" "BUS[3]" 11.6081
cap "a_26156_2122#" "PHI_1" 5.33797
cap "a_50396_1580#" "PHI_2" 33.2144
cap "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5084.48
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_12956_1580#" 362.033
cap "a_27900_1580#" "a_28268_1577#" 1.93897
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_61081_1539#" 9.69547
cap "a_46620_1580#" "enable" 51.2449
cap "PHI_1" "a_3456_2122#" 18.0387
cap "a_53720_2002#" "enable" 52.2033
cap "a_7232_2122#" "a_8712_1562#" 2.68185
cap "a_22380_2122#" "BUS[4]" 1.0432
cap "a_19564_2122#" "PHI_1" 2.006
cap "a_49928_1562#" "enable" 87.5156
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_13472_2122#" 15.5191
cap "a_50764_1577#" "BUS[9]" 0.154346
cap "vdd" "a_44524_2122#" 4.91015
cap "swmatrix_Tgate_5.gated_control" "a_27432_1562#" 9.85113
cap "ShiftReg_row_10_2$1_0.Q[4]" "pin" 14.9123
cap "a_28620_2122#" "a_28416_2122#" 11.5072
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "swmatrix_Tgate_6.gated_control" "a_36121_1539#" 1.12921
cap "a_57004_2122#" "enable" 1.01023
cap "swmatrix_Tgate_8.gated_control" "BUS[1]" 4.9165
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_37916_1580#" 0.184701
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[4]" 57.9751
cap "pin" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.022951
cap "a_41240_2002#" "pin" 0.114924
cap "a_8712_1562#" "a_6716_1580#" 0.0220637
cap "a_38636_2122#" "enable" 3.68034
cap "vdd" "a_16140_2122#" 15.0582
cap "PHI_1" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "swmatrix_Tgate_4.gated_control" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5.18486
cap "a_44156_1580#" "a_46152_1562#" 0.0220637
cap "a_34140_1580#" "PHI_2" 73.9492
cap "enable" "a_32436_1577#" 5.76921
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_28416_2122#" 15.3633
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "PHI_1" "a_41240_2002#" 12.6069
cap "a_53720_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.42459
cap "a_47480_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.42459
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.04297
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_47136_2122#" 114.332
cap "a_41240_2002#" "a_40896_2122#" 578.45
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[5]" 0.167606
cap "a_53620_1577#" "enable" 5.78676
cap "a_49928_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 1.15561
cap "a_7232_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 95.0125
cap "a_16280_2002#" "a_14952_1562#" 24.0342
cap "a_7476_1577#" "swmatrix_Tgate_8.gated_control" 0.556976
cap "BUS[8]" "a_44524_1577#" 0.154346
cap "a_22420_1577#" "a_22520_2002#" 0.622982
cap "BUS[5]" "ShiftReg_row_10_2$1_0.Q[5]" 16.9514
cap "swmatrix_Tgate_9.gated_control" "a_3660_2122#" 0.0123814
cap "a_9548_1577#" "PHI_2" 0.2689
cap "BUS[7]" "pin" 11071.9
cap "a_50912_2122#" "a_49928_1562#" 70.5524
cap "a_28416_2122#" "PHI_2" 40.1085
cap "a_31676_1580#" "a_32044_2122#" 2.941
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_12956_1580#" 0.184701
cap "a_20056_2002#" "enable" 51.2387
cap "a_38284_1577#" "swmatrix_Tgate_0.gated_control" 0.309194
cap "a_7232_2122#" "enable" 110.553
cap "BUS[10]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "PHI_1" "BUS[7]" 94.8569
cap "a_9548_1577#" "a_9696_2122#" 0.412744
cap "vdd" "swmatrix_Tgate_9.gated_control" 1831.65
cap "a_56168_1562#" "PHI_2" 27.6193
cap "BUS[7]" "a_40896_2122#" 15.7105
cap "a_33672_1562#" "a_35000_2002#" 24.0342
cap "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "a_1236_1577#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.0726496
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_13472_2122#" 0.608072
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_6716_1580#" 0.711461
cap "a_26156_2122#" "PHI_2" 4.11442
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_7.gated_control" 5.18486
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_58632_1562#" 166.893
cap "a_43688_1562#" "swmatrix_Tgate_3.gated_control" 14.8607
cap "a_31208_1562#" "enable" 87.5156
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_28760_2002#" "pin" 0.114924
cap "BUS[8]" "a_46988_1577#" 0.498233
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_57496_2002#" 255.601
cap "a_53376_2122#" "pin" 2.51272
cap "PHI_2" "a_3456_2122#" 40.1085
cap "a_13324_2122#" "enable" 1.01023
cap "a_28760_2002#" "PHI_1" 12.6069
cap "a_19564_2122#" "PHI_2" 0.788786
cap "ShiftReg_row_10_2$1_0.Q[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 10.6753
cap "a_6716_1580#" "enable" 51.0826
cap "a_23641_1539#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "vdd" "ShiftReg_row_10_2$1_0.Q[7]" 577.791
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_1" 13.6904
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[3]" 0.167606
cap "a_12956_1580#" "swmatrix_Tgate_8.gated_control" 0.80366
cap "PHI_1" "a_53376_2122#" 18.0387
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[4]" 10.6753
cap "swmatrix_Tgate_6.gated_control" "a_34656_2122#" 15.5253
cap "BUS[3]" "a_13816_2002#" 11.703
cap "swmatrix_Tgate_9.gated_control" "a_1196_2122#" 0.0123814
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_46152_1562#" 0.0274252
cap "a_13716_1577#" "BUS[3]" 0.721497
cap "D_in" "a_992_2122#" 15.3757
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_45016_2002#" 255.601
cap "ShiftReg_row_10_2$1_0.Q[4]" "PHI_2" 635.781
cap "a_16180_1577#" "pin" 0.287473
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_37448_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 1.15561
cap "a_6248_1562#" "pin" 0.624667
cap "a_34508_1577#" "PHI_2" 0.2689
cap "a_15788_1577#" "a_15936_2122#" 0.412744
cap "a_34656_2122#" "a_34860_2122#" 11.5072
cap "swmatrix_Tgate_4.gated_control" "a_16280_2002#" 10.1354
cap "a_25436_1580#" "a_24968_1562#" 305.277
cap "vdd" "BUS[9]" 560.529
cap "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 454.128
cap "a_41240_2002#" "PHI_2" 31.7446
cap "vdd" "a_24968_1562#" 1000.67
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_6.gated_control" 5.18486
cap "PHI_1" "a_6248_1562#" 701.408
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_3456_2122#" 114.332
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_7476_1577#" 0.0957093
cap "enable" "a_40748_1577#" 2.20029
cap "a_8_1562#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.295055
cap "a_28620_2122#" "a_28760_2002#" 1.09095
cap "a_52860_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "enable" "a_9940_1577#" 5.78676
cap "BUS[6]" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "a_53720_2002#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.60112
cap "a_33672_1562#" "ShiftReg_row_10_2$1_0.Q[6]" 2.24809
cap "a_49928_1562#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.170699
cap "vdd" "a_58632_1562#" 1042.7
cap "swmatrix_Tgate_9.gated_control" "a_1236_1577#" 0.556976
cap "BUS[3]" "a_12488_1562#" 5.69706
cap "swmatrix_Tgate_3.gated_control" "a_44156_1580#" 8.04302
cap "BUS[7]" "PHI_2" 112.52
cap "vdd" "a_57496_2002#" 326.026
cap "PHI_1" "pin" 1.501
cap "vdd" "a_47340_2122#" 15.0582
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "a_47480_2002#" "pin" 0.114924
cap "a_40896_2122#" "pin" 2.51272
cap "a_14952_1562#" "a_13816_2002#" 0.0312492
cap "swmatrix_Tgate_1.gated_control" "swmatrix_Tgate_3.gated_control" 12.5863
cap "a_59616_2122#" "a_59468_1577#" 0.412744
cap "vdd" "swmatrix_Tgate_0.gated_control" 1847.61
cap "a_8712_1562#" "a_10040_2002#" 24.0342
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_28760_2002#" 2.42459
cap "a_27900_1580#" "a_28416_2122#" 300.534
cap "BUS[8]" "a_46988_2122#" 0.415538
cap "PHI_1" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "PHI_1" "a_47480_2002#" 12.6069
cap "a_38776_2002#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.155498
cap "PHI_1" "a_40896_2122#" 18.0387
cap "BUS[5]" "a_28268_1577#" 0.498233
cap "a_59616_2122#" "a_59468_2122#" 0.457803
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_47480_2002#" 1.60112
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[5]" 85.7476
cap "a_40380_1580#" "a_40748_1577#" 1.93897
cap "a_19916_2122#" "enable" 3.68034
cap "a_32192_2122#" "pin" 1.38096
cap "a_28760_2002#" "PHI_2" 31.7446
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "enable" "a_51116_2122#" 3.68034
cap "a_53376_2122#" "PHI_2" 40.1085
cap "a_52860_1580#" "enable" 51.2449
cap "vdd" "a_22380_2122#" 15.0582
cap "PHI_1" "a_32192_2122#" 18.821
cap "a_51156_1577#" "BUS[9]" 0.721497
cap "BUS[2]" "a_7084_1577#" 0.154346
cap "a_44524_1577#" "enable" 2.20111
cap "BUS[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "PHI_1" "a_34508_2122#" 1.63773
cap "a_22028_2122#" "PHI_1" 1.63773
cap "a_7232_2122#" "swmatrix_Tgate_8.gated_control" 14.9623
cap "swmatrix_Tgate_1.gated_control" "a_51256_2002#" 11.2115
cap "a_22028_1577#" "PHI_2" 0.2689
cap "a_33672_1562#" "enable" 86.9424
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_10040_2002#" 2.42459
cap "swmatrix_Tgate_5.gated_control" "swmatrix_Tgate_6.gated_control" 12.5863
cap "vdd" "BUS[3]" 560.529
cap "a_14952_1562#" "a_12488_1562#" 0.0131275
cap "a_28620_2122#" "PHI_1" 4.7684
cap "swmatrix_Tgate_5.gated_control" "BUS[4]" 5.65723
cap "a_16180_1577#" "PHI_2" 0.45995
cap "swmatrix_Tgate_9.gated_control" "a_8_1562#" 12.7617
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_18728_1562#" 0.170699
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_19956_1577#" 0.0957093
cap "PHI_2" "a_6248_1562#" 27.6193
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "enable" "a_46988_1577#" 2.20029
cap "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_52860_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "pin" "a_45016_2002#" 1.46378
cap "a_37916_1580#" "swmatrix_Tgate_0.gated_control" 8.04302
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_6716_1580#" "swmatrix_Tgate_8.gated_control" 8.04302
cap "a_10040_2002#" "enable" 52.2033
cap "a_57356_2122#" "enable" 3.68034
cap "a_39912_1562#" "enable" 86.9424
cap "a_50912_2122#" "a_51116_2122#" 11.5072
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_46620_1580#" 1.01111
cap "swmatrix_Tgate_4.gated_control" "a_13816_2002#" 11.2115
cap "a_22176_2122#" "ShiftReg_row_10_2$1_0.Q[4]" 114.332
cap "ShiftReg_row_10_2$1_0.Q[3]" "BUS[3]" 16.9514
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_1" 13.6904
cap "pin" "a_59860_1577#" 0.287473
cap "a_59100_1580#" "d_out" 1.01111
cap "PHI_1" "a_45016_2002#" 13.1403
cap "a_54841_1539#" "BUS[9]" 0.249155
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_45016_2002#" 0.155498
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_6.gated_control" 334.724
cap "PHI_2" "pin" 127.232
cap "a_26296_2002#" "BUS[5]" 11.703
cap "swmatrix_Tgate_4.gated_control" "a_13716_1577#" 0.556976
cap "a_49928_1562#" "ShiftReg_row_10_2$1_0.Q[8]" 167.786
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[3]" 85.7476
cap "a_15936_2122#" "a_15788_2122#" 0.457803
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_57152_2122#" 95.0125
cap "a_9696_2122#" "pin" 2.51272
cap "BUS[10]" "a_59468_1577#" 0.498233
cap "PHI_1" "PHI_2" 24269.8
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_10040_2002#" 258.742
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_40896_2122#" "PHI_2" 40.1085
cap "a_47480_2002#" "PHI_2" 31.7446
cap "vdd" "D_in" 183.113
cap "a_2472_1562#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.67907
cap "PHI_1" "a_9696_2122#" 18.0387
cap "BUS[10]" "a_59468_2122#" 0.415538
cap "vdd" "a_41100_2122#" 15.0582
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_6248_1562#" 167.786
cap "swmatrix_Tgate_0.gated_control" "a_41140_1577#" 0.556976
cap "swmatrix_Tgate_3.gated_control" "a_50396_1580#" 0.80366
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_56636_1580#" 0.711461
cap "vdd" "a_14952_1562#" 1042.7
cap "a_39912_1562#" "a_40380_1580#" 305.277
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[4]" 85.7476
cap "a_9940_1577#" "swmatrix_Tgate_8.gated_control" 0.556976
cap "a_29881_1539#" "PHI_2" 0.272964
cap "a_992_2122#" "BUS[1]" 19.7175
cap "a_476_1580#" "pin" 1.36554
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_46152_1562#" 166.893
cap "a_32192_2122#" "PHI_2" 48.9451
cap "a_21192_1562#" "BUS[4]" 26.3677
cap "a_40748_2122#" "enable" 1.01023
cap "PHI_2" "a_34508_2122#" 0.894075
cap "a_22028_2122#" "PHI_2" 0.894075
cap "a_28268_2122#" "a_28416_2122#" 0.457803
cap "a_476_1580#" "PHI_1" 53.3033
cap "a_7232_2122#" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.608072
cap "swmatrix_Tgate_4.gated_control" "a_12488_1562#" 14.8607
cap "a_27900_1580#" "a_28760_2002#" 8.87917
cap "vdd" "a_34656_2122#" 559.435
cap "ShiftReg_row_10_2$1_0.Q[1]" "pin" 15.0667
cap "a_43688_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "ShiftReg_row_10_2$1_0.Q[3]" "a_14952_1562#" 2.24809
cap "a_53228_2122#" "a_53376_2122#" 0.457803
cap "swmatrix_Tgate_4.gated_control" "BUS[2]" 5.65723
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[1]" 57.9751
cap "a_28620_2122#" "PHI_2" 4.21834
cap "a_15788_1577#" "enable" 2.20029
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "a_50396_1580#" "a_51256_2002#" 8.87917
cap "vdd" "a_2940_1580#" 424.895
cap "a_46988_2122#" "enable" 1.01023
cap "a_28660_1577#" "enable" 5.78676
cap "a_11161_1539#" "enable" 3.9848
cap "a_34140_1580#" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "a_44524_2122#" "a_44156_1580#" 2.941
cap "a_37448_1562#" "BUS[7]" 5.69706
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_6716_1580#" 0.184701
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_25436_1580#" 0.184701
cap "a_43688_1562#" "ShiftReg_row_10_2$1_0.Q[7]" 167.786
cap "vdd" "a_57152_2122#" 564.824
cap "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "a_1336_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 255.601
cap "a_22028_1577#" "a_22176_2122#" 0.412744
cap "a_40748_2122#" "a_40380_1580#" 2.941
cap "BUS[4]" "swmatrix_Tgate_7.gated_control" 868.431
cap "swmatrix_Tgate_2.gated_control" "enable" 504.329
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_59100_1580#" 361.625
cap "PHI_2" "a_45016_2002#" 32.0709
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "a_52860_1580#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "a_31676_1580#" "swmatrix_Tgate_6.gated_control" 8.04302
cap "vdd" "a_47136_2122#" 559.435
cap "PHI_2" "a_59860_1577#" 0.45995
cap "a_26196_1577#" "a_25952_2122#" 15.9495
cap "a_17401_1539#" "PHI_2" 0.272964
cap "a_11161_1539#" "ShiftReg_row_10_2$1_0.Q[2]" 2.40703
cap "vdd" "a_50764_2122#" 4.91015
cap "a_59960_2002#" "swmatrix_Tgate_2.gated_control" 10.1354
cap "vdd" "a_56636_1580#" 422.534
cap "swmatrix_Tgate_9.gated_control" "a_2472_1562#" 9.85113
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_19712_2122#" 0.608072
cap "a_28416_2122#" "BUS[5]" 15.7105
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.04297
cap "BUS[6]" "a_34900_1577#" 0.564575
cap "a_38432_2122#" "a_38636_2122#" 11.5072
cap "vdd" "swmatrix_Tgate_4.gated_control" 1847.61
cap "PHI_1" "a_7436_2122#" 5.33797
cap "a_27900_1580#" "pin" 1.12672
cap "PHI_2" "a_9696_2122#" 40.1085
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.434
cap "a_22520_2002#" "ShiftReg_row_10_2$1_0.Q[4]" 258.742
cap "a_58632_1562#" "a_59616_2122#" 70.5524
cap "a_34140_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "a_27900_1580#" "PHI_1" 12.7656
cap "PHI_1" "a_53228_2122#" 1.63773
cap "a_10040_2002#" "swmatrix_Tgate_8.gated_control" 10.1354
cap "a_22176_2122#" "pin" 2.51272
cap "a_26156_2122#" "BUS[5]" 0.980332
cap "vdd" "a_52392_1562#" 1042.7
cap "a_21660_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_18728_1562#" 0.631066
cap "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.Q[3]" 224.179
cap "a_25952_2122#" "enable" 110.553
cap "a_38776_2002#" "swmatrix_Tgate_0.gated_control" 11.2115
cap "a_22176_2122#" "PHI_1" 18.0387
cap "a_476_1580#" "PHI_2" 33.2144
cap "swmatrix_Tgate_6.gated_control" "a_32436_1577#" 0.556976
cap "a_12956_1580#" "a_13816_2002#" 8.87917
cap "a_43688_1562#" "swmatrix_Tgate_0.gated_control" 4.93201
cap "ShiftReg_row_10_2$1_0.Q[1]" "PHI_2" 635.781
cap "PHI_1" "a_9548_2122#" 1.63773
cap "PHI_1" "a_13676_2122#" 5.33797
cap "ShiftReg_row_10_2$1_0.Q[7]" "a_44156_1580#" 362.033
cap "pin" "a_46152_1562#" 1.37677
cap "vdd" "a_59100_1580#" 424.957
cap "a_13816_2002#" "a_13472_2122#" 578.45
cap "swmatrix_Tgate_5.gated_control" "a_25436_1580#" 8.04302
cap "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 235.351
cap "a_37448_1562#" "pin" 0.624667
cap "vdd" "swmatrix_Tgate_5.gated_control" 1847.61
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "BUS[2]" "a_7476_1577#" 0.721497
cap "a_20056_2002#" "BUS[4]" 11.703
cap "a_59820_2122#" "swmatrix_Tgate_2.gated_control" 0.0123814
cap "a_38776_2002#" "a_38676_1577#" 0.622982
cap "a_22028_2122#" "a_22176_2122#" 0.457803
cap "PHI_1" "a_46152_1562#" 17.3317
cap "a_8_1562#" "D_in" 158.908
cap "a_3660_2122#" "BUS[1]" 1.01152
cap "a_13716_1577#" "a_13472_2122#" 15.9495
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_46152_1562#" 3.9705
cap "a_37448_1562#" "PHI_1" 701.408
cap "a_19564_1577#" "enable" 2.20111
cap "a_47480_2002#" "a_46152_1562#" 24.0342
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "vdd" "BUS[1]" 567.189
cap "a_31208_1562#" "swmatrix_Tgate_6.gated_control" 14.8607
cap "a_35000_2002#" "ShiftReg_row_10_2$1_0.Q[6]" 258.742
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "BUS[7]" "swmatrix_Tgate_3.gated_control" 5.65723
cap "a_15788_2122#" "enable" 1.01023
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "a_15936_2122#" "enable" 114.426
cap "a_27900_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "swmatrix_Tgate_1.gated_control" "BUS[9]" 868.431
cap "a_7436_2122#" "PHI_2" 4.11442
cap "a_12956_1580#" "a_12488_1562#" 305.277
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 16.3598
cap "a_11161_1539#" "swmatrix_Tgate_8.gated_control" 1.12921
cap "a_34508_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "a_25804_1577#" "ShiftReg_row_10_2$1_0.Q[4]" 0.127528
cap "a_53228_2122#" "PHI_2" 0.894075
cap "BUS[10]" "a_58632_1562#" 26.3677
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_10040_2002#" 1.60112
cap "a_27900_1580#" "PHI_2" 73.9492
cap "BUS[6]" "swmatrix_Tgate_0.gated_control" 5.65723
cap "a_12488_1562#" "a_13472_2122#" 70.5524
cap "BUS[10]" "a_57496_2002#" 11.703
cap "a_1336_2002#" "enable" 51.2387
cap "a_1196_2122#" "BUS[1]" 1.01782
cap "a_28416_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_19196_1580#" 0.184701
cap "a_22176_2122#" "PHI_2" 40.1085
cap "a_28760_2002#" "BUS[5]" 11.6081
cap "swmatrix_Tgate_0.gated_control" "a_44156_1580#" 0.80366
cap "vdd" "a_21192_1562#" 1042.7
cap "BUS[8]" "enable" 211.504
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[7]" 11.0178
cap "swmatrix_Tgate_2.gated_control" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5.18486
cap "pin" "a_47380_1577#" 0.287473
cap "a_45016_2002#" "a_46152_1562#" 0.0312492
cap "a_28268_2122#" "PHI_1" 1.63773
cap "PHI_2" "a_13676_2122#" 4.11442
cap "a_3660_2122#" "a_3800_2002#" 1.09095
cap "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 204.147
cap "a_35000_2002#" "enable" 52.2033
cap "a_9548_2122#" "PHI_2" 0.894075
cap "a_22520_2002#" "pin" 0.114924
cap "a_47480_2002#" "a_47380_1577#" 0.622982
cap "swmatrix_Tgate_4.gated_control" "a_18728_1562#" 4.93201
cap "a_9548_2122#" "a_9696_2122#" 0.457803
cap "PHI_2" "a_46152_1562#" 601.194
cap "vdd" "a_3800_2002#" 328.786
cap "vdd" "a_12956_1580#" 422.534
cap "a_22520_2002#" "PHI_1" 12.6069
cap "a_37448_1562#" "PHI_2" 27.6193
cap "a_3456_2122#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.96051
cap "a_3308_2122#" "enable" 1.01023
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "swmatrix_Tgate_5.gated_control" "a_32044_1577#" 0.0885516
cap "a_26296_2002#" "a_24968_1562#" 24.0342
cap "a_1236_1577#" "BUS[1]" 0.566764
cap "BUS[6]" "a_36121_1539#" 0.249155
cap "a_25436_1580#" "swmatrix_Tgate_7.gated_control" 0.80366
cap "a_41240_2002#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.60112
cap "ShiftReg_row_10_2$1_0.Q[5]" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.46848
cap "vdd" "a_13472_2122#" 564.824
cap "a_27432_1562#" "a_25952_2122#" 2.68185
cap "vdd" "swmatrix_Tgate_7.gated_control" 1847.61
cap "a_15420_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "PHI_1" "a_844_2122#" 2.006
cap "swmatrix_Tgate_3.gated_control" "pin" 1232.91
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "vdd" "a_31676_1580#" 422.534
cap "a_19916_2122#" "BUS[4]" 0.980332
cap "BUS[5]" "pin" 11071.9
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "PHI_1" "swmatrix_Tgate_3.gated_control" 10.86
cap "PHI_1" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "a_31676_1580#" "a_32536_2002#" 8.87917
cap "vdd" "a_46620_1580#" 424.957
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_3.gated_control" 881.368
cap "swmatrix_Tgate_3.gated_control" "a_47480_2002#" 10.1354
cap "a_15936_2122#" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 4.7527
cap "a_53228_1577#" "BUS[9]" 0.498233
cap "vdd" "a_53720_2002#" 328.869
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_8712_1562#" 166.893
cap "PHI_1" "BUS[5]" 94.8569
cap "BUS[9]" "ShiftReg_row_10_2$1_0.Q[9]" 16.9514
cap "vdd" "a_49928_1562#" 1000.67
cap "BUS[7]" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "ShiftReg_row_10_2$1_0.Q[3]" "swmatrix_Tgate_7.gated_control" 172.773
cap "a_53580_2122#" "enable" 3.68034
cap "BUS[9]" "a_50396_1580#" 6.88079
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_0.gated_control" 235.351
cap "a_33672_1562#" "swmatrix_Tgate_6.gated_control" 9.85113
cap "a_39912_1562#" "a_38432_2122#" 2.68185
cap "a_8712_1562#" "enable" 86.9424
cap "a_21660_1580#" "enable" 51.2449
cap "a_7232_2122#" "BUS[2]" 19.0994
cap "a_51256_2002#" "pin" 1.46378
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_32192_2122#" 0.608072
cap "vdd" "a_57004_2122#" 4.91015
cap "ShiftReg_row_10_2$1_0.Q[6]" "enable" 512.997
cap "BUS[5]" "a_29881_1539#" 0.249155
cap "a_57496_2002#" "ShiftReg_row_10_2$1_0.Q[9]" 2.42459
cap "vdd" "a_38636_2122#" 15.0582
cap "PHI_1" "a_51256_2002#" 13.1403
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_28268_2122#" "PHI_2" 0.894075
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_8_1562#" "BUS[1]" 6.85694
cap "PHI_2" "a_47380_1577#" 0.45995
cap "a_32536_2002#" "a_32436_1577#" 0.622982
cap "a_11161_1539#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "swmatrix_Tgate_9.gated_control" "a_3456_2122#" 15.5253
cap "a_15420_1580#" "pin" 1.12672
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "a_2472_1562#" "a_2940_1580#" 305.277
cap "a_26196_1577#" "enable" 5.76921
cap "a_7476_1577#" "a_7576_2002#" 0.622982
cap "BUS[6]" "a_34656_2122#" 15.7105
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_8712_1562#" 2.24809
cap "BUS[2]" "a_6716_1580#" 6.88079
cap "a_15420_1580#" "PHI_1" 12.7656
cap "a_28620_2122#" "BUS[5]" 1.0432
cap "a_22520_2002#" "PHI_2" 31.7446
cap "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.Q[5]" 224.179
cap "vdd" "a_20056_2002#" 326.026
cap "a_44524_1577#" "a_44672_2122#" 0.412744
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "vdd" "a_7232_2122#" 564.824
cap "swmatrix_Tgate_3.gated_control" "a_45016_2002#" 11.2115
cap "a_32192_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 95.0125
cap "PHI_2" "a_844_2122#" 0.788786
cap "a_59100_1580#" "a_59616_2122#" 300.534
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[4]" 3.46848
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "BUS[5]" 107.737
cap "a_20056_2002#" "ShiftReg_row_10_2$1_0.Q[3]" 2.42459
cap "a_3700_1577#" "a_3456_2122#" 15.9495
cap "vdd" "a_31208_1562#" 1000.67
cap "a_21192_1562#" "a_18728_1562#" 0.0131275
cap "swmatrix_Tgate_3.gated_control" "PHI_2" 310.948
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_31208_1562#" "a_32536_2002#" 24.0342
cap "vdd" "a_13324_2122#" 4.91015
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_48601_1539#" 9.69547
cap "BUS[10]" "a_57152_2122#" 19.0994
cap "a_22176_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "a_2472_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "BUS[5]" "PHI_2" 112.52
cap "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 11.0178
cap "a_31676_1580#" "a_32044_1577#" 1.93897
cap "a_59960_2002#" "enable" 52.2033
cap "vdd" "a_6716_1580#" 422.534
cap "BUS[2]" "a_9940_1577#" 0.564575
cap "PHI_1" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "PHI_1" "a_59468_2122#" 1.63773
cap "a_476_1580#" "a_844_2122#" 2.941
cap "BUS[10]" "a_56636_1580#" 6.88079
cap "a_40896_2122#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 4.7527
cap "BUS[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 10.6753
cap "a_41240_2002#" "ShiftReg_row_10_2$1_0.Q[7]" 258.742
cap "a_56168_1562#" "a_58632_1562#" 0.0131275
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "ShiftReg_row_10_2$1_0.Q[2]" "enable" 512.997
cap "swmatrix_Tgate_1.gated_control" "a_56636_1580#" 0.80366
cap "a_57496_2002#" "a_56168_1562#" 24.0342
cap "a_40380_1580#" "enable" 51.2449
cap "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 204.147
cap "pin" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1573.23
cap "a_51256_2002#" "PHI_2" 32.0709
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "a_38284_2122#" "enable" 1.01023
cap "swmatrix_Tgate_7.gated_control" "a_19956_1577#" 0.556976
cap "a_57152_2122#" "a_57004_1577#" 0.412744
cap "a_18728_1562#" "swmatrix_Tgate_7.gated_control" 14.8607
cap "a_24968_1562#" "ShiftReg_row_10_2$1_0.Q[4]" 167.786
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "BUS[8]" "a_44876_2122#" 0.980332
cap "a_50912_2122#" "enable" 110.553
cap "PHI_1" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.09512
cap "BUS[7]" "ShiftReg_row_10_2$1_0.Q[7]" 16.9514
cap "a_25804_1577#" "PHI_2" 0.2689
cap "swmatrix_Tgate_1.gated_control" "a_52392_1562#" 9.85113
cap "a_15420_1580#" "PHI_2" 73.9492
cap "a_28268_2122#" "a_27900_1580#" 2.941
cap "a_56636_1580#" "a_57004_1577#" 1.93897
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_29881_1539#" 9.69547
cap "a_32044_2122#" "enable" 1.01023
cap "PHI_1" "a_44524_2122#" 2.006
cap "a_8712_1562#" "swmatrix_Tgate_8.gated_control" 9.85113
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_58632_1562#" 3.9705
cap "a_59820_2122#" "enable" 3.68034
cap "BUS[10]" "a_59100_1580#" 13.3566
cap "a_57496_2002#" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.155498
cap "a_2472_1562#" "BUS[1]" 27.3523
cap "a_26296_2002#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.155498
cap "d_out" "swmatrix_Tgate_2.gated_control" 223.575
cap "a_16140_2122#" "PHI_1" 4.7684
cap "a_22520_2002#" "a_22176_2122#" 578.45
cap "a_59820_2122#" "a_59960_2002#" 1.09095
cap "a_50912_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 95.0125
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_47136_2122#" 1.4355
cap "a_41240_2002#" "swmatrix_Tgate_0.gated_control" 10.1354
cap "swmatrix_Tgate_9.gated_control" "a_6248_1562#" 4.93201
cap "swmatrix_Tgate_5.gated_control" "a_28268_1577#" 0.309194
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "PHI_2" "a_59468_1577#" 0.2689
cap "vdd" "a_19916_2122#" 15.0582
cap "a_31676_1580#" "ShiftReg_row_10_2$1_0.Q[5]" 362.033
cap "BUS[2]" "a_10040_2002#" 11.6081
cap "a_34900_1577#" "pin" 0.287473
cap "a_7232_2122#" "a_7084_2122#" 0.457803
cap "vdd" "a_51116_2122#" 15.0582
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.119871
cap "BUS[8]" "ShiftReg_row_10_2$1_0.Q[8]" 16.9514
cap "vdd" "a_52860_1580#" 424.957
cap "BUS[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_59468_2122#" "PHI_2" 0.894075
cap "a_7232_2122#" "a_7576_2002#" 578.45
cap "a_57152_2122#" "ShiftReg_row_10_2$1_0.Q[9]" 15.5191
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "a_27900_1580#" "BUS[5]" 13.3566
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_8.gated_control" 235.351
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "swmatrix_Tgate_9.gated_control" "pin" 1222.92
cap "a_53376_2122#" "BUS[9]" 15.7105
cap "swmatrix_Tgate_4.gated_control" "a_19196_1580#" 0.80366
cap "PHI_2" "a_844_1577#" 0.2689
cap "BUS[7]" "swmatrix_Tgate_0.gated_control" 868.431
cap "vdd" "a_33672_1562#" 1042.7
cap "a_21192_1562#" "a_19712_2122#" 2.68185
cap "a_20056_2002#" "a_18728_1562#" 24.0342
cap "a_20056_2002#" "a_19956_1577#" 0.622982
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "a_33672_1562#" "a_32536_2002#" 0.0312492
cap "a_40896_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "swmatrix_Tgate_9.gated_control" "PHI_1" 10.824
cap "a_16280_2002#" "a_15936_2122#" 578.45
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[2]" 0.167606
cap "a_34140_1580#" "a_34656_2122#" 300.534
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_1" 0.382083
cap "a_22420_1577#" "swmatrix_Tgate_7.gated_control" 0.556976
cap "BUS[10]" "a_57396_1577#" 0.721497
cap "a_4921_1539#" "enable" 3.9848
cap "a_7084_2122#" "a_6716_1580#" 2.941
cap "a_56636_1580#" "ShiftReg_row_10_2$1_0.Q[9]" 362.033
cap "enable" "swmatrix_Tgate_8.gated_control" 508.463
cap "a_50396_1580#" "a_50764_2122#" 2.941
cap "PHI_2" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.05443
cap "a_19564_1577#" "BUS[4]" 0.154346
cap "ShiftReg_row_10_2$1_0.Q[7]" "pin" 14.9123
cap "a_7576_2002#" "a_6716_1580#" 8.87917
cap "a_27432_1562#" "enable" 86.9424
cap "vdd" "a_10040_2002#" 328.869
cap "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "vdd" "a_57356_2122#" 15.0582
cap "a_2472_1562#" "a_3800_2002#" 24.0342
cap "swmatrix_Tgate_3.gated_control" "a_46152_1562#" 9.85113
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[7]" 57.9751
cap "vdd" "a_39912_1562#" 1042.7
cap "PHI_2" "a_44524_2122#" 0.788786
cap "a_3700_1577#" "pin" 0.0985311
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[7]" 0.167606
cap "ShiftReg_row_10_2$1_0.Q[7]" "a_40896_2122#" 114.332
cap "a_38676_1577#" "BUS[7]" 0.721497
cap "a_38776_2002#" "a_38636_2122#" 1.09095
cap "a_476_1580#" "a_844_1577#" 1.93897
cap "a_52392_1562#" "ShiftReg_row_10_2$1_0.Q[9]" 2.24809
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_8712_1562#" 3.9705
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "BUS[4]" 107.737
cap "a_52392_1562#" "a_50396_1580#" 0.0220637
cap "ShiftReg_row_10_2$1_0.Q[2]" "swmatrix_Tgate_8.gated_control" 224.179
cap "a_26296_2002#" "swmatrix_Tgate_5.gated_control" 11.2115
cap "a_19712_2122#" "swmatrix_Tgate_7.gated_control" 14.9623
cap "BUS[9]" "pin" 11071.9
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_2.gated_control" 235.351
cap "a_476_1580#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.202153
cap "a_24968_1562#" "pin" 0.624667
cap "a_16140_2122#" "PHI_2" 4.21834
cap "a_11161_1539#" "BUS[2]" 0.249155
cap "a_28416_2122#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 4.7527
cap "PHI_1" "BUS[9]" 94.8569
cap "ShiftReg_row_10_2$1_0.Q[1]" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.67684
cap "PHI_1" "a_24968_1562#" 701.408
cap "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.04297
cap "a_31208_1562#" "ShiftReg_row_10_2$1_0.Q[5]" 167.786
cap "BUS[7]" "a_42361_1539#" 0.249155
cap "enable" "a_44876_2122#" 3.68034
cap "a_41240_2002#" "a_41100_2122#" 1.09095
cap "a_58632_1562#" "pin" 1.37677
cap "a_56168_1562#" "a_57152_2122#" 70.5524
cap "a_50912_2122#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.608072
cap "a_2940_1580#" "a_3456_2122#" 300.534
cap "BUS[6]" "a_31676_1580#" 6.88079
cap "a_8712_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "BUS[3]" 107.737
cap "a_34900_1577#" "PHI_2" 0.45995
cap "a_57496_2002#" "pin" 1.46378
cap "vdd" "a_40748_2122#" 4.91015
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.04297
cap "pin" "swmatrix_Tgate_0.gated_control" 1232.91
cap "PHI_1" "a_58632_1562#" 17.3317
cap "a_35000_2002#" "swmatrix_Tgate_6.gated_control" 10.1354
cap "a_57496_2002#" "PHI_1" 13.1403
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "PHI_1" "a_47340_2122#" 4.7684
cap "BUS[8]" "a_44916_1577#" 0.721497
cap "a_34508_1577#" "a_34656_2122#" 0.412744
cap "a_56636_1580#" "a_56168_1562#" 305.277
cap "a_39912_1562#" "a_37916_1580#" 0.0220637
cap "swmatrix_Tgate_9.gated_control" "PHI_2" 311.014
cap "PHI_1" "swmatrix_Tgate_0.gated_control" 10.86
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_47340_2122#" "a_47480_2002#" 1.09095
cap "a_40896_2122#" "swmatrix_Tgate_0.gated_control" 15.5253
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "BUS[7]" "a_41100_2122#" 1.0432
cap "ShiftReg_row_10_2$1_0.Q[7]" "a_45016_2002#" 2.42459
cap "swmatrix_Tgate_1.gated_control" "a_53720_2002#" 10.1354
cap "a_1336_2002#" "a_992_2122#" 578.45
cap "vdd" "a_46988_2122#" 4.91015
cap "swmatrix_Tgate_1.gated_control" "a_49928_1562#" 14.8607
cap "a_16180_1577#" "BUS[3]" 0.564575
cap "swmatrix_Tgate_3.gated_control" "a_47380_1577#" 0.556976
cap "a_35000_2002#" "a_34860_2122#" 1.09095
cap "a_27900_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_28268_2122#" "BUS[5]" 0.415538
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[4]" 0.167606
cap "BUS[10]" "a_57004_2122#" 0.0691619
cap "ShiftReg_row_10_2$1_0.Q[8]" "enable" 512.997
cap "ShiftReg_row_10_2$1_0.Q[7]" "PHI_2" 635.781
cap "a_38676_1577#" "pin" 0.0789196
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_57152_2122#" 0.608072
cap "vdd" "swmatrix_Tgate_2.gated_control" 1850.47
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_3456_2122#" 1.4355
cap "a_20056_2002#" "a_19712_2122#" 578.45
cap "a_21192_1562#" "a_19196_1580#" 0.0220637
cap "BUS[6]" "a_32436_1577#" 0.721497
cap "a_22380_2122#" "PHI_1" 4.7684
cap "swmatrix_Tgate_9.gated_control" "a_476_1580#" 7.8428
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_992_2122#" 95.0125
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[2]" 3.46848
cap "a_23641_1539#" "swmatrix_Tgate_7.gated_control" 1.12921
cap "PHI_2" "a_3700_1577#" 0.45995
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_14952_1562#" 166.893
cap "a_38432_2122#" "ShiftReg_row_10_2$1_0.Q[6]" 15.5191
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_24968_1562#" 1.15561
cap "BUS[3]" "pin" 11071.9
cap "BUS[8]" "a_44672_2122#" 19.0994
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_56636_1580#" 0.184701
cap "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.Q[1]" 224.179
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "swmatrix_Tgate_5.gated_control" "a_28416_2122#" 15.5253
cap "a_37448_1562#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.170699
cap "PHI_1" "BUS[3]" 94.8569
cap "a_47136_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 15.3633
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "a_53620_1577#" "swmatrix_Tgate_1.gated_control" 0.556976
cap "a_34140_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_24968_1562#" "PHI_2" 27.6193
cap "BUS[9]" "PHI_2" 112.52
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_21660_1580#" "BUS[4]" 13.3566
cap "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 10.6753
cap "a_25436_1580#" "a_25952_2122#" 300.534
cap "a_26156_2122#" "swmatrix_Tgate_5.gated_control" 0.0123814
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_46620_1580#" 0.0330438
cap "ShiftReg_row_10_2$1_0.Q[6]" "swmatrix_Tgate_6.gated_control" 224.179
cap "vdd" "a_25952_2122#" 564.824
cap "a_31208_1562#" "BUS[6]" 5.69706
cap "a_3308_1577#" "a_3456_2122#" 0.412744
cap "a_19196_1580#" "swmatrix_Tgate_7.gated_control" 8.04302
cap "a_50912_2122#" "ShiftReg_row_10_2$1_0.Q[8]" 15.5191
cap "a_58632_1562#" "PHI_2" 601.194
cap "a_49928_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "ShiftReg_row_10_2$1_0.Q[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.7476
cap "a_13324_1577#" "PHI_2" 0.2689
cap "a_57496_2002#" "PHI_2" 32.0709
cap "a_47340_2122#" "PHI_2" 4.21834
cap "D_in" "pin" 5.93432
cap "a_28760_2002#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.60112
cap "PHI_2" "swmatrix_Tgate_0.gated_control" 310.948
cap "a_16280_2002#" "enable" 52.2033
cap "a_38432_2122#" "enable" 110.553
cap "a_3456_2122#" "BUS[1]" 18.8157
cap "PHI_1" "D_in" 22.1022
cap "a_14952_1562#" "pin" 1.37677
cap "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.Q[4]" 172.773
cap "PHI_1" "a_41100_2122#" 4.7684
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_59100_1580#" 1.47078
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.04297
cap "a_9180_1580#" "a_10040_2002#" 8.87917
cap "a_53720_2002#" "ShiftReg_row_10_2$1_0.Q[9]" 258.742
cap "a_40896_2122#" "a_41100_2122#" 11.5072
cap "PHI_1" "a_14952_1562#" 17.3317
cap "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 235.351
cap "a_49928_1562#" "a_50396_1580#" 305.277
cap "a_34656_2122#" "pin" 2.51272
cap "a_25804_1577#" "BUS[5]" 0.154346
cap "a_22380_2122#" "PHI_2" 4.21834
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_22176_2122#" 4.7527
cap "swmatrix_Tgate_6.gated_control" "enable" 508.463
cap "a_38676_1577#" "PHI_2" 0.45995
cap "BUS[4]" "enable" 211.504
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "vdd" "a_15788_2122#" 4.91015
cap "PHI_1" "a_34656_2122#" 18.0387
cap "ShiftReg_row_10_2$1_0.Q[3]" "a_19564_1577#" 0.127528
cap "vdd" "a_15936_2122#" 559.435
cap "a_2940_1580#" "pin" 1.08365
cap "a_17401_1539#" "BUS[3]" 0.249155
cap "a_44916_1577#" "enable" 5.76921
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_8.gated_control" 881.368
cap "a_53376_2122#" "a_52392_1562#" 70.5524
cap "a_38284_2122#" "a_38432_2122#" 0.457803
cap "a_39912_1562#" "a_38776_2002#" 0.0312492
cap "BUS[3]" "PHI_2" 112.52
cap "a_36121_1539#" "PHI_2" 0.272964
cap "PHI_1" "a_2940_1580#" 12.7656
cap "swmatrix_Tgate_4.gated_control" "a_16180_1577#" 0.556976
cap "enable" "a_34860_2122#" 3.68034
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[3]" 10.6753
cap "a_19916_2122#" "a_19712_2122#" 11.5072
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_17401_1539#" 9.69547
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "a_57152_2122#" "pin" 1.38096
cap "a_20056_2002#" "a_19196_1580#" 8.87917
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_57396_1577#" 0.0957093
cap "d_out" "enable" 386.688
cap "vdd" "a_1336_2002#" 326.038
cap "ShiftReg_row_10_2$1_0.Q[3]" "a_15936_2122#" 114.332
cap "PHI_2" "a_42361_1539#" 0.272964
cap "ShiftReg_row_10_2$1_0.Q[6]" "a_38284_1577#" 0.127528
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "PHI_1" "a_57152_2122#" 18.821
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_6248_1562#" 0.631066
cap "PHI_1" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "a_53228_2122#" "BUS[9]" 0.415538
cap "a_34656_2122#" "a_34508_2122#" 0.457803
cap "swmatrix_Tgate_3.gated_control" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5.18486
cap "a_47136_2122#" "pin" 2.51272
cap "PHI_2" "a_7084_1577#" 0.2689
cap "a_59960_2002#" "d_out" 258.742
cap "a_56636_1580#" "pin" 0.0200821
cap "ShiftReg_row_10_2$1_0.Q[8]" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.167606
cap "enable" "a_992_2122#" 110.549
cap "a_3800_2002#" "a_3456_2122#" 578.45
cap "a_21192_1562#" "ShiftReg_row_10_2$1_0.Q[4]" 2.24809
cap "swmatrix_Tgate_5.gated_control" "a_28760_2002#" 10.1354
cap "PHI_2" "a_48601_1539#" 0.272964
cap "vdd" "BUS[8]" 560.529
cap "swmatrix_Tgate_4.gated_control" "pin" 1232.91
cap "PHI_1" "a_47136_2122#" 18.0387
cap "a_25804_2122#" "a_25952_2122#" 0.457803
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_47136_2122#" 4.7527
cap "PHI_1" "a_50764_2122#" 2.006
cap "a_9900_2122#" "a_10040_2002#" 1.09095
cap "PHI_1" "a_56636_1580#" 53.3033
cap "a_47480_2002#" "a_47136_2122#" 578.45
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.992
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_8.gated_control" 334.724
cap "enable" "a_44672_2122#" 110.553
cap "vdd" "a_35000_2002#" 328.869
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.181975
cap "swmatrix_Tgate_4.gated_control" "PHI_1" 10.86
cap "a_1196_2122#" "a_1336_2002#" 1.09095
cap "PHI_2" "D_in" 341.491
cap "a_16280_2002#" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.60112
cap "swmatrix_Tgate_1.gated_control" "a_51116_2122#" 0.0123814
cap "swmatrix_Tgate_1.gated_control" "a_52860_1580#" 6.67512
cap "BUS[5]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "a_41100_2122#" "PHI_2" 4.21834
cap "a_52392_1562#" "pin" 1.37677
cap "a_33672_1562#" "BUS[6]" 26.3677
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "a_50764_1577#" "enable" 2.20111
cap "a_44524_1577#" "a_44156_1580#" 1.93897
cap "PHI_2" "a_14952_1562#" 601.194
cap "vdd" "a_3308_2122#" 4.91015
cap "BUS[2]" "a_8712_1562#" 26.3677
cap "enable" "a_13816_2002#" 51.2387
cap "PHI_1" "a_52392_1562#" 17.3317
cap "a_38284_1577#" "enable" 2.20111
cap "a_13716_1577#" "enable" 5.76921
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_7084_1577#" 0.127528
cap "a_24968_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "swmatrix_Tgate_7.gated_control" "ShiftReg_row_10_2$1_0.Q[4]" 224.179
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_40748_1577#" 0.127528
cap "a_34656_2122#" "PHI_2" 40.1085
cap "a_476_1580#" "D_in" 361.547
cap "a_59100_1580#" "pin" 1.12672
cap "BUS[10]" "a_57356_2122#" 0.980332
cap "a_3308_1577#" "pin" 0.10583
cap "swmatrix_Tgate_5.gated_control" "pin" 1232.91
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_13816_2002#" 2.42459
cap "swmatrix_Tgate_2.gated_control" "a_59616_2122#" 15.5253
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.04297
cap "a_32396_2122#" "enable" 3.68034
cap "a_1236_1577#" "a_1336_2002#" 0.622982
cap "PHI_1" "a_59100_1580#" 12.7656
cap "a_2940_1580#" "PHI_2" 73.9492
cap "vdd" "a_53580_2122#" 15.0582
cap "a_22380_2122#" "a_22176_2122#" 11.5072
cap "swmatrix_Tgate_5.gated_control" "PHI_1" 10.86
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "a_46620_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_22520_2002#" 1.60112
cap "a_37448_1562#" "swmatrix_Tgate_0.gated_control" 14.8607
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "vdd" "a_8712_1562#" 1042.7
cap "a_50764_1577#" "a_50912_2122#" 0.412744
cap "a_57152_2122#" "PHI_2" 48.9451
cap "vdd" "a_21660_1580#" 424.957
cap "BUS[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "pin" "BUS[1]" 11072.1
cap "swmatrix_Tgate_2.gated_control" "a_61081_1539#" 1.12921
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_59960_2002#" 2.42459
cap "enable" "a_12488_1562#" 87.5156
cap "vdd" "ShiftReg_row_10_2$1_0.Q[6]" 577.791
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "PHI_1" "BUS[1]" 95.4125
cap "a_58632_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "PHI_2" "a_47136_2122#" 40.1085
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_12956_1580#" 0.711461
cap "swmatrix_Tgate_5.gated_control" "a_29881_1539#" 1.12921
cap "PHI_2" "a_50764_2122#" 0.788786
cap "BUS[2]" "enable" 211.504
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "a_56636_1580#" "PHI_2" 33.2144
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "swmatrix_Tgate_4.gated_control" "a_17401_1539#" 1.12921
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_18728_1562#" 1.15561
cap "swmatrix_Tgate_4.gated_control" "PHI_2" 310.948
cap "a_57396_1577#" "pin" 0.0789196
cap "a_7476_1577#" "pin" 0.0789196
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_13472_2122#" 95.0125
cap "BUS[3]" "a_13676_2122#" 0.980332
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_2940_1580#" 1.01111
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_12488_1562#" 167.786
cap "a_52860_1580#" "a_53228_1577#" 1.93897
cap "swmatrix_Tgate_5.gated_control" "a_28620_2122#" 0.0123814
cap "a_52860_1580#" "ShiftReg_row_10_2$1_0.Q[9]" 1.01111
cap "a_52392_1562#" "PHI_2" 601.194
cap "swmatrix_Tgate_3.gated_control" "ShiftReg_row_10_2$1_0.Q[7]" 172.773
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "BUS[2]" "ShiftReg_row_10_2$1_0.Q[2]" 16.9514
cap "a_21192_1562#" "pin" 1.37677
cap "enable" "a_3660_2122#" 3.68034
cap "a_8_1562#" "a_1336_2002#" 24.0342
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_13816_2002#" 0.155498
cap "BUS[7]" "a_38636_2122#" 0.980332
cap "a_22028_1577#" "swmatrix_Tgate_7.gated_control" 0.309194
cap "a_53720_2002#" "a_53376_2122#" 578.45
cap "a_21192_1562#" "PHI_1" 17.3317
cap "a_13716_1577#" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.0957093
cap "a_25436_1580#" "enable" 51.0826
cap "a_39912_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 166.893
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_5.gated_control" 235.351
cap "vdd" "enable" 4103.46
cap "a_844_1577#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.035114
cap "a_32536_2002#" "enable" 51.2387
cap "ShiftReg_row_10_2$1_0.Q[6]" "a_37916_1580#" 362.033
cap "BUS[10]" "swmatrix_Tgate_2.gated_control" 868.431
cap "a_59100_1580#" "PHI_2" 73.9492
cap "vdd" "a_59960_2002#" 328.869
cap "a_3800_2002#" "pin" 0.0352125
cap "a_12956_1580#" "pin" 0.0200821
cap "a_8_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 1.15561
cap "a_3308_1577#" "PHI_2" 0.2689
cap "swmatrix_Tgate_5.gated_control" "PHI_2" 310.948
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[1]" 85.7476
cap "swmatrix_Tgate_1.gated_control" "swmatrix_Tgate_2.gated_control" 12.5863
cap "PHI_1" "a_3800_2002#" 12.6069
cap "PHI_1" "a_12956_1580#" 53.3033
cap "ShiftReg_row_10_2$1_0.Q[3]" "enable" 512.997
cap "pin" "a_13472_2122#" 1.38096
cap "BUS[5]" "a_24968_1562#" 5.69706
cap "a_50764_1577#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.035891
cap "vdd" "ShiftReg_row_10_2$1_0.Q[2]" 577.791
cap "swmatrix_Tgate_7.gated_control" "pin" 1232.91
cap "a_1196_2122#" "enable" 3.68034
cap "PHI_1" "a_13472_2122#" 18.821
cap "a_53620_1577#" "a_53376_2122#" 15.9495
cap "a_31676_1580#" "pin" 0.0200821
cap "vdd" "a_40380_1580#" 424.957
cap "PHI_2" "BUS[1]" 104.741
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_12488_1562#" 0.170699
cap "PHI_1" "swmatrix_Tgate_7.gated_control" 10.86
cap "a_27900_1580#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "vdd" "a_38284_2122#" 4.91015
cap "a_46620_1580#" "pin" 1.12672
cap "a_34140_1580#" "a_33672_1562#" 305.277
cap "swmatrix_Tgate_3.gated_control" "a_47340_2122#" 0.0123814
cap "a_53720_2002#" "pin" 0.114924
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "swmatrix_Tgate_3.gated_control" "swmatrix_Tgate_0.gated_control" 12.5863
cap "a_22380_2122#" "a_22520_2002#" 1.09095
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_0.gated_control" 5.18486
cap "a_31676_1580#" "PHI_1" 53.3033
cap "swmatrix_Tgate_2.gated_control" "a_57004_1577#" 0.309194
cap "BUS[9]" "a_51256_2002#" 11.703
cap "a_49928_1562#" "pin" 0.624667
cap "PHI_1" "a_46620_1580#" 12.7656
cap "vdd" "a_50912_2122#" 564.824
cap "a_53720_2002#" "PHI_1" 12.6069
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_46620_1580#" 1.47078
cap "a_47480_2002#" "a_46620_1580#" 8.87917
cap "a_44672_2122#" "a_44876_2122#" 11.5072
cap "PHI_1" "a_49928_1562#" 701.408
cap "a_57396_1577#" "PHI_2" 0.45995
cap "a_7476_1577#" "PHI_2" 0.45995
cap "a_37916_1580#" "enable" 51.0826
cap "a_19712_2122#" "a_19564_1577#" 0.412744
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "a_7576_2002#" "a_8712_1562#" 0.0312492
cap "a_51156_1577#" "enable" 5.76921
cap "vdd" "a_32044_2122#" 4.91015
cap "a_54841_1539#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "a_476_1580#" "BUS[1]" 5.98111
cap "swmatrix_Tgate_8.gated_control" "a_12488_1562#" 4.93201
cap "a_31676_1580#" "a_32192_2122#" 300.534
cap "swmatrix_Tgate_9.gated_control" "a_844_1577#" 0.309194
cap "a_1236_1577#" "enable" 5.76638
cap "vdd" "a_59820_2122#" 15.0582
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_19712_2122#" 95.0125
cap "PHI_1" "a_57004_2122#" 2.006
cap "a_21192_1562#" "PHI_2" 601.194
cap "BUS[8]" "a_43688_1562#" 5.69706
cap "a_7232_2122#" "a_6248_1562#" 70.5524
cap "ShiftReg_row_10_2$1_0.Q[1]" "BUS[1]" 7.56126
cap "a_32436_1577#" "pin" 0.0789196
cap "PHI_1" "a_38636_2122#" 5.33797
cap "BUS[2]" "swmatrix_Tgate_8.gated_control" 868.431
cap "ShiftReg_row_10_2$1_0.Q[7]" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.46848
cap "a_53620_1577#" "pin" 0.287473
cap "BUS[7]" "a_40748_1577#" 0.498233
cap "swmatrix_Tgate_9.gated_control" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 881.75
cap "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "a_32044_1577#" "enable" 2.20111
cap "swmatrix_Tgate_4.gated_control" "a_13676_2122#" 0.0123814
cap "enable" "a_41140_1577#" 5.78676
cap "a_47136_2122#" "a_46152_1562#" 70.5524
cap "a_20056_2002#" "pin" 1.46378
cap "a_25804_2122#" "enable" 1.01023
cap "a_38284_2122#" "a_37916_1580#" 2.941
cap "a_2472_1562#" "a_1336_2002#" 0.0312492
cap "PHI_2" "a_3800_2002#" 31.7446
cap "PHI_2" "a_12956_1580#" 33.2144
cap "a_9180_1580#" "a_8712_1562#" 305.277
cap "a_7232_2122#" "pin" 1.38096
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_7576_2002#" 255.601
cap "a_54841_1539#" "enable" 3.9848
cap "a_7084_2122#" "enable" 1.01023
cap "swmatrix_Tgate_2.gated_control" "ShiftReg_row_10_2$1_0.Q[9]" 172.773
cap "a_6716_1580#" "a_6248_1562#" 305.277
cap "a_20056_2002#" "PHI_1" 13.1403
cap "a_51156_1577#" "a_50912_2122#" 15.9495
cap "ShiftReg_row_10_2$1_0.Q[3]" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.46848
cap "a_50764_1577#" "ShiftReg_row_10_2$1_0.Q[8]" 0.127528
cap "a_27900_1580#" "swmatrix_Tgate_5.gated_control" 6.67512
cap "a_7232_2122#" "PHI_1" 18.821
cap "a_32192_2122#" "a_32436_1577#" 15.9495
cap "PHI_2" "a_13472_2122#" 48.9451
cap "a_7576_2002#" "enable" 51.2387
cap "swmatrix_Tgate_7.gated_control" "PHI_2" 310.948
cap "a_31208_1562#" "pin" 0.624667
cap "a_26296_2002#" "a_25952_2122#" 578.45
cap "swmatrix_Tgate_3.gated_control" "a_48601_1539#" 1.12921
cap "vdd" "swmatrix_Tgate_8.gated_control" 1844.84
cap "a_2472_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 166.893
cap "a_31676_1580#" "PHI_2" 33.2144
cap "a_25436_1580#" "a_27432_1562#" 0.0220637
cap "a_31208_1562#" "PHI_1" 701.408
cap "a_46620_1580#" "PHI_2" 73.9492
cap "vdd" "a_27432_1562#" 1042.7
cap "a_6716_1580#" "pin" 0.0200821
cap "PHI_1" "a_13324_2122#" 2.006
cap "a_19956_1577#" "enable" 5.76921
cap "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "a_8_1562#" "enable" 86.6592
cap "a_18728_1562#" "enable" 87.5156
cap "a_53720_2002#" "PHI_2" 31.7446
cap "a_38776_2002#" "ShiftReg_row_10_2$1_0.Q[6]" 2.42459
cap "a_49928_1562#" "PHI_2" 27.6193
cap "PHI_1" "a_6716_1580#" 53.3033
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_3800_2002#" 258.742
cap "a_15420_1580#" "BUS[3]" 13.3566
cap "a_46988_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_0.gated_control" 881.368
cap "BUS[6]" "a_35000_2002#" 11.6081
cap "a_9180_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "BUS[8]" "a_44156_1580#" 6.88079
cap "BUS[8]" "swmatrix_Tgate_1.gated_control" 5.65723
cap "a_39912_1562#" "a_41240_2002#" 24.0342
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_15420_1580#" 0.0330438
cap "a_31208_1562#" "a_32192_2122#" 70.5524
cap "a_57004_2122#" "PHI_2" 0.788786
cap "a_28416_2122#" "a_28660_1577#" 15.9495
cap "BUS[2]" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "a_52860_1580#" "a_53376_2122#" 300.534
cap "a_9180_1580#" "enable" 51.2449
cap "swmatrix_Tgate_6.gated_control" "a_34860_2122#" 0.0123814
cap "a_38636_2122#" "PHI_2" 4.11442
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_34656_2122#" 4.7527
cap "a_47136_2122#" "a_47380_1577#" 15.9495
cap "PHI_2" "a_32436_1577#" 0.45995
cap "a_19196_1580#" "a_19564_1577#" 1.93897
cap "a_9940_1577#" "pin" 0.287473
cap "ShiftReg_row_10_2$1_0.Q[5]" "enable" 512.997
cap "vdd" "a_44876_2122#" 15.0582
cap "a_53620_1577#" "PHI_2" 0.45995
cap "a_38676_1577#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.0957093
cap "ShiftReg_row_10_2$1_0.Q[7]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.7476
cap "a_39912_1562#" "BUS[7]" 26.3677
cap "a_59100_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_40896_2122#" "a_40748_1577#" 0.412744
cap "a_56168_1562#" "swmatrix_Tgate_2.gated_control" 14.8607
cap "a_37448_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "a_21192_1562#" "a_22176_2122#" 70.5524
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_19196_1580#" 0.711461
cap "a_38776_2002#" "enable" 51.2387
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_9180_1580#" 1.01111
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_12488_1562#" 0.631066
cap "a_20056_2002#" "PHI_2" 32.0709
cap "a_59616_2122#" "enable" 114.426
cap "swmatrix_Tgate_9.gated_control" "a_3700_1577#" 0.556976
cap "a_51156_1577#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.0957093
cap "a_7232_2122#" "PHI_2" 48.9451
cap "a_38432_2122#" "a_38284_1577#" 0.412744
cap "a_15420_1580#" "a_14952_1562#" 305.277
cap "BUS[2]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "BUS[5]" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "a_59960_2002#" "a_59616_2122#" 578.45
cap "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5085.52
cap "swmatrix_Tgate_3.gated_control" "a_47136_2122#" 15.5253
cap "a_34656_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 15.3633
cap "a_44916_1577#" "a_44672_2122#" 15.9495
cap "a_43688_1562#" "enable" 87.5156
cap "enable" "a_61081_1539#" 3.9848
cap "a_31208_1562#" "PHI_2" 27.6193
cap "BUS[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0524689
cap "a_22420_1577#" "enable" 5.78676
cap "a_52860_1580#" "pin" 1.12672
cap "swmatrix_Tgate_1.gated_control" "a_53580_2122#" 0.0123814
cap "a_13324_2122#" "PHI_2" 0.788786
cap "BUS[6]" "ShiftReg_row_10_2$1_0.Q[6]" 16.9514
cap "a_19916_2122#" "PHI_1" 5.33797
cap "vdd" "ShiftReg_row_10_2$1_0.Q[8]" 577.791
cap "swmatrix_Tgate_6.gated_control" "a_38284_1577#" 0.0885516
cap "PHI_1" "a_51116_2122#" 5.33797
cap "PHI_1" "a_52860_1580#" 12.7656
cap "PHI_2" "a_6716_1580#" 33.2144
cap "a_21192_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "BUS[7]" "a_40748_2122#" 0.415538
cap "a_22176_2122#" "swmatrix_Tgate_7.gated_control" 15.5253
cap "a_9900_2122#" "enable" 3.68034
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_2.gated_control" 881.368
cap "a_33672_1562#" "pin" 1.37677
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_44524_1577#" 0.035891
cap "a_26156_2122#" "a_25952_2122#" 11.5072
cap "a_7232_2122#" "ShiftReg_row_10_2$1_0.Q[1]" 15.5191
cap "a_25804_1577#" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.035891
cap "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_0.gated_control" 334.724
cap "a_7576_2002#" "swmatrix_Tgate_8.gated_control" 11.2115
cap "a_33672_1562#" "PHI_1" 17.3317
cap "swmatrix_Tgate_6.gated_control" "a_32396_2122#" 0.0123814
cap "a_13676_2122#" "a_13472_2122#" 11.5072
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "a_2472_1562#" "enable" 86.9424
cap "a_19712_2122#" "enable" 110.553
cap "D_in" "a_844_1577#" 0.127528
cap "a_10040_2002#" "pin" 0.114924
cap "a_16140_2122#" "BUS[3]" 1.0432
cap "a_39912_1562#" "pin" 1.37677
cap "PHI_2" "a_40748_1577#" 0.2689
cap "PHI_1" "a_10040_2002#" 12.6069
cap "a_25952_2122#" "ShiftReg_row_10_2$1_0.Q[4]" 15.5191
cap "D_in" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.122332
cap "swmatrix_Tgate_7.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "PHI_2" "a_9940_1577#" 0.45995
cap "BUS[6]" "enable" 211.504
cap "PHI_1" "a_57356_2122#" 5.33797
cap "a_15788_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "a_59820_2122#" "a_59616_2122#" 11.5072
cap "ShiftReg_row_10_2$1_0.Q[7]" "swmatrix_Tgate_0.gated_control" 224.179
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_6716_1580#" 362.033
cap "swmatrix_Tgate_4.gated_control" "a_15420_1580#" 6.67512
cap "a_33672_1562#" "a_32192_2122#" 2.68185
cap "a_28760_2002#" "a_28660_1577#" 0.622982
cap "a_52392_1562#" "a_51256_2002#" 0.0312492
cap "a_39912_1562#" "PHI_1" 17.3317
cap "a_46620_1580#" "a_46152_1562#" 305.277
cap "a_39912_1562#" "a_40896_2122#" 70.5524
cap "BUS[10]" "enable" 211.504
cap "a_9696_2122#" "a_9940_1577#" 15.9495
cap "swmatrix_Tgate_5.gated_control" "BUS[5]" 868.431
cap "a_844_2122#" "BUS[1]" 0.302034
cap "enable" "a_44156_1580#" 51.0826
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "d_out" 11.0178
cap "a_7232_2122#" "a_7436_2122#" 11.5072
cap "swmatrix_Tgate_1.gated_control" "enable" 508.463
cap "a_28268_1577#" "enable" 2.20029
cap "vdd" "a_16280_2002#" 328.869
cap "a_9180_1580#" "swmatrix_Tgate_8.gated_control" 6.67512
cap "BUS[10]" "a_59960_2002#" 11.6081
cap "vdd" "a_38432_2122#" 564.824
cap "a_13716_1577#" "a_13816_2002#" 0.622982
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.119871
cap "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 10.6753
cap "a_34140_1580#" "a_35000_2002#" 8.87917
cap "a_21192_1562#" "a_22520_2002#" 24.0342
cap "a_19916_2122#" "PHI_2" 4.11442
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_42361_1539#" 9.69547
cap "PHI_2" "a_51116_2122#" 4.11442
cap "ShiftReg_row_10_2$1_0.Q[3]" "a_16280_2002#" 258.742
cap "a_52860_1580#" "PHI_2" 73.9492
cap "ShiftReg_row_10_2$1_0.Q[5]" "a_27432_1562#" 2.24809
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.119871
cap "a_2940_1580#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.99142
cap "a_57496_2002#" "a_58632_1562#" 0.0312492
cap "a_44524_1577#" "PHI_2" 0.2689
cap "a_57004_1577#" "enable" 2.20111
cap "vdd" "swmatrix_Tgate_6.gated_control" 1847.61
cap "a_26196_1577#" "a_26296_2002#" 0.622982
cap "vdd" "BUS[4]" 560.529
cap "a_32536_2002#" "swmatrix_Tgate_6.gated_control" 11.2115
cap "swmatrix_Tgate_5.gated_control" "a_25804_1577#" 0.309194
cap "swmatrix_Tgate_9.gated_control" "a_7084_1577#" 0.0885516
cap "PHI_1" "a_40748_2122#" 1.63773
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[4]" 11.0178
cap "a_40748_2122#" "a_40896_2122#" 0.457803
cap "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 235.351
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_7576_2002#" 0.155498
cap "a_33672_1562#" "PHI_2" 601.194
cap "a_23641_1539#" "enable" 3.9848
cap "BUS[6]" "a_32044_2122#" 0.0691619
cap "a_28660_1577#" "pin" 0.287473
cap "ShiftReg_row_10_2$1_0.Q[7]" "a_42361_1539#" 2.40703
cap "swmatrix_Tgate_1.gated_control" "a_50912_2122#" 14.9623
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[9]" 85.7476
cap "swmatrix_Tgate_9.gated_control" "D_in" 176.458
cap "a_13816_2002#" "a_12488_1562#" 24.0342
cap "PHI_1" "a_46988_2122#" 1.63773
cap "vdd" "a_34860_2122#" 15.0582
cap "PHI_2" "a_46988_1577#" 0.2689
cap "a_3456_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 15.3633
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_22520_2002#" "swmatrix_Tgate_7.gated_control" 10.1354
cap "swmatrix_Tgate_2.gated_control" "pin" 1232.91
cap "vdd" "d_out" 405.351
cap "PHI_2" "a_10040_2002#" 31.7446
cap "a_26296_2002#" "enable" 51.2387
cap "BUS[10]" "a_59820_2122#" 1.0432
cap "a_57356_2122#" "PHI_2" 4.11442
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "a_34900_1577#" "a_34656_2122#" 15.9495
cap "a_38432_2122#" "a_37916_1580#" 300.534
cap "a_39912_1562#" "PHI_2" 601.194
cap "a_59100_1580#" "a_59468_1577#" 1.93897
cap "a_10040_2002#" "a_9696_2122#" 578.45
cap "a_9900_2122#" "swmatrix_Tgate_8.gated_control" 0.0123814
cap "PHI_1" "swmatrix_Tgate_2.gated_control" 9.08369
cap "vdd" "a_992_2122#" 566.15
cap "a_19196_1580#" "enable" 51.0826
cap "a_38676_1577#" "swmatrix_Tgate_0.gated_control" 0.556976
cap "a_3308_2122#" "a_3456_2122#" 0.457803
cap "a_59100_1580#" "a_59468_2122#" 2.941
cap "a_34140_1580#" "ShiftReg_row_10_2$1_0.Q[6]" 1.01111
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_9180_1580#" 1.47078
cap "a_13324_1577#" "BUS[3]" 0.154346
cap "vdd" "a_44672_2122#" 564.824
cap "a_53228_1577#" "enable" 2.20029
cap "ShiftReg_row_10_2$1_0.Q[9]" "enable" 512.997
cap "swmatrix_Tgate_6.gated_control" "a_37916_1580#" 0.80366
cap "BUS[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "a_50396_1580#" "enable" 51.0826
cap "swmatrix_Tgate_9.gated_control" "a_2940_1580#" 6.67512
cap "swmatrix_Tgate_4.gated_control" "a_16140_2122#" 0.0123814
cap "a_31676_1580#" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.184701
cap "swmatrix_Tgate_3.gated_control" "a_46620_1580#" 6.67512
cap "a_25952_2122#" "pin" 1.38096
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_15936_2122#" 15.3633
cap "a_40380_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 361.625
cap "swmatrix_Tgate_5.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_1196_2122#" "a_992_2122#" 11.5072
cap "vdd" "a_13816_2002#" 326.026
cap "swmatrix_Tgate_0.gated_control" "a_42361_1539#" 1.12921
cap "a_49928_1562#" "swmatrix_Tgate_3.gated_control" 4.93201
cap "PHI_1" "a_25952_2122#" 18.821
cap "a_40748_2122#" "PHI_2" 0.894075
cap "a_844_1577#" "BUS[1]" 0.367366
cap "a_22028_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "a_52860_1580#" "a_53228_2122#" 2.941
cap "a_9180_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_32044_1577#" "swmatrix_Tgate_6.gated_control" 0.309194
cap "a_53228_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "ShiftReg_row_10_2$1_0.Q[9]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 11.0178
cap "a_56168_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "a_15788_1577#" "PHI_2" 0.2689
cap "swmatrix_Tgate_1.gated_control" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 881.368
cap "BUS[1]" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.78
cap "a_28660_1577#" "PHI_2" 0.45995
cap "a_46988_2122#" "PHI_2" 0.894075
cap "a_32536_2002#" "a_32396_2122#" 1.09095
cap "vdd" "a_32396_2122#" 15.0582
cap "a_16180_1577#" "a_15936_2122#" 15.9495
cap "a_50396_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.711461
cap "a_34140_1580#" "enable" 51.2449
cap "a_25804_1577#" "swmatrix_Tgate_7.gated_control" 0.0885516
cap "a_11161_1539#" "PHI_2" 0.272964
cap "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_41100_2122#" "swmatrix_Tgate_0.gated_control" 0.0123814
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_32436_1577#" 0.0957093
cap "a_9548_1577#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.127528
cap "a_31676_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.711461
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "a_50912_2122#" "a_50396_1580#" 300.534
cap "a_49928_1562#" "a_51256_2002#" 24.0342
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "BUS[3]" 0.0524689
cap "swmatrix_Tgate_2.gated_control" "a_59860_1577#" 0.556976
cap "a_1236_1577#" "a_992_2122#" 15.9495
cap "a_21660_1580#" "ShiftReg_row_10_2$1_0.Q[4]" 1.01111
cap "swmatrix_Tgate_2.gated_control" "PHI_2" 310.948
cap "vdd" "a_12488_1562#" 1000.67
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_9548_1577#" "enable" 2.20029
cap "a_28416_2122#" "enable" 114.426
cap "a_15936_2122#" "pin" 2.51272
cap "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_24968_1562#" 0.170699
cap "vdd" "BUS[2]" 560.529
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_1" 13.6904
cap "PHI_1" "a_15788_2122#" 1.63773
cap "a_18728_1562#" "BUS[4]" 5.69706
cap "BUS[4]" "a_19956_1577#" 0.721497
cap "a_56168_1562#" "enable" 87.5156
cap "a_15936_2122#" "PHI_1" 18.0387
cap "a_26156_2122#" "enable" 3.68034
cap "a_38284_1577#" "a_37916_1580#" 1.93897
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_25952_2122#" 95.0125
cap "BUS[9]" "a_50764_2122#" 0.0691619
cap "a_57152_2122#" "a_58632_1562#" 2.68185
cap "a_31208_1562#" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.170699
cap "a_1336_2002#" "pin" 0.0629576
cap "swmatrix_Tgate_9.gated_control" "a_3308_1577#" 0.309194
cap "enable" "a_3456_2122#" 114.426
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_5.gated_control" 5.18486
cap "a_57496_2002#" "a_57152_2122#" 578.45
cap "a_19564_2122#" "enable" 1.01023
cap "PHI_1" "a_1336_2002#" 13.1403
cap "BUS[3]" "a_14952_1562#" 26.3677
cap "a_25952_2122#" "PHI_2" 48.9451
cap "vdd" "a_3660_2122#" 15.0582
cap "a_26296_2002#" "a_27432_1562#" 0.0312492
cap "BUS[8]" "pin" 11071.9
cap "a_56636_1580#" "a_58632_1562#" 0.0220637
cap "a_38776_2002#" "a_38432_2122#" 578.45
cap "a_3800_2002#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.86243
cap "a_47340_2122#" "a_47136_2122#" 11.5072
cap "swmatrix_Tgate_9.gated_control" "BUS[1]" 886.042
cap "BUS[9]" "a_52392_1562#" 26.3677
cap "vdd" "a_25436_1580#" 422.534
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_14952_1562#" 0.0274252
cap "a_57496_2002#" "a_56636_1580#" 8.87917
cap "a_35000_2002#" "pin" 0.114924
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.0202969
cap "BUS[8]" "PHI_1" 94.8569
cap "a_53376_2122#" "a_53580_2122#" 11.5072
cap "ShiftReg_row_10_2$1_0.Q[5]" "swmatrix_Tgate_6.gated_control" 172.773
cap "vdd" "a_32536_2002#" 326.026
cap "a_8_1562#" "a_992_2122#" 70.5524
cap "ShiftReg_row_10_2$1_0.Q[4]" "enable" 512.997
cap "swmatrix_Tgate_4.gated_control" "a_13324_1577#" 0.309194
cap "BUS[8]" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1218.61
cap "BUS[8]" "a_47480_2002#" 11.6081
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "a_39912_1562#" "a_37448_1562#" 0.0131275
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "a_34508_1577#" "enable" 2.20029
cap "a_35000_2002#" "PHI_1" 12.6069
cap "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 204.147
cap "a_41240_2002#" "enable" 52.2033
cap "swmatrix_Tgate_1.gated_control" "ShiftReg_row_10_2$1_0.Q[8]" 172.773
cap "a_31208_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 1.15561
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_59960_2002#" 1.60112
cap "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[9]" 3.46848
cap "vdd" "ShiftReg_row_10_2$1_0.Q[3]" 577.791
cap "a_19564_1577#" "PHI_2" 0.2689
cap "a_22028_1577#" "a_21660_1580#" 1.93897
cap "a_50396_1580#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.184701
cap "PHI_1" "a_3308_2122#" 1.63773
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_53376_2122#" 1.4355
cap "swmatrix_Tgate_5.gated_control" "a_24968_1562#" 14.8607
cap "a_3700_1577#" "BUS[1]" 0.701952
cap "vdd" "a_1196_2122#" 15.0582
cap "a_8712_1562#" "a_6248_1562#" 0.0131275
cap "a_22420_1577#" "BUS[4]" 0.564575
cap "BUS[7]" "enable" 211.504
cap "a_15788_2122#" "PHI_2" 0.894075
cap "a_21192_1562#" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.9705
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "a_15936_2122#" "PHI_2" 40.1085
cap "a_59100_1580#" "a_58632_1562#" 305.277
cap "d_out" "a_59616_2122#" 114.332
cap "a_41240_2002#" "a_40380_1580#" 8.87917
cap "swmatrix_Tgate_4.gated_control" "BUS[3]" 868.431
cap "vdd" "a_37916_1580#" 422.534
cap "a_8712_1562#" "pin" 1.37677
cap "a_21660_1580#" "pin" 1.12672
cap "PHI_1" "a_53580_2122#" 4.7684
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "PHI_2" "a_1336_2002#" 32.0709
cap "swmatrix_Tgate_9.gated_control" "a_3800_2002#" 10.1354
cap "a_28760_2002#" "enable" 52.2033
cap "swmatrix_Tgate_4.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "BUS[2]" "a_7084_2122#" 0.0691619
cap "d_out" "a_61081_1539#" 2.40703
cap "a_53376_2122#" "enable" 114.426
cap "BUS[8]" "a_45016_2002#" 11.703
cap "ShiftReg_row_10_2$1_0.Q[6]" "pin" 14.9123
cap "PHI_1" "a_8712_1562#" 17.3317
cap "a_21660_1580#" "PHI_1" 12.7656
cap "a_9548_1577#" "swmatrix_Tgate_8.gated_control" 0.309194
cap "a_19712_2122#" "BUS[4]" 19.0994
cap "swmatrix_Tgate_3.gated_control" "a_44524_1577#" 0.309194
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "ShiftReg_row_10_2$1_0.Q[8]" 85.7476
cap "BUS[7]" "a_40380_1580#" 13.3566
cap "BUS[2]" "a_7576_2002#" 11.703
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[6]" 57.9751
cap "a_38284_2122#" "BUS[7]" 0.0691619
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_7.gated_control" 881.368
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "BUS[8]" "PHI_2" 112.52
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_6248_1562#" 1.15561
cap "a_28416_2122#" "a_27432_1562#" 70.5524
cap "a_22028_1577#" "enable" 2.20029
cap "a_33672_1562#" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.9705
cap "a_26196_1577#" "pin" 0.0789196
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "a_43688_1562#" "a_44672_2122#" 70.5524
cap "a_35000_2002#" "PHI_2" 31.7446
cap "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 454.128
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[2]" 10.6753
cap "BUS[6]" "swmatrix_Tgate_6.gated_control" 868.431
cap "a_31208_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "a_476_1580#" "a_1336_2002#" 8.87917
cap "a_16180_1577#" "enable" 5.78676
cap "a_25804_2122#" "a_25436_1580#" 2.941
cap "a_3700_1577#" "a_3800_2002#" 0.622982
cap "a_6248_1562#" "enable" 87.5156
cap "a_57496_2002#" "a_57396_1577#" 0.622982
cap "a_22028_2122#" "a_21660_1580#" 2.941
cap "vdd" "a_25804_2122#" 4.91015
cap "swmatrix_Tgate_3.gated_control" "a_46988_1577#" 0.309194
cap "a_51256_2002#" "a_51116_2122#" 1.09095
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_3308_2122#" "PHI_2" 0.894075
cap "a_53376_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 15.3633
cap "vdd" "a_7084_2122#" 4.91015
cap "swmatrix_Tgate_4.gated_control" "a_14952_1562#" 9.85113
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_50396_1580#" 362.033
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "a_2472_1562#" "a_992_2122#" 2.68185
cap "BUS[6]" "a_34860_2122#" 1.0432
cap "swmatrix_Tgate_2.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "vdd" "a_7576_2002#" 326.026
cap "a_476_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.711461
cap "enable" "pin" 1182.46
cap "BUS[2]" "a_9180_1580#" 13.3566
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_59616_2122#" 15.3633
cap "BUS[10]" "d_out" 16.9514
cap "PHI_1" "enable" 590.89
cap "a_33672_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 166.893
cap "ShiftReg_row_10_2$1_0.Q[1]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 11.0178
cap "a_59960_2002#" "pin" 0.114924
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "a_47480_2002#" "enable" 52.2033
cap "a_40896_2122#" "enable" 114.426
cap "swmatrix_Tgate_7.gated_control" "a_24968_1562#" 4.93201
cap "vdd" "a_8_1562#" 998.672
cap "vdd" "a_18728_1562#" 1000.67
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_36121_1539#" 9.69547
cap "PHI_1" "a_59960_2002#" 12.6069
cap "a_13324_1577#" "a_12956_1580#" 1.93897
cap "a_53580_2122#" "PHI_2" 4.21834
cap "ShiftReg_row_10_2$1_0.Q[2]" "pin" 14.9123
cap "a_29881_1539#" "enable" 3.9848
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_22176_2122#" 15.3633
cap "a_56636_1580#" "a_57152_2122#" 300.534
cap "a_53720_2002#" "BUS[9]" 11.6081
cap "a_38432_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 95.0125
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_2940_1580#" 0.0330438
cap "a_8712_1562#" "PHI_2" 601.194
cap "a_23641_1539#" "BUS[4]" 0.249155
cap "BUS[9]" "a_49928_1562#" 5.69706
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.04297
cap "a_20056_2002#" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.155498
cap "a_21660_1580#" "PHI_2" 73.9492
cap "a_13324_1577#" "a_13472_2122#" 0.412744
cap "a_40380_1580#" "pin" 1.12672
cap "a_32192_2122#" "enable" 110.553
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[2]" 57.9751
cap "a_18728_1562#" "ShiftReg_row_10_2$1_0.Q[3]" 167.786
cap "pin" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 0.022951
cap "a_44672_2122#" "a_44156_1580#" 300.534
cap "ShiftReg_row_10_2$1_0.Q[6]" "PHI_2" 635.781
cap "a_8712_1562#" "a_9696_2122#" 70.5524
cap "a_22028_2122#" "enable" 1.01023
cap "enable" "a_34508_2122#" 1.01023
cap "vdd" "a_9180_1580#" 424.957
cap "PHI_1" "a_40380_1580#" 12.7656
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 13.6904
cap "a_50912_2122#" "pin" 1.38096
cap "a_40380_1580#" "a_40896_2122#" 300.534
cap "a_38284_2122#" "PHI_1" 2.006
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "D_in" "BUS[1]" 3.78539
cap "swmatrix_Tgate_1.gated_control" "a_50764_1577#" 0.309194
cap "a_28620_2122#" "enable" 3.68034
cap "vdd" "ShiftReg_row_10_2$1_0.Q[5]" 577.791
cap "a_26196_1577#" "PHI_2" 0.45995
cap "a_32536_2002#" "ShiftReg_row_10_2$1_0.Q[5]" 2.42459
cap "PHI_1" "a_50912_2122#" 18.821
cap "swmatrix_Tgate_9.gated_control" "a_6716_1580#" 0.80366
cap "a_19196_1580#" "BUS[4]" 6.88079
cap "BUS[5]" "a_28660_1577#" 0.564575
cap "BUS[2]" "a_9900_2122#" 1.0432
cap "a_22380_2122#" "swmatrix_Tgate_7.gated_control" 0.0123814
cap "PHI_1" "a_32044_2122#" 2.006
cap "vdd" "a_38776_2002#" 326.026
cap "vdd" "a_59616_2122#" 559.435
cap "a_53620_1577#" "BUS[9]" 0.564575
cap "a_3308_1577#" "a_2940_1580#" 1.93897
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "BUS[3]" "a_12956_1580#" 6.88079
cap "a_28760_2002#" "a_27432_1562#" 24.0342
cap "BUS[6]" "a_32396_2122#" 0.980332
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "enable" "a_45016_2002#" 51.2387
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_9696_2122#" 15.3633
cap "a_53376_2122#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 4.7527
cap "PHI_1" "a_59820_2122#" 4.7684
cap "swmatrix_Tgate_5.gated_control" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 881.368
cap "enable" "a_59860_1577#" 5.78676
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_34656_2122#" 1.4355
cap "vdd" "a_43688_1562#" 1000.67
cap "BUS[3]" "a_13472_2122#" 19.0994
cap "a_38636_2122#" "swmatrix_Tgate_0.gated_control" 0.0123814
cap "BUS[3]" "swmatrix_Tgate_7.gated_control" 5.65723
cap "a_17401_1539#" "enable" 3.9848
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "BUS[10]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 107.737
cap "PHI_2" "enable" 1353.56
cap "a_39912_1562#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 3.9705
cap "a_2940_1580#" "BUS[1]" 12.5149
cap "a_59960_2002#" "a_59860_1577#" 0.622982
cap "a_32192_2122#" "a_32044_2122#" 0.457803
cap "a_6248_1562#" "swmatrix_Tgate_8.gated_control" 14.8607
cap "a_9696_2122#" "enable" 114.426
cap "PHI_1" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "a_59960_2002#" "PHI_2" 31.7446
cap "BUS[8]" "a_46152_1562#" 26.3677
cap "a_15788_1577#" "a_15420_1580#" 1.93897
cap "vdd" "a_9900_2122#" 15.0582
cap "ShiftReg_row_10_2$1_0.Q[8]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 11.0178
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[1]" 10.6753
cap "ShiftReg_row_10_2$1_0.Q[2]" "PHI_2" 635.781
cap "a_4921_1539#" "pin" 0.152619
cap "a_476_1580#" "enable" 51.0735
cap "swmatrix_Tgate_8.gated_control" "pin" 1232.75
cap "a_34140_1580#" "swmatrix_Tgate_6.gated_control" 6.67512
cap "ShiftReg_row_10_2$1_0.Q[2]" "a_9696_2122#" 114.332
cap "a_14952_1562#" "a_12956_1580#" 0.0220637
cap "BUS[5]" "a_25952_2122#" 19.0994
cap "a_40380_1580#" "PHI_2" 73.9492
cap "vdd" "a_2472_1562#" 1043.66
cap "vdd" "a_19712_2122#" 564.824
cap "a_38284_2122#" "PHI_2" 0.788786
cap "a_57152_2122#" "a_57396_1577#" 15.9495
cap "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 454.128
cap "a_38776_2002#" "a_37916_1580#" 8.87917
cap "a_27432_1562#" "pin" 1.37677
cap "ShiftReg_row_10_2$1_0.Q[1]" "enable" 512.997
cap "PHI_1" "swmatrix_Tgate_8.gated_control" 10.86
cap "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.33
cap "a_50912_2122#" "PHI_2" 48.9451
cap "a_14952_1562#" "a_13472_2122#" 2.68185
cap "PHI_1" "a_27432_1562#" 17.3317
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_22520_2002#" 2.42459
cap "PHI_1" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "a_21660_1580#" "a_22176_2122#" 300.534
cap "vdd" "BUS[6]" 560.529
cap "ShiftReg_row_10_2$1_0.Q[5]" "a_32044_1577#" 0.127528
cap "a_19712_2122#" "ShiftReg_row_10_2$1_0.Q[3]" 15.5191
cap "BUS[6]" "a_32536_2002#" 11.703
cap "a_50764_1577#" "a_50396_1580#" 1.93897
cap "a_32044_2122#" "PHI_2" 0.788786
cap "vdd" "BUS[10]" 560.529
cap "vdd" "a_44156_1580#" 422.534
cap "a_2940_1580#" "a_3800_2002#" 8.87917
cap "a_59820_2122#" "PHI_2" 4.21834
cap "vdd" "swmatrix_Tgate_1.gated_control" 1847.61
cap "swmatrix_Tgate_2.gated_control" "a_59468_1577#" 0.309194
cap "a_25804_1577#" "a_25952_2122#" 0.412744
cap "BUS[8]" "a_47380_1577#" 0.564575
cap "a_7436_2122#" "enable" 3.68034
cap "a_44524_1577#" "ShiftReg_row_10_2$1_0.Q[7]" 0.127528
cap "a_19564_2122#" "BUS[4]" 0.0691619
cap "a_21660_1580#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_3308_1577#" "BUS[1]" 0.353253
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_6248_1562#" 0.170699
cap "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_37448_1562#" "ShiftReg_row_10_2$1_0.Q[6]" 167.786
cap "BUS[3]" "a_13324_2122#" 0.0691619
cap "swmatrix_Tgate_0.gated_control" "a_40748_1577#" 0.309194
cap "PHI_1" "a_44876_2122#" 5.33797
cap "a_53228_2122#" "enable" 1.01023
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[9]" 10.6753
cap "a_39912_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "a_27900_1580#" "enable" 51.2449
cap "a_7232_2122#" "a_7084_1577#" 0.412744
cap "swmatrix_Tgate_4.gated_control" "a_12956_1580#" 8.04302
cap "BUS[9]" "a_51116_2122#" 0.980332
cap "a_52860_1580#" "BUS[9]" 13.3566
cap "BUS[4]" "ShiftReg_row_10_2$1_0.Q[4]" 16.9514
cap "a_34508_1577#" "swmatrix_Tgate_6.gated_control" 0.309194
cap "a_22176_2122#" "enable" 114.426
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "pin" 1574.52
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_27432_1562#" 166.893
cap "a_38432_2122#" "BUS[7]" 19.0994
cap "swmatrix_Tgate_4.gated_control" "a_13472_2122#" 14.9623
cap "PHI_2" "a_4921_1539#" 0.272964
cap "swmatrix_Tgate_4.gated_control" "swmatrix_Tgate_7.gated_control" 12.5863
cap "BUS[8]" "swmatrix_Tgate_3.gated_control" 868.431
cap "a_39912_1562#" "ShiftReg_row_10_2$1_0.Q[7]" 2.24809
cap "PHI_1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.382083
cap "PHI_2" "swmatrix_Tgate_8.gated_control" 310.948
cap "a_46620_1580#" "a_47136_2122#" 300.534
cap "a_9548_2122#" "enable" 1.01023
cap "a_13676_2122#" "enable" 3.68034
cap "a_7084_1577#" "a_6716_1580#" 1.93897
cap "a_35000_2002#" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.60112
cap "a_27432_1562#" "PHI_2" 601.194
cap "ShiftReg_row_10_2$1_0.Q[8]" "pin" 14.9123
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 428.519
cap "a_9696_2122#" "swmatrix_Tgate_8.gated_control" 15.5253
cap "a_26296_2002#" "a_25436_1580#" 8.87917
cap "swmatrix_Tgate_1.gated_control" "a_51156_1577#" 0.556976
cap "a_15420_1580#" "a_15788_2122#" 2.941
cap "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_16280_2002#" 2.42459
cap "a_57152_2122#" "a_57004_2122#" 0.457803
cap "vdd" "a_26296_2002#" 326.026
cap "a_15420_1580#" "a_15936_2122#" 300.534
cap "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "d_out" 3.46848
cap "PHI_1" "ShiftReg_row_10_2$1_0.Q[8]" 57.9751
cap "enable" "a_46152_1562#" 86.9424
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_47480_2002#" 258.742
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[8]" 3.46848
cap "a_37448_1562#" "enable" 87.5156
cap "a_44524_1577#" "swmatrix_Tgate_0.gated_control" 0.0885516
cap "vdd" "a_19196_1580#" 422.534
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "BUS[6]" "a_32044_1577#" 0.154346
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "pin" 0.303497
cap "a_56636_1580#" "a_57004_2122#" 2.941
cap "a_53720_2002#" "a_52392_1562#" 24.0342
cap "a_49928_1562#" "a_52392_1562#" 0.0131275
cap "a_44876_2122#" "a_45016_2002#" 1.09095
cap "vdd" "ShiftReg_row_10_2$1_0.Q[9]" 577.791
cap "PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 20.7301
cap "ShiftReg_row_10_2$1_0.Q[1]" "a_4921_1539#" 2.40703
cap "ShiftReg_row_10_2$1_0.Q[1]" "swmatrix_Tgate_8.gated_control" 172.773
cap "a_21660_1580#" "a_22520_2002#" 8.87917
cap "vdd" "a_50396_1580#" 422.534
cap "a_16180_1577#" "a_16280_2002#" 0.622982
cap "a_19712_2122#" "a_19956_1577#" 15.9495
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_2472_1562#" "a_8_1562#" 0.0131275
cap "a_19712_2122#" "a_18728_1562#" 70.5524
cap "a_19196_1580#" "ShiftReg_row_10_2$1_0.Q[3]" 362.033
cap "swmatrix_Tgate_5.gated_control" "swmatrix_Tgate_7.gated_control" 12.5863
cap "a_44672_2122#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 95.0125
cap "a_35000_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 2.42459
cap "a_3800_2002#" "BUS[1]" 10.373
cap "swmatrix_Tgate_1.gated_control" "a_54841_1539#" 1.12921
cap "PHI_2" "a_44876_2122#" 4.11442
cap "a_57496_2002#" "a_57356_2122#" 1.09095
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_56168_1562#" 1.15561
cap "a_31676_1580#" "swmatrix_Tgate_5.gated_control" 0.80366
cap "a_9548_1577#" "BUS[2]" 0.498233
cap "a_39912_1562#" "swmatrix_Tgate_0.gated_control" 9.85113
cap "a_22028_1577#" "BUS[4]" 0.498233
cap "a_16280_2002#" "pin" 0.114924
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[6]" 3.46848
cap "a_38432_2122#" "pin" 1.38096
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_37916_1580#" 0.711461
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "PHI_2" 1.6898
cap "a_16280_2002#" "PHI_1" 12.6069
cap "vdd" "a_34140_1580#" 424.957
cap "a_7436_2122#" "swmatrix_Tgate_8.gated_control" 0.0123814
cap "PHI_1" "a_38432_2122#" 18.821
cap "a_28268_2122#" "enable" 1.01023
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_9696_2122#" 4.7527
cap "enable" "a_47380_1577#" 5.78676
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.04297
cap "ShiftReg_row_10_2$1_0.Q[8]" "PHI_2" 635.781
cap "BUS[4]" "pin" 11071.9
cap "swmatrix_Tgate_6.gated_control" "pin" 1232.91
cap "a_22520_2002#" "enable" 52.2033
cap "BUS[7]" "a_38284_1577#" 0.154346
cap "vdd" "a_28416_2122#" 559.435
cap "a_26196_1577#" "BUS[5]" 0.721497
cap "a_27900_1580#" "a_27432_1562#" 305.277
cap "PHI_1" "swmatrix_Tgate_6.gated_control" 10.86
cap "a_1336_2002#" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.209526
cap "PHI_1" "BUS[4]" 94.8569
cap "a_21192_1562#" "swmatrix_Tgate_7.gated_control" 9.85113
cap "BUS[9]" "swmatrix_Tgate_2.gated_control" 5.65723
cap "a_44916_1577#" "pin" 0.0789196
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_13816_2002#" 255.601
cap "enable" "a_844_2122#" 1.01023
cap "a_3660_2122#" "a_3456_2122#" 11.5072
cap "vdd" "a_56168_1562#" 1000.67
cap "PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "ShiftReg_row_10_2$1_0.Q[6]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 11.0178
cap "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "ShiftReg_row_10_2$1_0.Q[1]" 0.167606
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_44916_1577#" 0.0957093
cap "vdd" "a_26156_2122#" 15.0582
cap "a_16140_2122#" "a_15936_2122#" 11.5072
cap "swmatrix_Tgate_3.gated_control" "enable" 508.463
cap "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "d_out" "pin" 12.49
cap "vdd" "a_3456_2122#" 560.328
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_9696_2122#" 1.4355
cap "BUS[10]" "a_59616_2122#" 15.7105
cap "a_12956_1580#" "a_13472_2122#" 300.534
cap "PHI_1" "a_34860_2122#" 4.7684
cap "a_58632_1562#" "swmatrix_Tgate_2.gated_control" 9.85113
cap "a_32192_2122#" "swmatrix_Tgate_6.gated_control" 14.9623
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.88456
cap "BUS[5]" "enable" 211.504
cap "vdd" "a_19564_2122#" 4.91015
cap "PHI_1" "d_out" 33.3131
cap "a_57496_2002#" "swmatrix_Tgate_2.gated_control" 11.2115
cap "a_992_2122#" "pin" 3.43392
cap "BUS[8]" "a_44524_2122#" 0.0691619
cap "a_22028_2122#" "BUS[4]" 0.415538
cap "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_19564_1577#" 0.035891
cap "a_31208_1562#" "swmatrix_Tgate_5.gated_control" 4.93201
cap "a_54841_1539#" "ShiftReg_row_10_2$1_0.Q[9]" 2.40703
cap "PHI_1" "a_992_2122#" 18.821
cap "BUS[10]" "a_61081_1539#" 0.249155
cap "a_43688_1562#" "a_44156_1580#" 305.277
cap "a_33672_1562#" "a_34656_2122#" 70.5524
cap "pin" "a_44672_2122#" 1.38096
cap "a_25952_2122#" "a_24968_1562#" 70.5524
cap "a_25436_1580#" "ShiftReg_row_10_2$1_0.Q[4]" 362.033
cap "vdd" "ShiftReg_row_10_2$1_0.Q[4]" 577.791
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 2.04297
cap "a_19196_1580#" "a_18728_1562#" 305.277
cap "a_16280_2002#" "PHI_2" 31.7446
cap "a_51256_2002#" "enable" 51.2387
cap "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5084.86
cap "PHI_1" "a_44672_2122#" 18.821
cap "a_38432_2122#" "PHI_2" 48.9451
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "a_12488_1562#" 1.15561
cap "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "a_44672_2122#" 0.608072
cap "a_7232_2122#" "a_7476_1577#" 15.9495
cap "vdd" "a_41240_2002#" 328.869
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "a_15788_1577#" "BUS[3]" 0.498233
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "enable" 204.147
cap "a_13816_2002#" "pin" 1.46378
cap "ShiftReg_row_10_2$1_0.Q[6]" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.167606
cap "a_25804_1577#" "enable" 2.20111
cap "swmatrix_Tgate_9.gated_control" "a_1336_2002#" 11.0704
cap "a_15420_1580#" "enable" 51.2449
cap "a_13716_1577#" "pin" 0.0789196
cap "PHI_1" "a_13816_2002#" 13.1403
cap "a_20056_2002#" "a_21192_1562#" 0.0312492
cap "a_44916_1577#" "a_45016_2002#" 0.622982
cap "swmatrix_Tgate_6.gated_control" "PHI_2" 310.948
cap "a_35000_2002#" "a_34900_1577#" 0.622982
cap "BUS[4]" "PHI_2" 112.52
cap "vdd" "BUS[7]" 560.529
cap "a_51256_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 255.601
cap "a_52860_1580#" "a_52392_1562#" 305.277
cap "swmatrix_Tgate_9.gated_control" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 235.351
cap "a_44916_1577#" "PHI_2" 0.45995
cap "a_57356_2122#" "a_57152_2122#" 11.5072
cap "a_38776_2002#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 255.601
cap "a_47136_2122#" "a_46988_1577#" 0.412744
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "pin" 0.022951
cap "a_50912_2122#" "a_51256_2002#" 578.45
cap "BUS[2]" "a_6248_1562#" 5.69706
cap "PHI_2" "a_34860_2122#" 4.21834
cap "PHI_1" "a_32396_2122#" 5.33797
cap "vdd" "a_28760_2002#" 328.869
cap "enable" "a_59468_1577#" 2.20029
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_1" 13.6904
cap "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 344.737
cap "d_out" "PHI_2" 320.187
cap "vdd" "a_53376_2122#" 559.435
cap "a_12488_1562#" "pin" 0.624667
cap "a_20056_2002#" "swmatrix_Tgate_7.gated_control" 11.2115
cap "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "enable" 95.4616
cap "a_59468_2122#" "enable" 1.01023
cap "PHI_1" "a_12488_1562#" 701.408
cap "BUS[2]" "pin" 11071.9
cap "a_53620_1577#" "a_53720_2002#" 0.622982
cap "a_13324_2122#" "a_12956_1580#" 2.941
cap "a_44672_2122#" "a_45016_2002#" 578.45
cap "PHI_2" "a_992_2122#" 48.9451
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "ShiftReg_row_10_2$1_0.Q[3]" 11.0178
cap "enable" "a_844_1577#" 2.19914
cap "a_32192_2122#" "a_32396_2122#" 11.5072
cap "ShiftReg_row_10_2$1_0.Q[8]" "a_46152_1562#" 2.24809
cap "PHI_1" "BUS[2]" 94.8569
cap "PHI_2" "a_44672_2122#" 48.9451
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "enable" 652.712
cap "a_13324_2122#" "a_13472_2122#" 0.457803
cap "vdd" "a_6248_1562#" 1000.67
cap "BUS[10]" "a_57004_1577#" 0.154346
cap "enable" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 95.5909
cap "BUS[7]" "a_37916_1580#" 6.88079
cap "a_31208_1562#" "a_31676_1580#" 305.277
cap "a_50764_1577#" "PHI_2" 0.2689
cap "swmatrix_Tgate_1.gated_control" "a_57004_1577#" 0.0885516
cap "a_40380_1580#" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "a_476_1580#" "a_992_2122#" 300.534
cap "a_41240_2002#" "a_41140_1577#" 0.622982
cap "PHI_2" "a_13816_2002#" 32.0709
cap "a_9548_1577#" "a_9180_1580#" 1.93897
cap "BUS[5]" "a_27432_1562#" 26.3677
cap "enable" "a_44524_2122#" 1.01023
cap "a_15420_1580#" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "a_21660_1580#" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 1.47078
cap "a_25436_1580#" "pin" 0.0200821
cap "a_13716_1577#" "PHI_2" 0.45995
cap "PHI_1" "a_3660_2122#" 4.7684
cap "a_19196_1580#" "a_19712_2122#" 300.534
cap "a_38284_1577#" "PHI_2" 0.2689
cap "vdd" "pin" 10342.5
cap "a_32536_2002#" "pin" 1.46378
cap "BUS[8]" "a_47340_2122#" 1.0432
cap "PHI_1" "a_25436_1580#" 53.3033
cap "a_28416_2122#" "ShiftReg_row_10_2$1_0.Q[5]" 114.332
cap "a_33672_1562#" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "vdd" "PHI_1" 9897.29
cap "PHI_1" "a_32536_2002#" 13.1403
cap "BUS[3]" "a_15788_2122#" 0.415538
cap "vdd" "a_40896_2122#" 559.435
cap "vdd" "a_47480_2002#" 328.869
cap "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 5086
cap "BUS[7]" "a_41140_1577#" 0.564575
cap "a_46988_2122#" "a_47136_2122#" 0.457803
cap "a_57152_2122#" "swmatrix_Tgate_2.gated_control" 14.9623
cap "a_15936_2122#" "BUS[3]" 15.7105
cap "a_16140_2122#" "enable" 3.68034
cap "a_32396_2122#" "PHI_2" 4.11442
cap "a_15788_1577#" "swmatrix_Tgate_4.gated_control" 0.309194
cap "ShiftReg_row_10_2$1_0.Q[3]" "pin" 14.9123
cap "a_51256_2002#" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0.155498
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" "PHI_2" 454.128
cap "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_15936_2122#" 1.4355
cap "a_22176_2122#" "BUS[4]" 15.7105
cap "swmatrix_Tgate_3.gated_control" "a_44876_2122#" 0.0123814
cap "ShiftReg_row_10_2$1_0.Q[3]" "PHI_1" 57.9751
cap "a_56636_1580#" "swmatrix_Tgate_2.gated_control" 8.04302
cap "vdd" "a_32192_2122#" 564.824
device msubckt pfet_03v3 61110 243 61111 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 60950 243 60951 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 60790 243 60791 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 60630 243 60631 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 60470 243 60471 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 60310 243 60311 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 60150 243 60151 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 59990 243 59991 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 59830 243 59831 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 59670 243 59671 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 59510 243 59511 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 59350 243 59351 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 59190 243 59191 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 59030 243 59031 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 58870 243 58871 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 58710 243 58711 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt pfet_03v3 58550 243 58551 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 58390 243 58391 244 l=56 w=800 "vdd" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[10]" 800 41600,904
device msubckt nfet_03v3 57766 242 57767 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 57606 242 57607 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt nfet_03v3 57446 242 57447 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 57286 242 57287 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "pin" 800 41600,904 "BUS[10]" 800 41600,904
device msubckt nfet_03v3 57126 242 57127 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 56966 242 56967 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 112 0 "pin" 800 97600,1844 "BUS[10]" 800 41600,904
device msubckt pfet_05v0 56480 211 56481 212 l=100 w=366 "vdd" "swmatrix_Tgate_2.gated_control" 200 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 56480 817 56481 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_2.gated_control" 240 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 54870 243 54871 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 54710 243 54711 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 54550 243 54551 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 54390 243 54391 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 54230 243 54231 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 54070 243 54071 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 53910 243 53911 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 53750 243 53751 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 53590 243 53591 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 53430 243 53431 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 53270 243 53271 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 53110 243 53111 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 52950 243 52951 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 52790 243 52791 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 52630 243 52631 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 52470 243 52471 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt pfet_03v3 52310 243 52311 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 52150 243 52151 244 l=56 w=800 "vdd" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[9]" 800 41600,904
device msubckt nfet_03v3 51526 242 51527 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 51366 242 51367 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt nfet_03v3 51206 242 51207 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 51046 242 51047 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "pin" 800 41600,904 "BUS[9]" 800 41600,904
device msubckt nfet_03v3 50886 242 50887 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 50726 242 50727 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 112 0 "pin" 800 97600,1844 "BUS[9]" 800 41600,904
device msubckt pfet_05v0 50240 211 50241 212 l=100 w=366 "vdd" "swmatrix_Tgate_1.gated_control" 200 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 50240 817 50241 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_1.gated_control" 240 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 48630 243 48631 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 48470 243 48471 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 48310 243 48311 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 48150 243 48151 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 47990 243 47991 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 47830 243 47831 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 47670 243 47671 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 47510 243 47511 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 47350 243 47351 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 47190 243 47191 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 47030 243 47031 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 46870 243 46871 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 46710 243 46711 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 46550 243 46551 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 46390 243 46391 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 46230 243 46231 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt pfet_03v3 46070 243 46071 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 45910 243 45911 244 l=56 w=800 "vdd" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[8]" 800 41600,904
device msubckt nfet_03v3 45286 242 45287 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 45126 242 45127 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt nfet_03v3 44966 242 44967 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 44806 242 44807 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "pin" 800 41600,904 "BUS[8]" 800 41600,904
device msubckt nfet_03v3 44646 242 44647 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 44486 242 44487 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 112 0 "pin" 800 97600,1844 "BUS[8]" 800 41600,904
device msubckt pfet_05v0 44000 211 44001 212 l=100 w=366 "vdd" "swmatrix_Tgate_3.gated_control" 200 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 44000 817 44001 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_3.gated_control" 240 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 42390 243 42391 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 42230 243 42231 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 42070 243 42071 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 41910 243 41911 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 41750 243 41751 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 41590 243 41591 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 41430 243 41431 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 41270 243 41271 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 41110 243 41111 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 40950 243 40951 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 40790 243 40791 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 40630 243 40631 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 40470 243 40471 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 40310 243 40311 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 40150 243 40151 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 39990 243 39991 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt pfet_03v3 39830 243 39831 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 39670 243 39671 244 l=56 w=800 "vdd" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[7]" 800 41600,904
device msubckt nfet_03v3 39046 242 39047 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 38886 242 38887 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt nfet_03v3 38726 242 38727 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 38566 242 38567 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "pin" 800 41600,904 "BUS[7]" 800 41600,904
device msubckt nfet_03v3 38406 242 38407 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 38246 242 38247 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 112 0 "pin" 800 97600,1844 "BUS[7]" 800 41600,904
device msubckt pfet_05v0 37760 211 37761 212 l=100 w=366 "vdd" "swmatrix_Tgate_0.gated_control" 200 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 37760 817 37761 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_0.gated_control" 240 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 36150 243 36151 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 35990 243 35991 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 35830 243 35831 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 35670 243 35671 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 35510 243 35511 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 35350 243 35351 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 35190 243 35191 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 35030 243 35031 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 34870 243 34871 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 34710 243 34711 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 34550 243 34551 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 34390 243 34391 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 34230 243 34231 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 34070 243 34071 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 33910 243 33911 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 33750 243 33751 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt pfet_03v3 33590 243 33591 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 33430 243 33431 244 l=56 w=800 "vdd" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[6]" 800 41600,904
device msubckt nfet_03v3 32806 242 32807 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 32646 242 32647 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt nfet_03v3 32486 242 32487 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 32326 242 32327 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "pin" 800 41600,904 "BUS[6]" 800 41600,904
device msubckt nfet_03v3 32166 242 32167 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 32006 242 32007 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 112 0 "pin" 800 97600,1844 "BUS[6]" 800 41600,904
device msubckt pfet_05v0 31520 211 31521 212 l=100 w=366 "vdd" "swmatrix_Tgate_6.gated_control" 200 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 31520 817 31521 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_6.gated_control" 240 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 29910 243 29911 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 29750 243 29751 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 29590 243 29591 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 29430 243 29431 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 29270 243 29271 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 29110 243 29111 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 28950 243 28951 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 28790 243 28791 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 28630 243 28631 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 28470 243 28471 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 28310 243 28311 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 28150 243 28151 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 27990 243 27991 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 27830 243 27831 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 27670 243 27671 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 27510 243 27511 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt pfet_03v3 27350 243 27351 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 27190 243 27191 244 l=56 w=800 "vdd" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[5]" 800 41600,904
device msubckt nfet_03v3 26566 242 26567 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 26406 242 26407 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt nfet_03v3 26246 242 26247 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 26086 242 26087 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "pin" 800 41600,904 "BUS[5]" 800 41600,904
device msubckt nfet_03v3 25926 242 25927 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 25766 242 25767 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 112 0 "pin" 800 97600,1844 "BUS[5]" 800 41600,904
device msubckt pfet_05v0 25280 211 25281 212 l=100 w=366 "vdd" "swmatrix_Tgate_5.gated_control" 200 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 25280 817 25281 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_5.gated_control" 240 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 23670 243 23671 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 23510 243 23511 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 23350 243 23351 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 23190 243 23191 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 23030 243 23031 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 22870 243 22871 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 22710 243 22711 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 22550 243 22551 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 22390 243 22391 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 22230 243 22231 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 22070 243 22071 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 21910 243 21911 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 21750 243 21751 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 21590 243 21591 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 21430 243 21431 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 21270 243 21271 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt pfet_03v3 21110 243 21111 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 20950 243 20951 244 l=56 w=800 "vdd" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[4]" 800 41600,904
device msubckt nfet_03v3 20326 242 20327 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 20166 242 20167 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt nfet_03v3 20006 242 20007 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 19846 242 19847 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "pin" 800 41600,904 "BUS[4]" 800 41600,904
device msubckt nfet_03v3 19686 242 19687 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 19526 242 19527 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 112 0 "pin" 800 97600,1844 "BUS[4]" 800 41600,904
device msubckt pfet_05v0 19040 211 19041 212 l=100 w=366 "vdd" "swmatrix_Tgate_7.gated_control" 200 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 19040 817 19041 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_7.gated_control" 240 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 17430 243 17431 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 17270 243 17271 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 17110 243 17111 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 16950 243 16951 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 16790 243 16791 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 16630 243 16631 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 16470 243 16471 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 16310 243 16311 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 16150 243 16151 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 15990 243 15991 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 15830 243 15831 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 15670 243 15671 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 15510 243 15511 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 15350 243 15351 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 15190 243 15191 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 15030 243 15031 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt pfet_03v3 14870 243 14871 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 14710 243 14711 244 l=56 w=800 "vdd" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[3]" 800 41600,904
device msubckt nfet_03v3 14086 242 14087 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 13926 242 13927 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt nfet_03v3 13766 242 13767 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 13606 242 13607 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "pin" 800 41600,904 "BUS[3]" 800 41600,904
device msubckt nfet_03v3 13446 242 13447 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 13286 242 13287 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 112 0 "pin" 800 97600,1844 "BUS[3]" 800 41600,904
device msubckt pfet_05v0 12800 211 12801 212 l=100 w=366 "vdd" "swmatrix_Tgate_4.gated_control" 200 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 12800 817 12801 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_4.gated_control" 240 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 11190 243 11191 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 11030 243 11031 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 10870 243 10871 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 10710 243 10711 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 10550 243 10551 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 10390 243 10391 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 10230 243 10231 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 10070 243 10071 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 9910 243 9911 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 9750 243 9751 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 9590 243 9591 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 9430 243 9431 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 9270 243 9271 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 9110 243 9111 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 8950 243 8951 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 8790 243 8791 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt pfet_03v3 8630 243 8631 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 8470 243 8471 244 l=56 w=800 "vdd" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[2]" 800 41600,904
device msubckt nfet_03v3 7846 242 7847 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 7686 242 7687 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt nfet_03v3 7526 242 7527 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 7366 242 7367 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "pin" 800 41600,904 "BUS[2]" 800 41600,904
device msubckt nfet_03v3 7206 242 7207 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 7046 242 7047 243 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 112 0 "pin" 800 97600,1844 "BUS[2]" 800 41600,904
device msubckt pfet_05v0 6560 211 6561 212 l=100 w=366 "vdd" "swmatrix_Tgate_8.gated_control" 200 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 6560 817 6561 818 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_8.gated_control" 240 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt pfet_03v3 4859 252 4860 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 104000,1860
device msubckt pfet_03v3 4699 252 4700 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 4539 252 4540 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 4379 252 4380 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 4219 252 4220 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 4059 252 4060 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 3899 252 3900 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 3739 252 3740 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 3579 252 3580 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 3419 252 3420 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 3259 252 3260 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 3099 252 3100 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 2939 252 2940 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 2779 252 2780 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 2619 252 2620 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 2459 252 2460 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt pfet_03v3 2299 252 2300 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt pfet_03v3 2139 252 2140 253 l=56 w=800 "vdd" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 112 0 "pin" 800 104000,1860 "BUS[1]" 800 41600,904
device msubckt nfet_03v3 1515 251 1516 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1]" 800 41600,904 "pin" 800 97600,1844
device msubckt nfet_03v3 1355 251 1356 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt nfet_03v3 1195 251 1196 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 1035 251 1036 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "pin" 800 41600,904 "BUS[1]" 800 41600,904
device msubckt nfet_03v3 875 251 876 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1]" 800 41600,904 "pin" 800 41600,904
device msubckt nfet_03v3 715 251 716 252 l=56 w=800 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 112 0 "pin" 800 97600,1844 "BUS[1]" 800 41600,904
device msubckt pfet_05v0 229 220 230 221 l=100 w=366 "vdd" "swmatrix_Tgate_9.gated_control" 200 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 366 32208,908 "vdd" 366 32208,908
device msubckt nfet_05v0 229 826 230 827 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "swmatrix_Tgate_9.gated_control" 240 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 61520 1539 61521 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_2.gated_control" 264 23232,704
device msubckt nfet_05v0 61145 1539 61146 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_61081_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 60961 1539 60962 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "d_out" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_61081_1539#" 264 8448,328
device msubckt nfet_05v0 60592 1539 60593 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_59616_2122#" 240 0 "d_out" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 60224 1577 60225 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_59616_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_59960_2002#" 158 13904,492
device msubckt nfet_05v0 60000 1577 60001 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_59960_2002#" 240 0 "a_59860_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 59740 1577 59741 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_58632_1562#" 240 0 "a_59616_2122#" 140 7280,244 "a_59860_1577#" 140 10520,298
device msubckt nfet_05v0 59516 1577 59517 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_59100_1580#" 240 0 "a_59468_1577#" 140 3360,188 "a_59616_2122#" 140 7280,244
device msubckt nfet_05v0 59348 1577 59349 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_59468_1577#" 140 3360,188
device msubckt nfet_05v0 58980 1580 58981 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_58632_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_59100_1580#" 140 12320,456
device msubckt nfet_05v0 58720 1562 58721 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_58632_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 61540 2043 61541 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_2.gated_control" 366 32208,908
device msubckt pfet_05v0 61165 2043 61166 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 60961 2043 60962 2044 l=100 w=329 "vdd" "d_out" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 60592 2043 60593 2044 l=100 w=366 "vdd" "a_59616_2122#" 200 0 "d_out" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 60164 2046 60165 2047 l=100 w=276 "vdd" "a_59616_2122#" 200 0 "vdd" 276 14352,380 "a_59960_2002#" 276 24288,728
device msubckt pfet_05v0 59960 2046 59961 2047 l=100 w=276 "vdd" "a_59960_2002#" 200 0 "a_59820_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 58128 1539 58129 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57152_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 57760 1577 57761 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57152_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_57496_2002#" 158 13904,492
device msubckt nfet_05v0 57536 1577 57537 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57496_2002#" 240 0 "a_57396_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 57276 1577 57277 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_56168_1562#" 240 0 "a_57152_2122#" 140 7280,244 "a_57396_1577#" 140 10520,298
device msubckt nfet_05v0 57052 1577 57053 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_56636_1580#" 240 0 "a_57004_1577#" 140 3360,188 "a_57152_2122#" 140 7280,244
device msubckt nfet_05v0 56884 1577 56885 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_57004_1577#" 140 3360,188
device msubckt pfet_05v0 59720 2122 59721 2123 l=100 w=200 "vdd" "a_59100_1580#" 200 0 "a_59616_2122#" 200 10400,304 "a_59820_2122#" 200 17040,416
device msubckt pfet_05v0 59516 2122 59517 2123 l=100 w=200 "vdd" "a_58632_1562#" 200 0 "a_59468_2122#" 200 4800,248 "a_59616_2122#" 200 10400,304
device msubckt pfet_05v0 59368 2122 59369 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_59468_2122#" 200 4800,248
device msubckt pfet_05v0 59000 2119 59001 2120 l=100 w=200 "vdd" "a_58632_1562#" 200 0 "vdd" 200 19040,436 "a_59100_1580#" 200 17600,576
device msubckt pfet_05v0 58740 2043 58741 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_58632_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 56516 1580 56517 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_56168_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_56636_1580#" 140 12320,456
device msubckt nfet_05v0 56256 1562 56257 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_56168_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 58128 2043 58129 2044 l=100 w=366 "vdd" "a_57152_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 57700 2046 57701 2047 l=100 w=276 "vdd" "a_57152_2122#" 200 0 "vdd" 276 14352,380 "a_57496_2002#" 276 24288,728
device msubckt pfet_05v0 57496 2046 57497 2047 l=100 w=276 "vdd" "a_57496_2002#" 200 0 "a_57356_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 55280 1539 55281 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_1.gated_control" 264 23232,704
device msubckt nfet_05v0 54905 1539 54906 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_54841_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 54721 1539 54722 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_54841_1539#" 264 8448,328
device msubckt nfet_05v0 54352 1539 54353 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_53376_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[9]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 53984 1577 53985 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_53376_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_53720_2002#" 158 13904,492
device msubckt nfet_05v0 53760 1577 53761 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_53720_2002#" 240 0 "a_53620_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 53500 1577 53501 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_52392_1562#" 240 0 "a_53376_2122#" 140 7280,244 "a_53620_1577#" 140 10520,298
device msubckt nfet_05v0 53276 1577 53277 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_52860_1580#" 240 0 "a_53228_1577#" 140 3360,188 "a_53376_2122#" 140 7280,244
device msubckt nfet_05v0 53108 1577 53109 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_53228_1577#" 140 3360,188
device msubckt pfet_05v0 57256 2122 57257 2123 l=100 w=200 "vdd" "a_56636_1580#" 200 0 "a_57152_2122#" 200 10400,304 "a_57356_2122#" 200 17040,416
device msubckt pfet_05v0 57052 2122 57053 2123 l=100 w=200 "vdd" "a_56168_1562#" 200 0 "a_57004_2122#" 200 4800,248 "a_57152_2122#" 200 10400,304
device msubckt pfet_05v0 56904 2122 56905 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd" 200 17600,576 "a_57004_2122#" 200 4800,248
device msubckt pfet_05v0 56536 2119 56537 2120 l=100 w=200 "vdd" "a_56168_1562#" 200 0 "vdd" 200 19040,436 "a_56636_1580#" 200 17600,576
device msubckt pfet_05v0 56276 2043 56277 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_56168_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 52740 1580 52741 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_52392_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_52860_1580#" 140 12320,456
device msubckt nfet_05v0 52480 1562 52481 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_52392_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 55300 2043 55301 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_1.gated_control" 366 32208,908
device msubckt pfet_05v0 54925 2043 54926 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 54721 2043 54722 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 54352 2043 54353 2044 l=100 w=366 "vdd" "a_53376_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[9]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 53924 2046 53925 2047 l=100 w=276 "vdd" "a_53376_2122#" 200 0 "vdd" 276 14352,380 "a_53720_2002#" 276 24288,728
device msubckt pfet_05v0 53720 2046 53721 2047 l=100 w=276 "vdd" "a_53720_2002#" 200 0 "a_53580_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 51888 1539 51889 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50912_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 51520 1577 51521 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50912_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_51256_2002#" 158 13904,492
device msubckt nfet_05v0 51296 1577 51297 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_51256_2002#" 240 0 "a_51156_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 51036 1577 51037 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_49928_1562#" 240 0 "a_50912_2122#" 140 7280,244 "a_51156_1577#" 140 10520,298
device msubckt nfet_05v0 50812 1577 50813 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50396_1580#" 240 0 "a_50764_1577#" 140 3360,188 "a_50912_2122#" 140 7280,244
device msubckt nfet_05v0 50644 1577 50645 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_50764_1577#" 140 3360,188
device msubckt pfet_05v0 53480 2122 53481 2123 l=100 w=200 "vdd" "a_52860_1580#" 200 0 "a_53376_2122#" 200 10400,304 "a_53580_2122#" 200 17040,416
device msubckt pfet_05v0 53276 2122 53277 2123 l=100 w=200 "vdd" "a_52392_1562#" 200 0 "a_53228_2122#" 200 4800,248 "a_53376_2122#" 200 10400,304
device msubckt pfet_05v0 53128 2122 53129 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_53228_2122#" 200 4800,248
device msubckt pfet_05v0 52760 2119 52761 2120 l=100 w=200 "vdd" "a_52392_1562#" 200 0 "vdd" 200 19040,436 "a_52860_1580#" 200 17600,576
device msubckt pfet_05v0 52500 2043 52501 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_52392_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 50276 1580 50277 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_49928_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_50396_1580#" 140 12320,456
device msubckt nfet_05v0 50016 1562 50017 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_49928_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 51888 2043 51889 2044 l=100 w=366 "vdd" "a_50912_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 51460 2046 51461 2047 l=100 w=276 "vdd" "a_50912_2122#" 200 0 "vdd" 276 14352,380 "a_51256_2002#" 276 24288,728
device msubckt pfet_05v0 51256 2046 51257 2047 l=100 w=276 "vdd" "a_51256_2002#" 200 0 "a_51116_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 49040 1539 49041 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_3.gated_control" 264 23232,704
device msubckt nfet_05v0 48665 1539 48666 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_48601_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 48481 1539 48482 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_48601_1539#" 264 8448,328
device msubckt nfet_05v0 48112 1539 48113 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_47136_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[8]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 47744 1577 47745 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_47136_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_47480_2002#" 158 13904,492
device msubckt nfet_05v0 47520 1577 47521 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_47480_2002#" 240 0 "a_47380_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 47260 1577 47261 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_46152_1562#" 240 0 "a_47136_2122#" 140 7280,244 "a_47380_1577#" 140 10520,298
device msubckt nfet_05v0 47036 1577 47037 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_46620_1580#" 240 0 "a_46988_1577#" 140 3360,188 "a_47136_2122#" 140 7280,244
device msubckt nfet_05v0 46868 1577 46869 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_46988_1577#" 140 3360,188
device msubckt pfet_05v0 51016 2122 51017 2123 l=100 w=200 "vdd" "a_50396_1580#" 200 0 "a_50912_2122#" 200 10400,304 "a_51116_2122#" 200 17040,416
device msubckt pfet_05v0 50812 2122 50813 2123 l=100 w=200 "vdd" "a_49928_1562#" 200 0 "a_50764_2122#" 200 4800,248 "a_50912_2122#" 200 10400,304
device msubckt pfet_05v0 50664 2122 50665 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd" 200 17600,576 "a_50764_2122#" 200 4800,248
device msubckt pfet_05v0 50296 2119 50297 2120 l=100 w=200 "vdd" "a_49928_1562#" 200 0 "vdd" 200 19040,436 "a_50396_1580#" 200 17600,576
device msubckt pfet_05v0 50036 2043 50037 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_49928_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 46500 1580 46501 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_46152_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_46620_1580#" 140 12320,456
device msubckt nfet_05v0 46240 1562 46241 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_46152_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 49060 2043 49061 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_3.gated_control" 366 32208,908
device msubckt pfet_05v0 48685 2043 48686 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 48481 2043 48482 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 48112 2043 48113 2044 l=100 w=366 "vdd" "a_47136_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[8]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 47684 2046 47685 2047 l=100 w=276 "vdd" "a_47136_2122#" 200 0 "vdd" 276 14352,380 "a_47480_2002#" 276 24288,728
device msubckt pfet_05v0 47480 2046 47481 2047 l=100 w=276 "vdd" "a_47480_2002#" 200 0 "a_47340_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 45648 1539 45649 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44672_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 45280 1577 45281 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44672_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_45016_2002#" 158 13904,492
device msubckt nfet_05v0 45056 1577 45057 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_45016_2002#" 240 0 "a_44916_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 44796 1577 44797 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_43688_1562#" 240 0 "a_44672_2122#" 140 7280,244 "a_44916_1577#" 140 10520,298
device msubckt nfet_05v0 44572 1577 44573 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44156_1580#" 240 0 "a_44524_1577#" 140 3360,188 "a_44672_2122#" 140 7280,244
device msubckt nfet_05v0 44404 1577 44405 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_44524_1577#" 140 3360,188
device msubckt pfet_05v0 47240 2122 47241 2123 l=100 w=200 "vdd" "a_46620_1580#" 200 0 "a_47136_2122#" 200 10400,304 "a_47340_2122#" 200 17040,416
device msubckt pfet_05v0 47036 2122 47037 2123 l=100 w=200 "vdd" "a_46152_1562#" 200 0 "a_46988_2122#" 200 4800,248 "a_47136_2122#" 200 10400,304
device msubckt pfet_05v0 46888 2122 46889 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_46988_2122#" 200 4800,248
device msubckt pfet_05v0 46520 2119 46521 2120 l=100 w=200 "vdd" "a_46152_1562#" 200 0 "vdd" 200 19040,436 "a_46620_1580#" 200 17600,576
device msubckt pfet_05v0 46260 2043 46261 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_46152_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 44036 1580 44037 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_43688_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_44156_1580#" 140 12320,456
device msubckt nfet_05v0 43776 1562 43777 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_43688_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 45648 2043 45649 2044 l=100 w=366 "vdd" "a_44672_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 45220 2046 45221 2047 l=100 w=276 "vdd" "a_44672_2122#" 200 0 "vdd" 276 14352,380 "a_45016_2002#" 276 24288,728
device msubckt pfet_05v0 45016 2046 45017 2047 l=100 w=276 "vdd" "a_45016_2002#" 200 0 "a_44876_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 42800 1539 42801 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_0.gated_control" 264 23232,704
device msubckt nfet_05v0 42425 1539 42426 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_42361_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 42241 1539 42242 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_42361_1539#" 264 8448,328
device msubckt nfet_05v0 41872 1539 41873 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_40896_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[7]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 41504 1577 41505 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_40896_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_41240_2002#" 158 13904,492
device msubckt nfet_05v0 41280 1577 41281 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_41240_2002#" 240 0 "a_41140_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 41020 1577 41021 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_39912_1562#" 240 0 "a_40896_2122#" 140 7280,244 "a_41140_1577#" 140 10520,298
device msubckt nfet_05v0 40796 1577 40797 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_40380_1580#" 240 0 "a_40748_1577#" 140 3360,188 "a_40896_2122#" 140 7280,244
device msubckt nfet_05v0 40628 1577 40629 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_40748_1577#" 140 3360,188
device msubckt pfet_05v0 44776 2122 44777 2123 l=100 w=200 "vdd" "a_44156_1580#" 200 0 "a_44672_2122#" 200 10400,304 "a_44876_2122#" 200 17040,416
device msubckt pfet_05v0 44572 2122 44573 2123 l=100 w=200 "vdd" "a_43688_1562#" 200 0 "a_44524_2122#" 200 4800,248 "a_44672_2122#" 200 10400,304
device msubckt pfet_05v0 44424 2122 44425 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd" 200 17600,576 "a_44524_2122#" 200 4800,248
device msubckt pfet_05v0 44056 2119 44057 2120 l=100 w=200 "vdd" "a_43688_1562#" 200 0 "vdd" 200 19040,436 "a_44156_1580#" 200 17600,576
device msubckt pfet_05v0 43796 2043 43797 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_43688_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 40260 1580 40261 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_39912_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_40380_1580#" 140 12320,456
device msubckt nfet_05v0 40000 1562 40001 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_39912_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 42820 2043 42821 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_0.gated_control" 366 32208,908
device msubckt pfet_05v0 42445 2043 42446 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 42241 2043 42242 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 41872 2043 41873 2044 l=100 w=366 "vdd" "a_40896_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[7]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 41444 2046 41445 2047 l=100 w=276 "vdd" "a_40896_2122#" 200 0 "vdd" 276 14352,380 "a_41240_2002#" 276 24288,728
device msubckt pfet_05v0 41240 2046 41241 2047 l=100 w=276 "vdd" "a_41240_2002#" 200 0 "a_41100_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 39408 1539 39409 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38432_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 39040 1577 39041 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38432_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_38776_2002#" 158 13904,492
device msubckt nfet_05v0 38816 1577 38817 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38776_2002#" 240 0 "a_38676_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 38556 1577 38557 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_37448_1562#" 240 0 "a_38432_2122#" 140 7280,244 "a_38676_1577#" 140 10520,298
device msubckt nfet_05v0 38332 1577 38333 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_37916_1580#" 240 0 "a_38284_1577#" 140 3360,188 "a_38432_2122#" 140 7280,244
device msubckt nfet_05v0 38164 1577 38165 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_38284_1577#" 140 3360,188
device msubckt pfet_05v0 41000 2122 41001 2123 l=100 w=200 "vdd" "a_40380_1580#" 200 0 "a_40896_2122#" 200 10400,304 "a_41100_2122#" 200 17040,416
device msubckt pfet_05v0 40796 2122 40797 2123 l=100 w=200 "vdd" "a_39912_1562#" 200 0 "a_40748_2122#" 200 4800,248 "a_40896_2122#" 200 10400,304
device msubckt pfet_05v0 40648 2122 40649 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_40748_2122#" 200 4800,248
device msubckt pfet_05v0 40280 2119 40281 2120 l=100 w=200 "vdd" "a_39912_1562#" 200 0 "vdd" 200 19040,436 "a_40380_1580#" 200 17600,576
device msubckt pfet_05v0 40020 2043 40021 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_39912_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 37796 1580 37797 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_37448_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_37916_1580#" 140 12320,456
device msubckt nfet_05v0 37536 1562 37537 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_37448_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 39408 2043 39409 2044 l=100 w=366 "vdd" "a_38432_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 38980 2046 38981 2047 l=100 w=276 "vdd" "a_38432_2122#" 200 0 "vdd" 276 14352,380 "a_38776_2002#" 276 24288,728
device msubckt pfet_05v0 38776 2046 38777 2047 l=100 w=276 "vdd" "a_38776_2002#" 200 0 "a_38636_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 36560 1539 36561 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_6.gated_control" 264 23232,704
device msubckt nfet_05v0 36185 1539 36186 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_36121_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 36001 1539 36002 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_36121_1539#" 264 8448,328
device msubckt nfet_05v0 35632 1539 35633 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_34656_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[6]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 35264 1577 35265 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_34656_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_35000_2002#" 158 13904,492
device msubckt nfet_05v0 35040 1577 35041 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_35000_2002#" 240 0 "a_34900_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 34780 1577 34781 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_33672_1562#" 240 0 "a_34656_2122#" 140 7280,244 "a_34900_1577#" 140 10520,298
device msubckt nfet_05v0 34556 1577 34557 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_34140_1580#" 240 0 "a_34508_1577#" 140 3360,188 "a_34656_2122#" 140 7280,244
device msubckt nfet_05v0 34388 1577 34389 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_34508_1577#" 140 3360,188
device msubckt pfet_05v0 38536 2122 38537 2123 l=100 w=200 "vdd" "a_37916_1580#" 200 0 "a_38432_2122#" 200 10400,304 "a_38636_2122#" 200 17040,416
device msubckt pfet_05v0 38332 2122 38333 2123 l=100 w=200 "vdd" "a_37448_1562#" 200 0 "a_38284_2122#" 200 4800,248 "a_38432_2122#" 200 10400,304
device msubckt pfet_05v0 38184 2122 38185 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd" 200 17600,576 "a_38284_2122#" 200 4800,248
device msubckt pfet_05v0 37816 2119 37817 2120 l=100 w=200 "vdd" "a_37448_1562#" 200 0 "vdd" 200 19040,436 "a_37916_1580#" 200 17600,576
device msubckt pfet_05v0 37556 2043 37557 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_37448_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 34020 1580 34021 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_33672_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_34140_1580#" 140 12320,456
device msubckt nfet_05v0 33760 1562 33761 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_33672_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 36580 2043 36581 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_6.gated_control" 366 32208,908
device msubckt pfet_05v0 36205 2043 36206 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 36001 2043 36002 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 35632 2043 35633 2044 l=100 w=366 "vdd" "a_34656_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[6]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 35204 2046 35205 2047 l=100 w=276 "vdd" "a_34656_2122#" 200 0 "vdd" 276 14352,380 "a_35000_2002#" 276 24288,728
device msubckt pfet_05v0 35000 2046 35001 2047 l=100 w=276 "vdd" "a_35000_2002#" 200 0 "a_34860_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 33168 1539 33169 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32192_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 32800 1577 32801 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32192_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_32536_2002#" 158 13904,492
device msubckt nfet_05v0 32576 1577 32577 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32536_2002#" 240 0 "a_32436_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 32316 1577 32317 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_31208_1562#" 240 0 "a_32192_2122#" 140 7280,244 "a_32436_1577#" 140 10520,298
device msubckt nfet_05v0 32092 1577 32093 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_31676_1580#" 240 0 "a_32044_1577#" 140 3360,188 "a_32192_2122#" 140 7280,244
device msubckt nfet_05v0 31924 1577 31925 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_32044_1577#" 140 3360,188
device msubckt pfet_05v0 34760 2122 34761 2123 l=100 w=200 "vdd" "a_34140_1580#" 200 0 "a_34656_2122#" 200 10400,304 "a_34860_2122#" 200 17040,416
device msubckt pfet_05v0 34556 2122 34557 2123 l=100 w=200 "vdd" "a_33672_1562#" 200 0 "a_34508_2122#" 200 4800,248 "a_34656_2122#" 200 10400,304
device msubckt pfet_05v0 34408 2122 34409 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_34508_2122#" 200 4800,248
device msubckt pfet_05v0 34040 2119 34041 2120 l=100 w=200 "vdd" "a_33672_1562#" 200 0 "vdd" 200 19040,436 "a_34140_1580#" 200 17600,576
device msubckt pfet_05v0 33780 2043 33781 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_33672_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 31556 1580 31557 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_31208_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_31676_1580#" 140 12320,456
device msubckt nfet_05v0 31296 1562 31297 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_31208_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 33168 2043 33169 2044 l=100 w=366 "vdd" "a_32192_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 32740 2046 32741 2047 l=100 w=276 "vdd" "a_32192_2122#" 200 0 "vdd" 276 14352,380 "a_32536_2002#" 276 24288,728
device msubckt pfet_05v0 32536 2046 32537 2047 l=100 w=276 "vdd" "a_32536_2002#" 200 0 "a_32396_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 30320 1539 30321 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_5.gated_control" 264 23232,704
device msubckt nfet_05v0 29945 1539 29946 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_29881_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 29761 1539 29762 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_29881_1539#" 264 8448,328
device msubckt nfet_05v0 29392 1539 29393 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_28416_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[5]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 29024 1577 29025 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_28416_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_28760_2002#" 158 13904,492
device msubckt nfet_05v0 28800 1577 28801 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_28760_2002#" 240 0 "a_28660_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 28540 1577 28541 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_27432_1562#" 240 0 "a_28416_2122#" 140 7280,244 "a_28660_1577#" 140 10520,298
device msubckt nfet_05v0 28316 1577 28317 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_27900_1580#" 240 0 "a_28268_1577#" 140 3360,188 "a_28416_2122#" 140 7280,244
device msubckt nfet_05v0 28148 1577 28149 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_28268_1577#" 140 3360,188
device msubckt pfet_05v0 32296 2122 32297 2123 l=100 w=200 "vdd" "a_31676_1580#" 200 0 "a_32192_2122#" 200 10400,304 "a_32396_2122#" 200 17040,416
device msubckt pfet_05v0 32092 2122 32093 2123 l=100 w=200 "vdd" "a_31208_1562#" 200 0 "a_32044_2122#" 200 4800,248 "a_32192_2122#" 200 10400,304
device msubckt pfet_05v0 31944 2122 31945 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd" 200 17600,576 "a_32044_2122#" 200 4800,248
device msubckt pfet_05v0 31576 2119 31577 2120 l=100 w=200 "vdd" "a_31208_1562#" 200 0 "vdd" 200 19040,436 "a_31676_1580#" 200 17600,576
device msubckt pfet_05v0 31316 2043 31317 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_31208_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 27780 1580 27781 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_27432_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_27900_1580#" 140 12320,456
device msubckt nfet_05v0 27520 1562 27521 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_27432_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 30340 2043 30341 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_5.gated_control" 366 32208,908
device msubckt pfet_05v0 29965 2043 29966 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 29761 2043 29762 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 29392 2043 29393 2044 l=100 w=366 "vdd" "a_28416_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[5]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 28964 2046 28965 2047 l=100 w=276 "vdd" "a_28416_2122#" 200 0 "vdd" 276 14352,380 "a_28760_2002#" 276 24288,728
device msubckt pfet_05v0 28760 2046 28761 2047 l=100 w=276 "vdd" "a_28760_2002#" 200 0 "a_28620_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 26928 1539 26929 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25952_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 26560 1577 26561 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25952_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_26296_2002#" 158 13904,492
device msubckt nfet_05v0 26336 1577 26337 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_26296_2002#" 240 0 "a_26196_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 26076 1577 26077 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_24968_1562#" 240 0 "a_25952_2122#" 140 7280,244 "a_26196_1577#" 140 10520,298
device msubckt nfet_05v0 25852 1577 25853 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25436_1580#" 240 0 "a_25804_1577#" 140 3360,188 "a_25952_2122#" 140 7280,244
device msubckt nfet_05v0 25684 1577 25685 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_25804_1577#" 140 3360,188
device msubckt pfet_05v0 28520 2122 28521 2123 l=100 w=200 "vdd" "a_27900_1580#" 200 0 "a_28416_2122#" 200 10400,304 "a_28620_2122#" 200 17040,416
device msubckt pfet_05v0 28316 2122 28317 2123 l=100 w=200 "vdd" "a_27432_1562#" 200 0 "a_28268_2122#" 200 4800,248 "a_28416_2122#" 200 10400,304
device msubckt pfet_05v0 28168 2122 28169 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_28268_2122#" 200 4800,248
device msubckt pfet_05v0 27800 2119 27801 2120 l=100 w=200 "vdd" "a_27432_1562#" 200 0 "vdd" 200 19040,436 "a_27900_1580#" 200 17600,576
device msubckt pfet_05v0 27540 2043 27541 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_27432_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 25316 1580 25317 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_24968_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_25436_1580#" 140 12320,456
device msubckt nfet_05v0 25056 1562 25057 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_24968_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 26928 2043 26929 2044 l=100 w=366 "vdd" "a_25952_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 26500 2046 26501 2047 l=100 w=276 "vdd" "a_25952_2122#" 200 0 "vdd" 276 14352,380 "a_26296_2002#" 276 24288,728
device msubckt pfet_05v0 26296 2046 26297 2047 l=100 w=276 "vdd" "a_26296_2002#" 200 0 "a_26156_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 24080 1539 24081 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_7.gated_control" 264 23232,704
device msubckt nfet_05v0 23705 1539 23706 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_23641_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 23521 1539 23522 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_23641_1539#" 264 8448,328
device msubckt nfet_05v0 23152 1539 23153 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_22176_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[4]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 22784 1577 22785 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_22176_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_22520_2002#" 158 13904,492
device msubckt nfet_05v0 22560 1577 22561 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_22520_2002#" 240 0 "a_22420_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 22300 1577 22301 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_21192_1562#" 240 0 "a_22176_2122#" 140 7280,244 "a_22420_1577#" 140 10520,298
device msubckt nfet_05v0 22076 1577 22077 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_21660_1580#" 240 0 "a_22028_1577#" 140 3360,188 "a_22176_2122#" 140 7280,244
device msubckt nfet_05v0 21908 1577 21909 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_22028_1577#" 140 3360,188
device msubckt pfet_05v0 26056 2122 26057 2123 l=100 w=200 "vdd" "a_25436_1580#" 200 0 "a_25952_2122#" 200 10400,304 "a_26156_2122#" 200 17040,416
device msubckt pfet_05v0 25852 2122 25853 2123 l=100 w=200 "vdd" "a_24968_1562#" 200 0 "a_25804_2122#" 200 4800,248 "a_25952_2122#" 200 10400,304
device msubckt pfet_05v0 25704 2122 25705 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd" 200 17600,576 "a_25804_2122#" 200 4800,248
device msubckt pfet_05v0 25336 2119 25337 2120 l=100 w=200 "vdd" "a_24968_1562#" 200 0 "vdd" 200 19040,436 "a_25436_1580#" 200 17600,576
device msubckt pfet_05v0 25076 2043 25077 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_24968_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 21540 1580 21541 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_21192_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_21660_1580#" 140 12320,456
device msubckt nfet_05v0 21280 1562 21281 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_21192_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 24100 2043 24101 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_7.gated_control" 366 32208,908
device msubckt pfet_05v0 23725 2043 23726 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 23521 2043 23522 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 23152 2043 23153 2044 l=100 w=366 "vdd" "a_22176_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[4]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 22724 2046 22725 2047 l=100 w=276 "vdd" "a_22176_2122#" 200 0 "vdd" 276 14352,380 "a_22520_2002#" 276 24288,728
device msubckt pfet_05v0 22520 2046 22521 2047 l=100 w=276 "vdd" "a_22520_2002#" 200 0 "a_22380_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 20688 1539 20689 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19712_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 20320 1577 20321 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19712_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_20056_2002#" 158 13904,492
device msubckt nfet_05v0 20096 1577 20097 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_20056_2002#" 240 0 "a_19956_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 19836 1577 19837 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_18728_1562#" 240 0 "a_19712_2122#" 140 7280,244 "a_19956_1577#" 140 10520,298
device msubckt nfet_05v0 19612 1577 19613 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19196_1580#" 240 0 "a_19564_1577#" 140 3360,188 "a_19712_2122#" 140 7280,244
device msubckt nfet_05v0 19444 1577 19445 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_19564_1577#" 140 3360,188
device msubckt pfet_05v0 22280 2122 22281 2123 l=100 w=200 "vdd" "a_21660_1580#" 200 0 "a_22176_2122#" 200 10400,304 "a_22380_2122#" 200 17040,416
device msubckt pfet_05v0 22076 2122 22077 2123 l=100 w=200 "vdd" "a_21192_1562#" 200 0 "a_22028_2122#" 200 4800,248 "a_22176_2122#" 200 10400,304
device msubckt pfet_05v0 21928 2122 21929 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_22028_2122#" 200 4800,248
device msubckt pfet_05v0 21560 2119 21561 2120 l=100 w=200 "vdd" "a_21192_1562#" 200 0 "vdd" 200 19040,436 "a_21660_1580#" 200 17600,576
device msubckt pfet_05v0 21300 2043 21301 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_21192_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 19076 1580 19077 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_18728_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_19196_1580#" 140 12320,456
device msubckt nfet_05v0 18816 1562 18817 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_18728_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 20688 2043 20689 2044 l=100 w=366 "vdd" "a_19712_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 20260 2046 20261 2047 l=100 w=276 "vdd" "a_19712_2122#" 200 0 "vdd" 276 14352,380 "a_20056_2002#" 276 24288,728
device msubckt pfet_05v0 20056 2046 20057 2047 l=100 w=276 "vdd" "a_20056_2002#" 200 0 "a_19916_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 17840 1539 17841 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_4.gated_control" 264 23232,704
device msubckt nfet_05v0 17465 1539 17466 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_17401_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 17281 1539 17282 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_17401_1539#" 264 8448,328
device msubckt nfet_05v0 16912 1539 16913 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_15936_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[3]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 16544 1577 16545 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_15936_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_16280_2002#" 158 13904,492
device msubckt nfet_05v0 16320 1577 16321 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_16280_2002#" 240 0 "a_16180_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 16060 1577 16061 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_14952_1562#" 240 0 "a_15936_2122#" 140 7280,244 "a_16180_1577#" 140 10520,298
device msubckt nfet_05v0 15836 1577 15837 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_15420_1580#" 240 0 "a_15788_1577#" 140 3360,188 "a_15936_2122#" 140 7280,244
device msubckt nfet_05v0 15668 1577 15669 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_15788_1577#" 140 3360,188
device msubckt pfet_05v0 19816 2122 19817 2123 l=100 w=200 "vdd" "a_19196_1580#" 200 0 "a_19712_2122#" 200 10400,304 "a_19916_2122#" 200 17040,416
device msubckt pfet_05v0 19612 2122 19613 2123 l=100 w=200 "vdd" "a_18728_1562#" 200 0 "a_19564_2122#" 200 4800,248 "a_19712_2122#" 200 10400,304
device msubckt pfet_05v0 19464 2122 19465 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd" 200 17600,576 "a_19564_2122#" 200 4800,248
device msubckt pfet_05v0 19096 2119 19097 2120 l=100 w=200 "vdd" "a_18728_1562#" 200 0 "vdd" 200 19040,436 "a_19196_1580#" 200 17600,576
device msubckt pfet_05v0 18836 2043 18837 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_18728_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 15300 1580 15301 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_14952_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_15420_1580#" 140 12320,456
device msubckt nfet_05v0 15040 1562 15041 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_14952_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 17860 2043 17861 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_4.gated_control" 366 32208,908
device msubckt pfet_05v0 17485 2043 17486 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 17281 2043 17282 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 16912 2043 16913 2044 l=100 w=366 "vdd" "a_15936_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[3]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 16484 2046 16485 2047 l=100 w=276 "vdd" "a_15936_2122#" 200 0 "vdd" 276 14352,380 "a_16280_2002#" 276 24288,728
device msubckt pfet_05v0 16280 2046 16281 2047 l=100 w=276 "vdd" "a_16280_2002#" 200 0 "a_16140_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 14448 1539 14449 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13472_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 14080 1577 14081 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13472_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_13816_2002#" 158 13904,492
device msubckt nfet_05v0 13856 1577 13857 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13816_2002#" 240 0 "a_13716_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 13596 1577 13597 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_12488_1562#" 240 0 "a_13472_2122#" 140 7280,244 "a_13716_1577#" 140 10520,298
device msubckt nfet_05v0 13372 1577 13373 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_12956_1580#" 240 0 "a_13324_1577#" 140 3360,188 "a_13472_2122#" 140 7280,244
device msubckt nfet_05v0 13204 1577 13205 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_13324_1577#" 140 3360,188
device msubckt pfet_05v0 16040 2122 16041 2123 l=100 w=200 "vdd" "a_15420_1580#" 200 0 "a_15936_2122#" 200 10400,304 "a_16140_2122#" 200 17040,416
device msubckt pfet_05v0 15836 2122 15837 2123 l=100 w=200 "vdd" "a_14952_1562#" 200 0 "a_15788_2122#" 200 4800,248 "a_15936_2122#" 200 10400,304
device msubckt pfet_05v0 15688 2122 15689 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_15788_2122#" 200 4800,248
device msubckt pfet_05v0 15320 2119 15321 2120 l=100 w=200 "vdd" "a_14952_1562#" 200 0 "vdd" 200 19040,436 "a_15420_1580#" 200 17600,576
device msubckt pfet_05v0 15060 2043 15061 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_14952_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 12836 1580 12837 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_12488_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_12956_1580#" 140 12320,456
device msubckt nfet_05v0 12576 1562 12577 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_12488_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 14448 2043 14449 2044 l=100 w=366 "vdd" "a_13472_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 14020 2046 14021 2047 l=100 w=276 "vdd" "a_13472_2122#" 200 0 "vdd" 276 14352,380 "a_13816_2002#" 276 24288,728
device msubckt pfet_05v0 13816 2046 13817 2047 l=100 w=276 "vdd" "a_13816_2002#" 200 0 "a_13676_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 11600 1539 11601 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_8.gated_control" 264 23232,704
device msubckt nfet_05v0 11225 1539 11226 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_11161_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 11041 1539 11042 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_11161_1539#" 264 8448,328
device msubckt nfet_05v0 10672 1539 10673 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_9696_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[2]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 10304 1577 10305 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_9696_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_10040_2002#" 158 13904,492
device msubckt nfet_05v0 10080 1577 10081 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_10040_2002#" 240 0 "a_9940_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 9820 1577 9821 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_8712_1562#" 240 0 "a_9696_2122#" 140 7280,244 "a_9940_1577#" 140 10520,298
device msubckt nfet_05v0 9596 1577 9597 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_9180_1580#" 240 0 "a_9548_1577#" 140 3360,188 "a_9696_2122#" 140 7280,244
device msubckt nfet_05v0 9428 1577 9429 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_9548_1577#" 140 3360,188
device msubckt pfet_05v0 13576 2122 13577 2123 l=100 w=200 "vdd" "a_12956_1580#" 200 0 "a_13472_2122#" 200 10400,304 "a_13676_2122#" 200 17040,416
device msubckt pfet_05v0 13372 2122 13373 2123 l=100 w=200 "vdd" "a_12488_1562#" 200 0 "a_13324_2122#" 200 4800,248 "a_13472_2122#" 200 10400,304
device msubckt pfet_05v0 13224 2122 13225 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd" 200 17600,576 "a_13324_2122#" 200 4800,248
device msubckt pfet_05v0 12856 2119 12857 2120 l=100 w=200 "vdd" "a_12488_1562#" 200 0 "vdd" 200 19040,436 "a_12956_1580#" 200 17600,576
device msubckt pfet_05v0 12596 2043 12597 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_12488_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 9060 1580 9061 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_8712_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_9180_1580#" 140 12320,456
device msubckt nfet_05v0 8800 1562 8801 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_8712_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 11620 2043 11621 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_8.gated_control" 366 32208,908
device msubckt pfet_05v0 11245 2043 11246 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 11041 2043 11042 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 10672 2043 10673 2044 l=100 w=366 "vdd" "a_9696_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[2]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 10244 2046 10245 2047 l=100 w=276 "vdd" "a_9696_2122#" 200 0 "vdd" 276 14352,380 "a_10040_2002#" 276 24288,728
device msubckt pfet_05v0 10040 2046 10041 2047 l=100 w=276 "vdd" "a_10040_2002#" 200 0 "a_9900_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 8208 1539 8209 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7232_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 7840 1577 7841 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7232_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_7576_2002#" 158 13904,492
device msubckt nfet_05v0 7616 1577 7617 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7576_2002#" 240 0 "a_7476_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 7356 1577 7357 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_6248_1562#" 240 0 "a_7232_2122#" 140 7280,244 "a_7476_1577#" 140 10520,298
device msubckt nfet_05v0 7132 1577 7133 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_6716_1580#" 240 0 "a_7084_1577#" 140 3360,188 "a_7232_2122#" 140 7280,244
device msubckt nfet_05v0 6964 1577 6965 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_7084_1577#" 140 3360,188
device msubckt pfet_05v0 9800 2122 9801 2123 l=100 w=200 "vdd" "a_9180_1580#" 200 0 "a_9696_2122#" 200 10400,304 "a_9900_2122#" 200 17040,416
device msubckt pfet_05v0 9596 2122 9597 2123 l=100 w=200 "vdd" "a_8712_1562#" 200 0 "a_9548_2122#" 200 4800,248 "a_9696_2122#" 200 10400,304
device msubckt pfet_05v0 9448 2122 9449 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_9548_2122#" 200 4800,248
device msubckt pfet_05v0 9080 2119 9081 2120 l=100 w=200 "vdd" "a_8712_1562#" 200 0 "vdd" 200 19040,436 "a_9180_1580#" 200 17600,576
device msubckt pfet_05v0 8820 2043 8821 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_8712_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 6596 1580 6597 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_6248_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_6716_1580#" 140 12320,456
device msubckt nfet_05v0 6336 1562 6337 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_6248_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 8208 2043 8209 2044 l=100 w=366 "vdd" "a_7232_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 7780 2046 7781 2047 l=100 w=276 "vdd" "a_7232_2122#" 200 0 "vdd" 276 14352,380 "a_7576_2002#" 276 24288,728
device msubckt pfet_05v0 7576 2046 7577 2047 l=100 w=276 "vdd" "a_7576_2002#" 200 0 "a_7436_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 5360 1539 5361 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "swmatrix_Tgate_9.gated_control" 264 23232,704
device msubckt nfet_05v0 4985 1539 4986 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "enable" 240 0 "a_4921_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 4801 1539 4802 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_4921_1539#" 264 8448,328
device msubckt nfet_05v0 4432 1539 4433 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_3456_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[1]" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 4064 1577 4065 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_3456_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_3800_2002#" 158 13904,492
device msubckt nfet_05v0 3840 1577 3841 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_3800_2002#" 240 0 "a_3700_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 3580 1577 3581 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_2472_1562#" 240 0 "a_3456_2122#" 140 7280,244 "a_3700_1577#" 140 10520,298
device msubckt nfet_05v0 3356 1577 3357 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_2940_1580#" 240 0 "a_3308_1577#" 140 3360,188 "a_3456_2122#" 140 7280,244
device msubckt nfet_05v0 3188 1577 3189 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_3308_1577#" 140 3360,188
device msubckt pfet_05v0 7336 2122 7337 2123 l=100 w=200 "vdd" "a_6716_1580#" 200 0 "a_7232_2122#" 200 10400,304 "a_7436_2122#" 200 17040,416
device msubckt pfet_05v0 7132 2122 7133 2123 l=100 w=200 "vdd" "a_6248_1562#" 200 0 "a_7084_2122#" 200 4800,248 "a_7232_2122#" 200 10400,304
device msubckt pfet_05v0 6984 2122 6985 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd" 200 17600,576 "a_7084_2122#" 200 4800,248
device msubckt pfet_05v0 6616 2119 6617 2120 l=100 w=200 "vdd" "a_6248_1562#" 200 0 "vdd" 200 19040,436 "a_6716_1580#" 200 17600,576
device msubckt pfet_05v0 6356 2043 6357 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_6248_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 2820 1580 2821 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_2472_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_2940_1580#" 140 12320,456
device msubckt nfet_05v0 2560 1562 2561 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_2472_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 5380 2043 5381 2044 l=100 w=366 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd" 366 32208,908 "swmatrix_Tgate_9.gated_control" 366 32208,908
device msubckt pfet_05v0 5005 2043 5006 2044 l=100 w=329 "vdd" "enable" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd" 329 28952,834
device msubckt pfet_05v0 4801 2043 4802 2044 l=100 w=329 "vdd" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 4432 2043 4433 2044 l=100 w=366 "vdd" "a_3456_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[1]" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 4004 2046 4005 2047 l=100 w=276 "vdd" "a_3456_2122#" 200 0 "vdd" 276 14352,380 "a_3800_2002#" 276 24288,728
device msubckt pfet_05v0 3800 2046 3801 2047 l=100 w=276 "vdd" "a_3800_2002#" 200 0 "a_3660_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt nfet_05v0 1968 1539 1969 1540 l=120 w=264 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_992_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 1600 1577 1601 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_992_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_1336_2002#" 158 13904,492
device msubckt nfet_05v0 1376 1577 1377 1578 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_1336_2002#" 240 0 "a_1236_1577#" 158 10520,298 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 1116 1577 1117 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_8_1562#" 240 0 "a_992_2122#" 140 7280,244 "a_1236_1577#" 140 10520,298
device msubckt nfet_05v0 892 1577 893 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_476_1580#" 240 0 "a_844_1577#" 140 3360,188 "a_992_2122#" 140 7280,244
device msubckt nfet_05v0 724 1577 725 1578 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "D_in" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_844_1577#" 140 3360,188
device msubckt pfet_05v0 3560 2122 3561 2123 l=100 w=200 "vdd" "a_2940_1580#" 200 0 "a_3456_2122#" 200 10400,304 "a_3660_2122#" 200 17040,416
device msubckt pfet_05v0 3356 2122 3357 2123 l=100 w=200 "vdd" "a_2472_1562#" 200 0 "a_3308_2122#" 200 4800,248 "a_3456_2122#" 200 10400,304
device msubckt pfet_05v0 3208 2122 3209 2123 l=100 w=200 "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd" 200 17600,576 "a_3308_2122#" 200 4800,248
device msubckt pfet_05v0 2840 2119 2841 2120 l=100 w=200 "vdd" "a_2472_1562#" 200 0 "vdd" 200 19040,436 "a_2940_1580#" 200 17600,576
device msubckt pfet_05v0 2580 2043 2581 2044 l=100 w=276 "vdd" "PHI_2" 200 0 "a_2472_1562#" 276 24288,728 "vdd" 276 19040,436
device msubckt nfet_05v0 356 1580 357 1581 l=120 w=140 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_8_1562#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_476_1580#" 140 12320,456
device msubckt nfet_05v0 96 1562 97 1563 l=120 w=158 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_8_1562#" 158 13904,492 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 1968 2043 1969 2044 l=100 w=366 "vdd" "a_992_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd" 366 32208,908
device msubckt pfet_05v0 1540 2046 1541 2047 l=100 w=276 "vdd" "a_992_2122#" 200 0 "vdd" 276 14352,380 "a_1336_2002#" 276 24288,728
device msubckt pfet_05v0 1336 2046 1337 2047 l=100 w=276 "vdd" "a_1336_2002#" 200 0 "a_1196_2122#" 276 17040,416 "vdd" 276 14352,380
device msubckt pfet_05v0 1096 2122 1097 2123 l=100 w=200 "vdd" "a_476_1580#" 200 0 "a_992_2122#" 200 10400,304 "a_1196_2122#" 200 17040,416
device msubckt pfet_05v0 892 2122 893 2123 l=100 w=200 "vdd" "a_8_1562#" 200 0 "a_844_2122#" 200 4800,248 "a_992_2122#" 200 10400,304
device msubckt pfet_05v0 744 2122 745 2123 l=100 w=200 "vdd" "D_in" 200 0 "vdd" 200 17600,576 "a_844_2122#" 200 4800,248
device msubckt pfet_05v0 376 2119 377 2120 l=100 w=200 "vdd" "a_8_1562#" 200 0 "vdd" 200 19040,436 "a_476_1580#" 200 17600,576
device msubckt pfet_05v0 116 2043 117 2044 l=100 w=276 "vdd" "PHI_1" 200 0 "a_8_1562#" 276 24288,728 "vdd" 276 19040,436
