Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Mar  9 14:58:30 2025
| Host             : DESKTOP-LIMK86K running 64-bit major release  (build 9200)
| Command          : report_power -file NEPCS_3000_S7_power_routed.rpt -pb NEPCS_3000_S7_power_summary_routed.pb -rpx NEPCS_3000_S7_power_routed.rpx
| Design           : NEPCS_3000_S7
| Device           : xc7s75fgga484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.423        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.313        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        6 |       --- |             --- |
| Slice Logic              |     0.054 |    71197 |       --- |             --- |
|   LUT as Logic           |     0.050 |    34348 |     48000 |           71.56 |
|   CARRY4                 |     0.004 |     3067 |     16000 |           19.17 |
|   Register               |    <0.001 |    22791 |     96000 |           23.74 |
|   LUT as Distributed RAM |    <0.001 |     2684 |     17600 |           15.25 |
|   F7/F8 Muxes            |    <0.001 |     1720 |     64000 |            2.69 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      367 |       --- |             --- |
| Signals                  |     0.092 |    57662 |       --- |             --- |
| Block RAM                |     0.022 |       77 |        90 |           85.56 |
| MMCM                     |     0.089 |        1 |         8 |           12.50 |
| DSPs                     |     0.020 |       67 |       140 |           47.86 |
| I/O                      |     0.006 |      108 |       338 |           31.95 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     0.423 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.234 |       0.217 |      0.017 |
| Vccaux    |       1.800 |     0.071 |       0.050 |      0.021 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.002 |      0.005 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+--------------------------------+-----------------+
| Clock          | Domain                         | Constraint (ns) |
+----------------+--------------------------------+-----------------+
| CLK200M        | mmcm0_inst/inst/cl100m_mmcm0   |            10.0 |
| CLK25M         | mmcm0_inst/inst/clk25m_mmcm0   |            40.0 |
| clkfbout_mmcm0 | mmcm0_inst/inst/clkfbout_mmcm0 |            40.0 |
| g_clk          | g_clk                          |            40.0 |
+----------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| NEPCS_3000_S7                                             |     0.313 |
|   ABC2DQ_V10_INST                                         |     0.004 |
|     u_UVctDelay_Ram                                       |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_UVctDelay_Ram1                                      |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|   AD7607Drv_V10c_Inst                                     |     0.002 |
|   ARM_comm_Inst                                           |     0.031 |
|     DramInst0                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst1                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst2                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst3                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst4                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst5                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst6                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst7                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     DramInst8                                             |    <0.001 |
|       ram_reg_0_63_0_2                                    |    <0.001 |
|       ram_reg_0_63_12_14                                  |    <0.001 |
|       ram_reg_0_63_15_15                                  |    <0.001 |
|       ram_reg_0_63_3_5                                    |    <0.001 |
|       ram_reg_0_63_6_8                                    |    <0.001 |
|       ram_reg_0_63_9_11                                   |    <0.001 |
|       ram_reg_128_191_0_2                                 |    <0.001 |
|       ram_reg_128_191_12_14                               |    <0.001 |
|       ram_reg_128_191_15_15                               |    <0.001 |
|       ram_reg_128_191_3_5                                 |    <0.001 |
|       ram_reg_128_191_6_8                                 |    <0.001 |
|       ram_reg_128_191_9_11                                |    <0.001 |
|       ram_reg_192_255_0_2                                 |    <0.001 |
|       ram_reg_192_255_12_14                               |    <0.001 |
|       ram_reg_192_255_15_15                               |    <0.001 |
|       ram_reg_192_255_3_5                                 |    <0.001 |
|       ram_reg_192_255_6_8                                 |    <0.001 |
|       ram_reg_192_255_9_11                                |    <0.001 |
|       ram_reg_256_319_0_2                                 |    <0.001 |
|       ram_reg_256_319_12_14                               |    <0.001 |
|       ram_reg_256_319_15_15                               |    <0.001 |
|       ram_reg_256_319_3_5                                 |    <0.001 |
|       ram_reg_256_319_6_8                                 |    <0.001 |
|       ram_reg_256_319_9_11                                |    <0.001 |
|       ram_reg_320_383_0_2                                 |    <0.001 |
|       ram_reg_320_383_12_14                               |    <0.001 |
|       ram_reg_320_383_15_15                               |    <0.001 |
|       ram_reg_320_383_3_5                                 |    <0.001 |
|       ram_reg_320_383_6_8                                 |    <0.001 |
|       ram_reg_320_383_9_11                                |    <0.001 |
|       ram_reg_384_447_0_2                                 |    <0.001 |
|       ram_reg_384_447_12_14                               |    <0.001 |
|       ram_reg_384_447_15_15                               |    <0.001 |
|       ram_reg_384_447_3_5                                 |    <0.001 |
|       ram_reg_384_447_6_8                                 |    <0.001 |
|       ram_reg_384_447_9_11                                |    <0.001 |
|       ram_reg_448_511_0_2                                 |    <0.001 |
|       ram_reg_448_511_12_14                               |    <0.001 |
|       ram_reg_448_511_15_15                               |    <0.001 |
|       ram_reg_448_511_3_5                                 |    <0.001 |
|       ram_reg_448_511_6_8                                 |    <0.001 |
|       ram_reg_448_511_9_11                                |    <0.001 |
|       ram_reg_64_127_0_2                                  |    <0.001 |
|       ram_reg_64_127_12_14                                |    <0.001 |
|       ram_reg_64_127_15_15                                |    <0.001 |
|       ram_reg_64_127_3_5                                  |    <0.001 |
|       ram_reg_64_127_6_8                                  |    <0.001 |
|       ram_reg_64_127_9_11                                 |    <0.001 |
|     FaultDramInstPWMW1                                    |     0.003 |
|     FaultDramInstPWMW2                                    |     0.001 |
|     IOBUF10                                               |    <0.001 |
|     IOBUF11                                               |    <0.001 |
|     IOBUF12                                               |    <0.001 |
|     IOBUF13                                               |    <0.001 |
|     IOBUF14                                               |    <0.001 |
|     IOBUF15                                               |    <0.001 |
|     IOBUF8                                                |    <0.001 |
|     IOBUF9                                                |    <0.001 |
|   AddSub_b16_V1_inst                                      |    <0.001 |
|   AddSub_b16_V1_inst222                                   |    <0.001 |
|   AverFilter8192P_b18_V1_inst                             |     0.003 |
|     u_Simple_Dual_Port_RAM2                               |     0.003 |
|       u_SimpleDualPortRAM_generic                         |     0.003 |
|   AverFilter8192P_b18_V1_inst2                            |     0.006 |
|     u_Simple_Dual_Port_RAM2                               |     0.005 |
|       u_SimpleDualPortRAM_generic                         |     0.005 |
|   AverFilterP128Ch4_V10_inst5ms_1                         |     0.002 |
|     u_Simple_Dual_Port_RAM2                               |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|   AverFilterP128Ch4_V11_Inst                              |     0.001 |
|     u_Simple_Dual_Port_RAM2                               |    <0.001 |
|       u_SimpleDualPortRAM_512x16b                         |    <0.001 |
|   AverFilterP128Ch4_V11_Inst222                           |     0.002 |
|     u_Simple_Dual_Port_RAM2                               |     0.002 |
|       u_SimpleDualPortRAM_512x16b                         |     0.002 |
|   AverFilterP32Ch8_V10_Inst                               |     0.001 |
|     u_Simple_Dual_Port_RAM2                               |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|   FiberToCarrySync_V10_Inst                               |    <0.001 |
|   FifoSelZ_for_wave[0].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[1].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[2].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[3].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[4].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[5].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[6].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[7].FifoSelZ_Inst                      |    <0.001 |
|   FifoSelZ_for_wave[8].FifoSelZ_Inst                      |    <0.001 |
|   FreqActivePower_VZ1_insts                               |    <0.001 |
|   GridPll_V10_Inst                                        |     0.019 |
|     u_Simple_Dual_Port_RAM2                               |    <0.001 |
|     u_UVctDelay_Ram                                       |    <0.001 |
|     u_WDelay_Ram                                          |     0.001 |
|   IacLmt_VZ1_inst                                         |    <0.001 |
|   InvControlLoop_V40b_Inst                                |     0.089 |
|     APWMTime_V1_InstA                                     |     0.002 |
|     APWMTime_V1_InstB                                     |     0.002 |
|     APWMTime_V1_InstC                                     |     0.002 |
|     LmtB16_V1_INST_Charge                                 |    <0.001 |
|     LmtB16_V1_INST_Discharge                              |    <0.001 |
|     LoadMabc_VZ1_1                                        |    <0.001 |
|     PWMTime_V1_INSTA                                      |    <0.001 |
|     PWMTime_V1_INSTB                                      |    <0.001 |
|     PWMTime_V1_INSTC                                      |    <0.001 |
|     RR_VZ1_dn                                             |     0.003 |
|       u_Simple_Dual_Port_RAM1                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|     RR_VZ1_dp                                             |     0.003 |
|       u_Simple_Dual_Port_RAM1                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|     RR_VZ1_qn                                             |     0.003 |
|       u_Simple_Dual_Port_RAM1                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|     RR_VZ1_qp                                             |     0.003 |
|       u_Simple_Dual_Port_RAM1                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|     u_Filter_Ram                                          |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Filter_Ram_1                                        |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_IFilter_Ram1                                        |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2                               |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_1                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_2                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_3                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_4                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_5                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_6                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_7                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_Simple_Dual_Port_RAM2_8                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|         ram_reg_0_7_0_5                                   |    <0.001 |
|         ram_reg_0_7_6_11                                  |    <0.001 |
|     u_Simple_Dual_Port_RAM2_9                             |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|         ram_reg_0_31_0_5                                  |    <0.001 |
|         ram_reg_0_31_6_11                                 |    <0.001 |
|     u_UVctDelay_Ram                                       |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_UVctDelay_Ram1                                      |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_UVctDelay_Ram_1                                     |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|     u_WavingDelay_Ram                                     |    <0.001 |
|       u_SimpleDualPortRAM_generic                         |    <0.001 |
|   IsLandDetect_V10_block_Inst                             |    <0.001 |
|   LvrtIq_VZ6T_inst                                        |     0.005 |
|   NEPCS_100_V01_PLD_Inst                                  |     0.032 |
|     AnalogMonitorWarn_V10_inst1                           |     0.002 |
|       u_Simple_Dual_Port_RAM                              |     0.001 |
|         u_SimpleDualPortRAM_generic                       |     0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_12_14                              |    <0.001 |
|           ram_reg_0_63_15_15                              |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|       u_Simple_Dual_Port_RAM1                             |    <0.001 |
|         u_SimpleDualPortRAM_singlebit                     |    <0.001 |
|           ram_reg_0_63_0_0                                |    <0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_singlebit                     |    <0.001 |
|           ram_reg_0_63_0_0                                |    <0.001 |
|     AnalogMonitor_V10_Inst                                |     0.004 |
|     AverFilterP32Ch16_V10_Inst                            |     0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b |    <0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_256_319_0_2                             |    <0.001 |
|           ram_reg_256_319_3_5                             |    <0.001 |
|           ram_reg_256_319_6_8                             |    <0.001 |
|           ram_reg_256_319_9_11                            |    <0.001 |
|           ram_reg_320_383_0_2                             |    <0.001 |
|           ram_reg_320_383_3_5                             |    <0.001 |
|           ram_reg_320_383_6_8                             |    <0.001 |
|           ram_reg_320_383_9_11                            |    <0.001 |
|           ram_reg_384_447_0_2                             |    <0.001 |
|           ram_reg_384_447_3_5                             |    <0.001 |
|           ram_reg_384_447_6_8                             |    <0.001 |
|           ram_reg_384_447_9_11                            |    <0.001 |
|           ram_reg_448_511_0_2                             |    <0.001 |
|           ram_reg_448_511_3_5                             |    <0.001 |
|           ram_reg_448_511_6_8                             |    <0.001 |
|           ram_reg_448_511_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     AverFilterP32Ch8_V10_Inst                             |     0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     AverFilterP32Ch8_V10_Inst1                            |     0.002 |
|       u_Simple_Dual_Port_RAM2                             |     0.001 |
|         u_SimpleDualPortRAM_generic                       |     0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_256_319_0_2                             |    <0.001 |
|           ram_reg_256_319_3_5                             |    <0.001 |
|           ram_reg_256_319_6_8                             |    <0.001 |
|           ram_reg_256_319_9_11                            |    <0.001 |
|           ram_reg_320_383_0_2                             |    <0.001 |
|           ram_reg_320_383_3_5                             |    <0.001 |
|           ram_reg_320_383_6_8                             |    <0.001 |
|           ram_reg_320_383_9_11                            |    <0.001 |
|           ram_reg_384_447_0_2                             |    <0.001 |
|           ram_reg_384_447_3_5                             |    <0.001 |
|           ram_reg_384_447_6_8                             |    <0.001 |
|           ram_reg_384_447_9_11                            |    <0.001 |
|           ram_reg_448_511_0_2                             |    <0.001 |
|           ram_reg_448_511_3_5                             |    <0.001 |
|           ram_reg_448_511_6_8                             |    <0.001 |
|           ram_reg_448_511_9_11                            |    <0.001 |
|           ram_reg_512_575_0_2                             |    <0.001 |
|           ram_reg_512_575_3_5                             |    <0.001 |
|           ram_reg_512_575_6_8                             |    <0.001 |
|           ram_reg_512_575_9_11                            |    <0.001 |
|           ram_reg_576_639_0_2                             |    <0.001 |
|           ram_reg_576_639_3_5                             |    <0.001 |
|           ram_reg_576_639_6_8                             |    <0.001 |
|           ram_reg_576_639_9_11                            |    <0.001 |
|           ram_reg_640_703_0_2                             |    <0.001 |
|           ram_reg_640_703_3_5                             |    <0.001 |
|           ram_reg_640_703_6_8                             |    <0.001 |
|           ram_reg_640_703_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|           ram_reg_704_767_0_2                             |    <0.001 |
|           ram_reg_704_767_3_5                             |    <0.001 |
|           ram_reg_704_767_6_8                             |    <0.001 |
|           ram_reg_704_767_9_11                            |    <0.001 |
|           ram_reg_768_831_0_2                             |    <0.001 |
|           ram_reg_768_831_3_5                             |    <0.001 |
|           ram_reg_768_831_6_8                             |    <0.001 |
|           ram_reg_768_831_9_11                            |    <0.001 |
|           ram_reg_832_895_0_2                             |    <0.001 |
|           ram_reg_832_895_3_5                             |    <0.001 |
|           ram_reg_832_895_6_8                             |    <0.001 |
|           ram_reg_832_895_9_11                            |    <0.001 |
|           ram_reg_896_959_0_2                             |    <0.001 |
|           ram_reg_896_959_3_5                             |    <0.001 |
|           ram_reg_896_959_6_8                             |    <0.001 |
|           ram_reg_896_959_9_11                            |    <0.001 |
|           ram_reg_960_1023_0_2                            |    <0.001 |
|           ram_reg_960_1023_3_5                            |    <0.001 |
|           ram_reg_960_1023_6_8                            |    <0.001 |
|           ram_reg_960_1023_9_11                           |    <0.001 |
|     BitFilter_V11_Inst                                    |    <0.001 |
|     BitFilter_VC1                                         |    <0.001 |
|     CBC_V1_A                                              |    <0.001 |
|     CBC_V1_B                                              |    <0.001 |
|     CBC_V1_C                                              |    <0.001 |
|     FaultRey_VZ2_inst                                     |    <0.001 |
|     FrequencyMonitor_V10_Inst                             |     0.002 |
|     IGBTErr_A1                                            |    <0.001 |
|     IGBTErr_A2                                            |    <0.001 |
|     IGBTErr_A3                                            |    <0.001 |
|     IGBTErr_A4                                            |    <0.001 |
|     IGBTErr_B1                                            |    <0.001 |
|     IGBTErr_B2                                            |    <0.001 |
|     IGBTErr_B3                                            |    <0.001 |
|     IGBTErr_B4                                            |    <0.001 |
|     IGBTErr_C1                                            |    <0.001 |
|     IGBTErr_C2                                            |    <0.001 |
|     IGBTErr_C3                                            |    <0.001 |
|     IGBTErr_C4                                            |    <0.001 |
|     IsLandDetectLogic_V30_Inst                            |    <0.001 |
|     MulMpy_V10Warn_Inst                                   |    <0.001 |
|     MulMpy_V10_Inst                                       |    <0.001 |
|     OnDelay4s_V11_Inst                                    |    <0.001 |
|     PhaseSequenceDetect_V10_Inst                          |     0.001 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|       u_Simple_Dual_Port_RAM2_1                           |    <0.001 |
|         u_SimpleDualPortRAM_generic                       |    <0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     RMSP64Ch4_V10_Inst                                    |     0.003 |
|       u_Simple_Dual_Port_RAM2                             |     0.001 |
|         u_SimpleDualPortRAM_256x24b                       |     0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_12_14                              |    <0.001 |
|           ram_reg_0_63_15_17                              |    <0.001 |
|           ram_reg_0_63_18_20                              |    <0.001 |
|           ram_reg_0_63_21_23                              |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_12_14                           |    <0.001 |
|           ram_reg_128_191_15_17                           |    <0.001 |
|           ram_reg_128_191_18_20                           |    <0.001 |
|           ram_reg_128_191_21_23                           |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_12_14                           |    <0.001 |
|           ram_reg_192_255_15_17                           |    <0.001 |
|           ram_reg_192_255_18_20                           |    <0.001 |
|           ram_reg_192_255_21_23                           |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_12_14                            |    <0.001 |
|           ram_reg_64_127_15_17                            |    <0.001 |
|           ram_reg_64_127_18_20                            |    <0.001 |
|           ram_reg_64_127_21_23                            |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     RMSP64Ch4_V10_Inst1                                   |     0.004 |
|       u_Simple_Dual_Port_RAM2                             |    <0.001 |
|         u_SimpleDualPortRAM_256x24b                       |    <0.001 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_12_14                              |    <0.001 |
|           ram_reg_0_63_15_17                              |    <0.001 |
|           ram_reg_0_63_18_20                              |    <0.001 |
|           ram_reg_0_63_21_23                              |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_12_14                           |    <0.001 |
|           ram_reg_128_191_15_17                           |    <0.001 |
|           ram_reg_128_191_18_20                           |    <0.001 |
|           ram_reg_128_191_21_23                           |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_12_14                           |    <0.001 |
|           ram_reg_192_255_15_17                           |    <0.001 |
|           ram_reg_192_255_18_20                           |    <0.001 |
|           ram_reg_192_255_21_23                           |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_12_14                            |    <0.001 |
|           ram_reg_64_127_15_17                            |    <0.001 |
|           ram_reg_64_127_18_20                            |    <0.001 |
|           ram_reg_64_127_21_23                            |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     RMSP64Ch8_V10_Inst                                    |     0.007 |
|       u_Simple_Dual_Port_RAM2                             |     0.002 |
|         u_SimpleDualPortRAM_512x24b                       |     0.002 |
|           ram_reg_0_63_0_2                                |    <0.001 |
|           ram_reg_0_63_12_14                              |    <0.001 |
|           ram_reg_0_63_15_17                              |    <0.001 |
|           ram_reg_0_63_18_20                              |    <0.001 |
|           ram_reg_0_63_21_23                              |    <0.001 |
|           ram_reg_0_63_3_5                                |    <0.001 |
|           ram_reg_0_63_6_8                                |    <0.001 |
|           ram_reg_0_63_9_11                               |    <0.001 |
|           ram_reg_128_191_0_2                             |    <0.001 |
|           ram_reg_128_191_12_14                           |    <0.001 |
|           ram_reg_128_191_15_17                           |    <0.001 |
|           ram_reg_128_191_18_20                           |    <0.001 |
|           ram_reg_128_191_21_23                           |    <0.001 |
|           ram_reg_128_191_3_5                             |    <0.001 |
|           ram_reg_128_191_6_8                             |    <0.001 |
|           ram_reg_128_191_9_11                            |    <0.001 |
|           ram_reg_192_255_0_2                             |    <0.001 |
|           ram_reg_192_255_12_14                           |    <0.001 |
|           ram_reg_192_255_15_17                           |    <0.001 |
|           ram_reg_192_255_18_20                           |    <0.001 |
|           ram_reg_192_255_21_23                           |    <0.001 |
|           ram_reg_192_255_3_5                             |    <0.001 |
|           ram_reg_192_255_6_8                             |    <0.001 |
|           ram_reg_192_255_9_11                            |    <0.001 |
|           ram_reg_256_319_0_2                             |    <0.001 |
|           ram_reg_256_319_12_14                           |    <0.001 |
|           ram_reg_256_319_15_17                           |    <0.001 |
|           ram_reg_256_319_18_20                           |    <0.001 |
|           ram_reg_256_319_21_23                           |    <0.001 |
|           ram_reg_256_319_3_5                             |    <0.001 |
|           ram_reg_256_319_6_8                             |    <0.001 |
|           ram_reg_256_319_9_11                            |    <0.001 |
|           ram_reg_320_383_0_2                             |    <0.001 |
|           ram_reg_320_383_12_14                           |    <0.001 |
|           ram_reg_320_383_15_17                           |    <0.001 |
|           ram_reg_320_383_18_20                           |    <0.001 |
|           ram_reg_320_383_21_23                           |    <0.001 |
|           ram_reg_320_383_3_5                             |    <0.001 |
|           ram_reg_320_383_6_8                             |    <0.001 |
|           ram_reg_320_383_9_11                            |    <0.001 |
|           ram_reg_384_447_0_2                             |    <0.001 |
|           ram_reg_384_447_12_14                           |    <0.001 |
|           ram_reg_384_447_15_17                           |    <0.001 |
|           ram_reg_384_447_18_20                           |    <0.001 |
|           ram_reg_384_447_21_23                           |    <0.001 |
|           ram_reg_384_447_3_5                             |    <0.001 |
|           ram_reg_384_447_6_8                             |    <0.001 |
|           ram_reg_384_447_9_11                            |    <0.001 |
|           ram_reg_448_511_0_2                             |    <0.001 |
|           ram_reg_448_511_12_14                           |    <0.001 |
|           ram_reg_448_511_15_17                           |    <0.001 |
|           ram_reg_448_511_18_20                           |    <0.001 |
|           ram_reg_448_511_21_23                           |    <0.001 |
|           ram_reg_448_511_3_5                             |    <0.001 |
|           ram_reg_448_511_6_8                             |    <0.001 |
|           ram_reg_448_511_9_11                            |    <0.001 |
|           ram_reg_64_127_0_2                              |    <0.001 |
|           ram_reg_64_127_12_14                            |    <0.001 |
|           ram_reg_64_127_15_17                            |    <0.001 |
|           ram_reg_64_127_18_20                            |    <0.001 |
|           ram_reg_64_127_21_23                            |    <0.001 |
|           ram_reg_64_127_3_5                              |    <0.001 |
|           ram_reg_64_127_6_8                              |    <0.001 |
|           ram_reg_64_127_9_11                             |    <0.001 |
|     RelayPulseCtrl_CH4_V10_Inst                           |    <0.001 |
|     StateOnCheck_CH8_V10_Inst                             |    <0.001 |
|     Temp2DrvLogic_V12_Inst                                |    <0.001 |
|   NegPro_V2_inst                                          |    <0.001 |
|   NegSeqPhaseAdj_V10_Inst                                 |     0.002 |
|   OnDelay2s_V11_Inst                                      |    <0.001 |
|   Pulse50x1_V1_inst                                       |    <0.001 |
|   PulseSource_V15_Inst                                    |    <0.001 |
|   PwmErrChk_INSTA                                         |    <0.001 |
|   PwmErrChk_INSTB                                         |    <0.001 |
|   PwmErrChk_INSTC                                         |    <0.001 |
|   SinTab8192_Inst                                         |     0.003 |
|     RomP8192_Inst                                         |     0.002 |
|       sintab_inst                                         |     0.002 |
|         U0                                                |     0.002 |
|           synth_options.dist_mem_inst                     |     0.002 |
|             gen_rom.rom_inst                              |     0.002 |
|     SinTab8192_V11_Inst                                   |    <0.001 |
|   SinTab8192_Inst2                                        |     0.003 |
|     RomP8192_Inst                                         |     0.002 |
|       sintab_inst                                         |     0.002 |
|         U0                                                |     0.002 |
|           synth_options.dist_mem_inst                     |     0.002 |
|             gen_rom.rom_inst                              |     0.002 |
|     SinTab8192_V11_Inst                                   |     0.001 |
|   UI_PQ_V1_inst                                           |     0.001 |
|   URef_V1_inst                                            |    <0.001 |
|   fPuQ_VZ5T_INST                                          |    <0.001 |
|   fsm_inst                                                |    <0.001 |
|   mmcm0_inst                                              |     0.090 |
|     inst                                                  |     0.090 |
|   uart_tx_inst1                                           |    <0.001 |
|   uart_uart_rx_inst1                                      |    <0.001 |
+-----------------------------------------------------------+-----------+


