{
    "title": "MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers",
    "abstract": "Designing domain specific neural networks is a time-consuming, error-prone, and expensive task. Neural Architecture Search (NAS) exists to simplify domain-specific model development but there is a gap in the literature for time series classification on microcontrollers. Therefore, we adapt the concept of differentiable neural architecture search (DNAS) to solve the time-series classification problem on resource-constrained microcontrollers (MCUs). We introduce MicroNAS, a domain-specific HW-NAS system integration of DNAS, Latency Lookup Tables, dynamic convolutions and a novel search space specifically designed for time-series classification on MCUs. The resulting system is hardware-aware and can generate neural network architectures that satisfy user-defined limits on the execution latency and peak memory consumption. Our extensive studies on different MCUs and standard benchmark datasets demonstrate that MicroNAS finds MCU-tailored architectures that achieve performance (F1-score) ne",
    "link": "https://arxiv.org/abs/2310.18384",
    "context": "Title: MicroNAS: Memory and Latency Constrained Hardware-Aware Neural Architecture Search for Time Series Classification on Microcontrollers\nAbstract: Designing domain specific neural networks is a time-consuming, error-prone, and expensive task. Neural Architecture Search (NAS) exists to simplify domain-specific model development but there is a gap in the literature for time series classification on microcontrollers. Therefore, we adapt the concept of differentiable neural architecture search (DNAS) to solve the time-series classification problem on resource-constrained microcontrollers (MCUs). We introduce MicroNAS, a domain-specific HW-NAS system integration of DNAS, Latency Lookup Tables, dynamic convolutions and a novel search space specifically designed for time-series classification on MCUs. The resulting system is hardware-aware and can generate neural network architectures that satisfy user-defined limits on the execution latency and peak memory consumption. Our extensive studies on different MCUs and standard benchmark datasets demonstrate that MicroNAS finds MCU-tailored architectures that achieve performance (F1-score) ne",
    "path": "papers/23/10/2310.18384.json",
    "total_tokens": 900,
    "translated_title": "MicroNAS: 针对微控制器上的时间序列分类的记忆和延迟约束的硬件感知神经架构搜索",
    "translated_abstract": "设计特定领域的神经网络是一项耗时、容易出错且昂贵的任务。神经结构搜索(NAS)的存在是为了简化特定领域模型的开发，但文献中缺乏关于微控制器上的时间序列分类方面的研究。因此，我们将可微分神经结构搜索(DNAS)的概念应用于解决资源受限的微控制器上的时间序列分类问题。我们引入MicroNAS，这是一个领域特定的硬件感知神经架构搜索系统，集成了DNAS、延迟查找表、动态卷积和专门设计用于微控制器上的时间序列分类的新型搜索空间。所得到的系统具有硬件感知能力，可以生成满足用户定义的执行延迟和峰值内存消耗限制的神经网络架构。我们在不同的微控制器和标准基准数据集上进行了广泛的研究，证明MicroNAS可以找到适用于微控制器的架构，实现性能(F1-score)的最优化。",
    "tldr": "MicroNAS是针对微控制器上时间序列分类的硬件感知神经架构搜索系统，能够生成满足用户定义的执行延迟和内存消耗限制的优化架构。",
    "en_tdlr": "MicroNAS is a hardware-aware neural architecture search system for time series classification on microcontrollers, which can generate optimized architectures that satisfy user-defined limits on execution latency and memory consumption."
}