Classic Timing Analyzer report for Tp_pwm
Tue Sep 12 09:41:51 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.562 ns                                       ; freq[1]    ; counter[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.859 ns                                       ; counter[1] ; pwm_out    ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.753 ns                                       ; duty[0]    ; pwm_out    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.062 ns                                      ; freq[4]    ; counter[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[0] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+---------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To         ; To Clock ;
+-------+--------------+------------+---------+------------+----------+
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.562 ns   ; freq[1] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.523 ns   ; freq[0] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.264 ns   ; freq[2] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.750 ns   ; freq[5] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; freq[3] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.489 ns   ; freq[7] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.359 ns   ; freq[6] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.292 ns   ; freq[4] ; counter[2] ; clk      ;
+-------+--------------+------------+---------+------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To      ; From Clock ;
+-------+--------------+------------+------------+---------+------------+
; N/A   ; None         ; 9.859 ns   ; counter[1] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.719 ns   ; counter[0] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.542 ns   ; counter[2] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.471 ns   ; counter[3] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.398 ns   ; counter[4] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.300 ns   ; counter[5] ; pwm_out ; clk        ;
; N/A   ; None         ; 9.282 ns   ; counter[6] ; pwm_out ; clk        ;
; N/A   ; None         ; 8.844 ns   ; counter[7] ; pwm_out ; clk        ;
+-------+--------------+------------+------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 8.753 ns        ; duty[0] ; pwm_out ;
; N/A   ; None              ; 8.713 ns        ; duty[1] ; pwm_out ;
; N/A   ; None              ; 8.591 ns        ; duty[2] ; pwm_out ;
; N/A   ; None              ; 8.480 ns        ; duty[3] ; pwm_out ;
; N/A   ; None              ; 8.398 ns        ; duty[5] ; pwm_out ;
; N/A   ; None              ; 8.354 ns        ; duty[4] ; pwm_out ;
; N/A   ; None              ; 8.298 ns        ; duty[6] ; pwm_out ;
; N/A   ; None              ; 7.715 ns        ; duty[7] ; pwm_out ;
+-------+-------------------+-----------------+---------+---------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+---------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To         ; To Clock ;
+---------------+-------------+-----------+---------+------------+----------+
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.062 ns ; freq[4] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.129 ns ; freq[6] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.259 ns ; freq[7] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.421 ns ; freq[3] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.520 ns ; freq[5] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.034 ns ; freq[2] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.293 ns ; freq[0] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.332 ns ; freq[1] ; counter[2] ; clk      ;
+---------------+-------------+-----------+---------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 12 09:41:51 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Tp_pwm -c Tp_pwm --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "counter[7]" and destination register "counter[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
            Info: 2: + IC(0.314 ns) + CELL(0.415 ns) = 0.729 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 1; COMB Node = 'Equal0~0'
            Info: 3: + IC(0.265 ns) + CELL(0.410 ns) = 1.404 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 8; COMB Node = 'Equal0~4'
            Info: 4: + IC(0.226 ns) + CELL(0.510 ns) = 2.140 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
            Info: Total cell delay = 1.335 ns ( 62.38 % )
            Info: Total interconnect delay = 0.805 ns ( 37.62 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
            Info: - Longest clock path from clock "clk" to source register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter[7]" (data pin = "freq[1]", clock pin = "clk") is 5.562 ns
    Info: + Longest pin to register delay is 8.289 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'freq[1]'
        Info: 2: + IC(5.636 ns) + CELL(0.410 ns) = 6.878 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.265 ns) + CELL(0.410 ns) = 7.553 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 8; COMB Node = 'Equal0~4'
        Info: 4: + IC(0.226 ns) + CELL(0.510 ns) = 8.289 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 2.162 ns ( 26.08 % )
        Info: Total interconnect delay = 6.127 ns ( 73.92 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
Info: tco from clock "clk" to destination pin "pwm_out" through register "counter[1]" is 9.859 ns
    Info: + Longest clock path from clock "clk" to source register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y15_N7; Fanout = 4; REG Node = 'counter[1]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y15_N7; Fanout = 4; REG Node = 'counter[1]'
        Info: 2: + IC(0.730 ns) + CELL(0.414 ns) = 1.144 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.215 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.286 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.357 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.428 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.499 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.909 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 1; COMB Node = 'LessThan0~14'
        Info: 9: + IC(2.347 ns) + CELL(2.662 ns) = 6.918 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 3.841 ns ( 55.52 % )
        Info: Total interconnect delay = 3.077 ns ( 44.48 % )
Info: Longest tpd from source pin "duty[0]" to destination pin "pwm_out" is 8.753 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'duty[0]'
    Info: 2: + IC(1.536 ns) + CELL(0.393 ns) = 2.908 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 1; COMB Node = 'LessThan0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.979 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 1; COMB Node = 'LessThan0~3'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.050 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 1; COMB Node = 'LessThan0~5'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.121 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 1; COMB Node = 'LessThan0~7'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.192 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 1; COMB Node = 'LessThan0~9'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.263 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 1; COMB Node = 'LessThan0~11'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.334 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 1; COMB Node = 'LessThan0~13'
    Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.744 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 1; COMB Node = 'LessThan0~14'
    Info: 10: + IC(2.347 ns) + CELL(2.662 ns) = 8.753 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'
    Info: Total cell delay = 4.870 ns ( 55.64 % )
    Info: Total interconnect delay = 3.883 ns ( 44.36 % )
Info: th for register "counter[7]" (data pin = "freq[4]", clock pin = "clk") is -1.062 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; PIN Node = 'freq[4]'
        Info: 2: + IC(1.480 ns) + CELL(0.275 ns) = 2.754 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 1; COMB Node = 'Equal0~2'
        Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 3.283 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 8; COMB Node = 'Equal0~4'
        Info: 4: + IC(0.226 ns) + CELL(0.510 ns) = 4.019 ns; Loc. = LCFF_X31_Y15_N19; Fanout = 3; REG Node = 'counter[7]'
        Info: Total cell delay = 2.059 ns ( 51.23 % )
        Info: Total interconnect delay = 1.960 ns ( 48.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Tue Sep 12 09:41:51 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


