{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743612909414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743612909414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 18:55:09 2025 " "Processing started: Wed Apr  2 18:55:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743612909414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612909414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiPro-XG-V1 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-XG-V1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612909414 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743612909561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "../VHDL_Files/RAM/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../VHDL_Files/RAM/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imageBuffer-Behavioral " "Found design unit 1: imageBuffer-Behavioral" {  } { { "../VHDL_Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914172 ""} { "Info" "ISGN_ENTITY_NAME" "1 imageBuffer " "Found entity 1: imageBuffer" {  } { { "../VHDL_Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/imageBuffer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-Behavioral " "Found design unit 1: VGA_Controller-Behavioral" {  } { { "../VHDL_Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../VHDL_Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/GRAPHICS/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busManagement-Behavioral " "Found design unit 1: busManagement-Behavioral" {  } { { "../VHDL_Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""} { "Info" "ISGN_ENTITY_NAME" "1 busManagement " "Found entity 1: busManagement" {  } { { "../VHDL_Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/busManagement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-Behavioral " "Found design unit 1: controlUnit-Behavioral" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coreInterruptController-Behavioral " "Found design unit 1: coreInterruptController-Behavioral" {  } { { "../VHDL_Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""} { "Info" "ISGN_ENTITY_NAME" "1 coreInterruptController " "Found entity 1: coreInterruptController" {  } { { "../VHDL_Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/coreInterruptController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Core-Behavioral " "Found design unit 1: CPU_Core-Behavioral" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Found entity 1: CPU_Core" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-Behavioral " "Found design unit 1: registerFile-Behavioral" {  } { { "../VHDL_Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914176 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../VHDL_Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/registerFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockController-Behavioral " "Found design unit 1: clockController-Behavioral" {  } { { "../VHDL_Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914176 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockController " "Found entity 1: clockController" {  } { { "../VHDL_Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/clockController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwareTimer-Behavioral " "Found design unit 1: hardwareTimer-Behavioral" {  } { { "../VHDL_Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914177 ""} { "Info" "ISGN_ENTITY_NAME" "1 hardwareTimer " "Found entity 1: hardwareTimer" {  } { { "../VHDL_Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/hardwareTimer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_PinDigital-Behavioral " "Found design unit 1: IO_PinDigital-Behavioral" {  } { { "../VHDL_Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914177 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_PinDigital " "Found entity 1: IO_PinDigital" {  } { { "../VHDL_Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/IO_PinDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryMapping-Behavioral " "Found design unit 1: memoryMapping-Behavioral" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914178 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryMapping " "Found entity 1: memoryMapping" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialInterface-Behavioral " "Found design unit 1: serialInterface-Behavioral" {  } { { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914178 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentDisplays-Behavioral " "Found design unit 1: sevenSegmentDisplays-Behavioral" {  } { { "../VHDL_Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914179 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDisplays " "Found entity 1: sevenSegmentDisplays" {  } { { "../VHDL_Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/sevenSegmentDisplays.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-Behavioral " "Found design unit 1: addressDecoder-Behavioral" {  } { { "../VHDL_Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914179 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "../VHDL_Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/RAM/addressDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGenerator-SYN " "Found design unit 1: clockGenerator-SYN" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914180 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helperPackage " "Found design unit 1: helperPackage" {  } { { "../VHDL_Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 helperPackage-body " "Found design unit 2: helperPackage-body" {  } { { "../VHDL_Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/helperPackage.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914181 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743612914228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:internalClockGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:internalClockGenerator_inst\"" {  } { { "../VHDL_Files/top.vhd" "internalClockGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914293 ""}  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612914293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll " "Found entity 1: mmcm_ClockGenerator_altpll" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:VGA_ClkGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\"" {  } { { "../VHDL_Files/top.vhd" "VGA_ClkGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612914322 ""}  } { { "../VHDL_Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612914322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll1 " "Found entity 1: mmcm_ClockGenerator_altpll1" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612914344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll1 clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll1\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core CPU_Core:CPU_Core_inst " "Elaborating entity \"CPU_Core\" for hierarchy \"CPU_Core:CPU_Core_inst\"" {  } { { "../VHDL_Files/top.vhd" "CPU_Core_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_Core:CPU_Core_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "ALU_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "RegisterFile_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busManagement CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst " "Elaborating entity \"busManagement\" for hierarchy \"CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "busManagement_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coreInterruptController CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst " "Elaborating entity \"coreInterruptController\" for hierarchy \"CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "interruptController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit CPU_Core:CPU_Core_inst\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"CPU_Core:CPU_Core_inst\|controlUnit:CU\"" {  } { { "../VHDL_Files/CORE/CPU_Core.vhd" "CU" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914359 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.INVALID controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.INVALID\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914384 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.CONTROL_FLOW controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.CONTROL_FLOW\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914384 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.SPECIAL controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.SPECIAL\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914384 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_MOVEMENT controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_MOVEMENT\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914384 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_PROCESSING controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_PROCESSING\" at controlUnit.vhd(346)" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612914384 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryMapping memoryMapping:memoryMapping_inst " "Elaborating entity \"memoryMapping\" for hierarchy \"memoryMapping:memoryMapping_inst\"" {  } { { "../VHDL_Files/top.vhd" "memoryMapping_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serialDataAvailableInterrupt memoryMapping.vhd(176) " "Verilog HDL or VHDL warning at memoryMapping.vhd(176): object \"serialDataAvailableInterrupt\" assigned a value but never read" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743612914424 "|top|memoryMapping:memoryMapping_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDisplays memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst " "Elaborating entity \"sevenSegmentDisplays\" for hierarchy \"memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "IO_SevenSegmentDisplay_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockController memoryMapping:memoryMapping_inst\|clockController:clockController_inst " "Elaborating entity \"clockController\" for hierarchy \"memoryMapping:memoryMapping_inst\|clockController:clockController_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "clockController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst " "Elaborating entity \"serialInterface\" for hierarchy \"memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "serialInterface_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer0_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer1_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "hardwareTimer3_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PinDigital memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst " "Elaborating entity \"IO_PinDigital\" for hierarchy \"memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst\"" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "\\GEN_IO_PINS:0:IO_PinDigital_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "../VHDL_Files/top.vhd" "ram_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:addressDecoder_inst " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:addressDecoder_inst\"" {  } { { "../VHDL_Files/top.vhd" "addressDecoder_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller_inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller_inst\"" {  } { { "../VHDL_Files/top.vhd" "VGA_Controller_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageBuffer imageBuffer:imageBuffer_inst " "Elaborating entity \"imageBuffer\" for hierarchy \"imageBuffer:imageBuffer_inst\"" {  } { { "../VHDL_Files/top.vhd" "imageBuffer_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612914447 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "imageBuffer:imageBuffer_inst\|framebuffer_rtl_0 " "Inferred dual-clock RAM node \"imageBuffer:imageBuffer_inst\|framebuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1743612915800 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "imageBuffer:imageBuffer_inst\|framebuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"imageBuffer:imageBuffer_inst\|framebuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743612919232 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:ram_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:ram_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8188 " "Parameter NUMWORDS_A set to 8188" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743612919233 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1743612919233 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743612919232 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult0\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "Mult0" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|Mult1\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "Mult1" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919235 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743612919235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imageBuffer:imageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Elaborated megafunction instantiation \"imageBuffer:imageBuffer_inst\|altsyncram:framebuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612919309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imageBuffer:imageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Instantiated megafunction \"imageBuffer:imageBuffer_inst\|altsyncram:framebuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612919309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7q1 " "Found entity 1: altsyncram_s7q1" {  } { { "db/altsyncram_s7q1.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_s7q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/decode_5j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:ram_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612919454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:ram_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8188 " "Parameter \"NUMWORDS_A\" = \"8188\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612919454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr71 " "Found entity 1: altsyncram_pr71" {  } { { "db/altsyncram_pr71.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/altsyncram_pr71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612919485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919485 ""}  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612919485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\"" {  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612919509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743612919509 ""}  } { { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743612919509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uns " "Found entity 1: mult_uns" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743612919529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612919529 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_mult7 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_mult7\"" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 384 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919595 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult1|mult_uns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_out8 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult1\|mult_uns:auto_generated\|mac_out8\"" {  } { { "db/mult_uns.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_uns.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 170 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 384 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919595 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult1|mult_uns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 384 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919595 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../VHDL_Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/ALU.vhd" 167 -1 0 } } { "../VHDL_Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/CPU_Core.vhd" 236 0 0 } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 384 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743612919595 "|top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1743612919595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1743612919595 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1743612920217 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1743612920217 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VHDL_Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/memoryMapping.vhd" 305 -1 0 } } { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 90 -1 0 } } { "../VHDL_Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/MMIO/serialInterface.vhd" 209 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743612920251 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743612920251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[0\] GND " "Pin \"sevenSegmentAnodes\[0\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[1\] GND " "Pin \"sevenSegmentAnodes\[1\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[2\] GND " "Pin \"sevenSegmentAnodes\[2\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[3\] GND " "Pin \"sevenSegmentAnodes\[3\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[4\] GND " "Pin \"sevenSegmentAnodes\[4\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[5\] GND " "Pin \"sevenSegmentAnodes\[5\]\" is stuck at GND" {  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743612924641 "|top|sevenSegmentAnodes[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743612924641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743612924860 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743612925057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743612925057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL_Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1743612925057 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1743612925057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743612929911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743612930460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743612930460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10352 " "Implemented 10352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10101 " "Implemented 10101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1743612930884 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743612930884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743612930884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743612930903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 18:55:30 2025 " "Processing ended: Wed Apr  2 18:55:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743612930903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743612930903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743612930903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743612930903 ""}
