<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p418" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_418{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_418{left:633px;bottom:1130px;}
#t3_418{left:633px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.03px;}
#t4_418{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_418{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_418{left:138px;bottom:961px;letter-spacing:0.13px;}
#t7_418{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_418{left:804px;bottom:961px;letter-spacing:-0.16px;}
#t9_418{left:138px;bottom:926px;letter-spacing:0.12px;}
#ta_418{left:204px;bottom:926px;letter-spacing:-0.03px;word-spacing:0.14px;}
#tb_418{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:1.15px;}
#tc_418{left:138px;bottom:882px;letter-spacing:0.1px;}
#td_418{left:138px;bottom:848px;letter-spacing:0.11px;}
#te_418{left:225px;bottom:849px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#tf_418{left:621px;bottom:849px;}
#tg_418{left:641px;bottom:849px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#th_418{left:778px;bottom:849px;}
#ti_418{left:797px;bottom:849px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tj_418{left:137px;bottom:832px;letter-spacing:-0.15px;}
#tk_418{left:203px;bottom:832px;}
#tl_418{left:224px;bottom:832px;}
#tm_418{left:138px;bottom:805px;letter-spacing:0.12px;word-spacing:0.84px;}
#tn_418{left:138px;bottom:787px;letter-spacing:0.12px;word-spacing:-0.02px;}
#to_418{left:138px;bottom:761px;letter-spacing:0.12px;word-spacing:1.2px;}
#tp_418{left:240px;bottom:761px;letter-spacing:0.17px;}
#tq_418{left:304px;bottom:759px;letter-spacing:0.13px;}
#tr_418{left:331px;bottom:761px;letter-spacing:0.12px;word-spacing:1.27px;}
#ts_418{left:137px;bottom:740px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tt_418{left:137px;bottom:714px;letter-spacing:0.11px;word-spacing:0.08px;}
#tu_418{left:392px;bottom:714px;letter-spacing:0.01px;}
#tv_418{left:406px;bottom:714px;letter-spacing:0.11px;word-spacing:0.09px;}
#tw_418{left:138px;bottom:696px;letter-spacing:0.1px;word-spacing:0.01px;}
#tx_418{left:352px;bottom:696px;letter-spacing:0.09px;}
#ty_418{left:389px;bottom:696px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tz_418{left:586px;bottom:696px;letter-spacing:0.1px;}
#t10_418{left:618px;bottom:696px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_418{left:138px;bottom:670px;letter-spacing:0.1px;word-spacing:0.12px;}
#t12_418{left:138px;bottom:651px;letter-spacing:0.09px;word-spacing:0.02px;}
#t13_418{left:138px;bottom:625px;}
#t14_418{left:165px;bottom:625px;letter-spacing:0.11px;word-spacing:-0.2px;}
#t15_418{left:419px;bottom:625px;letter-spacing:0.01px;}
#t16_418{left:432px;bottom:625px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t17_418{left:165px;bottom:607px;letter-spacing:0.09px;}
#t18_418{left:138px;bottom:581px;}
#t19_418{left:165px;bottom:581px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1a_418{left:436px;bottom:581px;letter-spacing:0.11px;}
#t1b_418{left:446px;bottom:581px;}
#t1c_418{left:138px;bottom:555px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1d_418{left:645px;bottom:555px;letter-spacing:0.11px;}
#t1e_418{left:655px;bottom:555px;}
#t1f_418{left:138px;bottom:529px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1g_418{left:138px;bottom:503px;}
#t1h_418{left:165px;bottom:503px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1i_418{left:165px;bottom:485px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1j_418{left:165px;bottom:466px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1k_418{left:138px;bottom:440px;}
#t1l_418{left:165px;bottom:440px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1m_418{left:138px;bottom:415px;letter-spacing:0.12px;word-spacing:0.13px;}
#t1n_418{left:138px;bottom:396px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1o_418{left:138px;bottom:370px;}
#t1p_418{left:165px;bottom:370px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1q_418{left:138px;bottom:344px;}
#t1r_418{left:165px;bottom:344px;letter-spacing:0.11px;}
#t1s_418{left:165px;bottom:326px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_418{left:165px;bottom:308px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1u_418{left:138px;bottom:282px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1v_418{left:537px;bottom:282px;letter-spacing:0.08px;}
#t1w_418{left:668px;bottom:282px;}
#t1x_418{left:138px;bottom:256px;}
#t1y_418{left:165px;bottom:256px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t1z_418{left:138px;bottom:230px;}
#t20_418{left:165px;bottom:230px;letter-spacing:0.11px;}
#t21_418{left:165px;bottom:211px;letter-spacing:0.11px;word-spacing:-0.13px;}
#t22_418{left:165px;bottom:193px;letter-spacing:0.1px;word-spacing:0.03px;}
#t23_418{left:138px;bottom:167px;letter-spacing:0.12px;word-spacing:0.2px;}
#t24_418{left:138px;bottom:149px;letter-spacing:0.11px;word-spacing:0.08px;}
#t25_418{left:138px;bottom:130px;letter-spacing:0.12px;word-spacing:1.61px;}
#t26_418{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t27_418{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t28_418{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t29_418{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t2a_418{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t2b_418{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t2c_418{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t2d_418{left:652px;bottom:1055px;}
#t2e_418{left:674px;bottom:1055px;}
#t2f_418{left:696px;bottom:1055px;}
#t2g_418{left:806px;bottom:1055px;}
#t2h_418{left:150px;bottom:1027px;letter-spacing:-0.16px;}
#t2i_418{left:162px;bottom:1010px;letter-spacing:-0.52px;}
#t2j_418{left:290px;bottom:1018px;letter-spacing:-0.12px;}
#t2k_418{left:408px;bottom:1018px;letter-spacing:-0.08px;}
#t2l_418{left:551px;bottom:1018px;letter-spacing:-0.15px;}
#t2m_418{left:673px;bottom:1019px;}
#t2n_418{left:741px;bottom:1027px;letter-spacing:-0.17px;}
#t2o_418{left:734px;bottom:1011px;letter-spacing:-0.43px;}
#t2p_418{left:178px;bottom:990px;}
#t2q_418{left:300px;bottom:990px;}
#t2r_418{left:410px;bottom:990px;}
#t2s_418{left:564px;bottom:990px;}
#t2t_418{left:674px;bottom:989px;}
#t2u_418{left:751px;bottom:990px;}

.s1_418{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_418{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_418{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_418{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_418{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_418{font-size:14px;font-family:Courier_vm;color:#000;}
.s7_418{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_418{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s9_418{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.sa_418{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sb_418{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sc_418{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sd_418{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.se_418{font-size:14px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.t.v0_418{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts418" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg418Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg418" style="-webkit-user-select: none;"><object width="935" height="1210" data="418/418.svg" type="image/svg+xml" id="pdf418" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_418" class="t s1_418">SCE </span><span id="t2_418" class="t v0_418 s2_418">I</span><span id="t3_418" class="t s3_418">Store Conditional Word EVA </span>
<span id="t4_418" class="t s4_418">The MIPS64Â® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_418" class="t s4_418">461 </span>
<span id="t6_418" class="t s5_418">Format: </span><span id="t7_418" class="t s6_418">SCE rt, offset(base) </span><span id="t8_418" class="t s7_418">MIPS32 </span>
<span id="t9_418" class="t s5_418">Purpose: </span><span id="ta_418" class="t s8_418">Store Conditional Word EVA </span>
<span id="tb_418" class="t s8_418">To store a word to user mode virtual memory while operating in kernel mode to complete an atomic read-modify- </span>
<span id="tc_418" class="t s8_418">write. </span>
<span id="td_418" class="t s5_418">Description: </span><span id="te_418" class="t s6_418">if atomic_update then memory[GPR[base] + offset] </span><span id="tf_418" class="t s9_418">î </span><span id="tg_418" class="t s6_418">GPR[rt], GPR[rt] </span><span id="th_418" class="t s9_418">î </span><span id="ti_418" class="t s6_418">1 else </span>
<span id="tj_418" class="t s6_418">GPR[rt] </span><span id="tk_418" class="t s9_418">î </span><span id="tl_418" class="t s6_418">0 </span>
<span id="tm_418" class="t s8_418">The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for syn- </span>
<span id="tn_418" class="t s8_418">chronizable memory locations. </span>
<span id="to_418" class="t s8_418">Release 6 (with </span><span id="tp_418" class="t sa_418">Config5 </span>
<span id="tq_418" class="t sb_418">ULS </span>
<span id="tr_418" class="t s8_418">=1) formalizes support for uncached LLE and SCE sequences. (The description for </span>
<span id="ts_418" class="t s8_418">uncached support does not modify the description for cached support and is written in a self-contained manner.) </span>
<span id="tt_418" class="t s8_418">The least-significant 32-bit word in GPR </span><span id="tu_418" class="t sc_418">rt </span><span id="tv_418" class="t s8_418">is conditionally stored in memory at the location specified by the aligned </span>
<span id="tw_418" class="t s8_418">effective address. The 9-bit signed </span><span id="tx_418" class="t sc_418">offset </span><span id="ty_418" class="t s8_418">is added to the contents of GPR </span><span id="tz_418" class="t sc_418">base </span><span id="t10_418" class="t s8_418">to form an effective address. </span>
<span id="t11_418" class="t s8_418">The SCE completes the RMW sequence begun by the preceding LLE instruction executed on the processor. To com- </span>
<span id="t12_418" class="t s8_418">plete the RMW sequence atomically, the following occurs: </span>
<span id="t13_418" class="t s8_418">â¢ </span><span id="t14_418" class="t s8_418">The least-significant 32-bit word of GPR </span><span id="t15_418" class="t sc_418">rt </span><span id="t16_418" class="t s8_418">is stored to memory at the location specified by the aligned effective </span>
<span id="t17_418" class="t s8_418">address. </span>
<span id="t18_418" class="t s8_418">â¢ </span><span id="t19_418" class="t s8_418">A 1, indicating success, is written into GPR </span><span id="t1a_418" class="t sc_418">rt</span><span id="t1b_418" class="t s8_418">. </span>
<span id="t1c_418" class="t s8_418">Otherwise, memory is not modified and a 0, indicating failure, is written into GPR </span><span id="t1d_418" class="t sc_418">rt</span><span id="t1e_418" class="t s8_418">. </span>
<span id="t1f_418" class="t s8_418">If either of the following events occurs between the execution of LL and SC, the SC fails: </span>
<span id="t1g_418" class="t s8_418">â¢ </span><span id="t1h_418" class="t s8_418">A coherent store is completed by another processor or coherent I/O module into the block of synchronizable </span>
<span id="t1i_418" class="t s8_418">physical memory containing the word. The size and alignment of the block is implementation dependent, but it is </span>
<span id="t1j_418" class="t s8_418">at least one word and at most the minimum page size. </span>
<span id="t1k_418" class="t s8_418">â¢ </span><span id="t1l_418" class="t s8_418">An ERET instruction is executed. </span>
<span id="t1m_418" class="t s8_418">If either of the following events occurs between the execution of LLE and SCE, the SCE may succeed or it may fail; </span>
<span id="t1n_418" class="t s8_418">the success or failure is not predictable. Portable programs should not cause one of these events. </span>
<span id="t1o_418" class="t s8_418">â¢ </span><span id="t1p_418" class="t s8_418">A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLE/SCE. </span>
<span id="t1q_418" class="t s8_418">â¢ </span><span id="t1r_418" class="t s8_418">The instructions executed starting with the LLE and ending with the SCE do not lie in a 2048-byte contiguous </span>
<span id="t1s_418" class="t s8_418">region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruc- </span>
<span id="t1t_418" class="t s8_418">tion words.) </span>
<span id="t1u_418" class="t s8_418">The following conditions must be true or the result of the SCE is </span><span id="t1v_418" class="t s5_418">UNPREDICTABLE</span><span id="t1w_418" class="t s8_418">: </span>
<span id="t1x_418" class="t s8_418">â¢ </span><span id="t1y_418" class="t s8_418">Execution of SCE must have been preceded by execution of an LLE instruction. </span>
<span id="t1z_418" class="t s8_418">â¢ </span><span id="t20_418" class="t s8_418">An RMW sequence executed without intervening events that would cause the SCE to fail must use the same </span>
<span id="t21_418" class="t s8_418">address in the LLE and SCE. The address is the same if the virtual address, physical address, and cacheability &amp; </span>
<span id="t22_418" class="t s8_418">coherency attribute are identical. </span>
<span id="t23_418" class="t s8_418">Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that </span>
<span id="t24_418" class="t s8_418">is associated with the state and logic necessary to implement the LLE/SCE semantics. Whether a memory location is </span>
<span id="t25_418" class="t s8_418">synchronizable depends on the processor and system configurations, and on the memory access type used for the </span>
<span id="t26_418" class="t sd_418">31 </span><span id="t27_418" class="t sd_418">26 </span><span id="t28_418" class="t sd_418">25 </span><span id="t29_418" class="t sd_418">21 </span><span id="t2a_418" class="t sd_418">20 </span><span id="t2b_418" class="t sd_418">16 </span><span id="t2c_418" class="t sd_418">15 </span><span id="t2d_418" class="t sd_418">7 </span><span id="t2e_418" class="t sd_418">6 </span><span id="t2f_418" class="t sd_418">5 </span><span id="t2g_418" class="t sd_418">0 </span>
<span id="t2h_418" class="t se_418">SPECIAL3 </span>
<span id="t2i_418" class="t se_418">011111 </span>
<span id="t2j_418" class="t se_418">base </span><span id="t2k_418" class="t se_418">rt </span><span id="t2l_418" class="t se_418">offset </span><span id="t2m_418" class="t se_418">0 </span>
<span id="t2n_418" class="t se_418">SCE </span>
<span id="t2o_418" class="t se_418">011110 </span>
<span id="t2p_418" class="t sd_418">6 </span><span id="t2q_418" class="t sd_418">5 </span><span id="t2r_418" class="t sd_418">5 </span><span id="t2s_418" class="t sd_418">9 </span>
<span id="t2t_418" class="t sd_418">1 </span>
<span id="t2u_418" class="t sd_418">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
