============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:10 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1884 ps) Late External Delay Assertion at pin dspMemoryLogic/g1486/A
          Group: clk
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (F) dspMemoryLogic/g1486/A
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-     200                  
     Required Time:=    2300                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=    1884                  

#--------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                             (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK     -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q      -       CK->Q F     DFFHQX1        3  5.9   158   270     270 
  dspMemoryLogic/g344/Y  -       A->Y  F     BUFX2          1  1.8    40   146     416 
  dspMemoryLogic/g1486/A (b)     -     F     OR2X1          -    -     -     0     416 
#--------------------------------------------------------------------------------------

(b) : Timing paths are broken.

