$date
	Mon Oct 28 10:02:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_ff_tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 1 % J $end
$var reg 1 & K $end
$var reg 1 ' PR $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 1 % J $end
$var wire 1 & K $end
$var wire 1 ' PR $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
1$
0#
x"
x!
$end
#5000
1#
#10000
1!
0"
0#
0$
#15000
1#
#20000
0#
1$
#25000
1#
#30000
0!
1"
0#
0'
#35000
1#
#40000
0#
1'
#45000
1#
#50000
0#
#55000
1#
#60000
0#
1&
#65000
1!
0"
1#
#70000
0#
0&
1%
#75000
0!
1"
1#
#80000
0#
1&
#85000
1!
0"
1#
#90000
0#
