<pre>name: simple_process
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 10

%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v:21: Unsupported: Multiple top level modules: uut and blocking_cond
%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v:21: Fix, or use --top-module option to select which you want.
%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v:61: Unsupported: Multiple top level modules: uart and uut
%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v:61: Fix, or use --top-module option to select which you want.
%Error: Exiting due to 4 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/process.v
</pre>