#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a0fb1f3060 .scope module, "twos_tb" "twos_tb" 2 3;
 .timescale 0 0;
v0x55a0fb234740_0 .var "in", 9 0;
RS_0x7f996b5d1928 .resolv tri, L_0x55a0fb2483c0, L_0x55a0fb248630;
v0x55a0fb234800_0 .net8 "out", 9 0, RS_0x7f996b5d1928;  2 drivers
S_0x55a0fb211620 .scope module, "twos0" "twos" 2 7, 3 3 0, S_0x55a0fb1f3060;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "in";
    .port_info 1 /OUTPUT 10 "out";
L_0x55a0fb248460 .functor BUFZ 1, L_0x55a0fb2348a0, C4<0>, C4<0>, C4<0>;
L_0x7f996b586f48 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55a0fb2338e0_0 .net/2u *"_ivl_22", 9 0, L_0x7f996b586f48;  1 drivers
v0x55a0fb2339c0_0 .net *"_ivl_29", 0 0, L_0x55a0fb248460;  1 drivers
v0x55a0fb233aa0_0 .net "in", 9 0, v0x55a0fb234740_0;  1 drivers
v0x55a0fb233b60_0 .net8 "out", 9 0, RS_0x7f996b5d1928;  alias, 2 drivers
v0x55a0fb233c40_0 .net "s", 9 0, L_0x55a0fb238310;  1 drivers
v0x55a0fb233d70_0 .net "w1", 0 0, v0x55a0fb229220_0;  1 drivers
v0x55a0fb233e60_0 .net "w2", 0 0, v0x55a0fb22a570_0;  1 drivers
v0x55a0fb233f50_0 .net "w3", 0 0, v0x55a0fb22b920_0;  1 drivers
v0x55a0fb234040_0 .net "w4", 0 0, v0x55a0fb22cd60_0;  1 drivers
v0x55a0fb234170_0 .net "w5", 0 0, v0x55a0fb22e1c0_0;  1 drivers
v0x55a0fb234260_0 .net "w6", 0 0, v0x55a0fb22f600_0;  1 drivers
v0x55a0fb234350_0 .net "w7", 0 0, v0x55a0fb230a40_0;  1 drivers
v0x55a0fb234440_0 .net "w8", 0 0, v0x55a0fb231e80_0;  1 drivers
v0x55a0fb234530_0 .net "w9", 0 0, v0x55a0fb233300_0;  1 drivers
v0x55a0fb234620_0 .net "wbit", 0 0, L_0x55a0fb2348a0;  1 drivers
L_0x55a0fb2348a0 .part v0x55a0fb234740_0, 9, 1;
L_0x55a0fb234e40 .part v0x55a0fb234740_0, 8, 1;
L_0x55a0fb235490 .part v0x55a0fb234740_0, 7, 1;
L_0x55a0fb235b10 .part v0x55a0fb234740_0, 6, 1;
L_0x55a0fb2360f0 .part v0x55a0fb234740_0, 5, 1;
L_0x55a0fb236730 .part v0x55a0fb234740_0, 4, 1;
L_0x55a0fb236f90 .part v0x55a0fb234740_0, 3, 1;
L_0x55a0fb237540 .part v0x55a0fb234740_0, 2, 1;
L_0x55a0fb237bd0 .part v0x55a0fb234740_0, 1, 1;
L_0x55a0fb238210 .part v0x55a0fb234740_0, 0, 1;
LS_0x55a0fb238310_0_0 .concat [ 1 1 1 1], v0x55a0fb229220_0, v0x55a0fb22a570_0, v0x55a0fb22b920_0, v0x55a0fb22cd60_0;
LS_0x55a0fb238310_0_4 .concat [ 1 1 1 1], v0x55a0fb22e1c0_0, v0x55a0fb22f600_0, v0x55a0fb230a40_0, v0x55a0fb231e80_0;
LS_0x55a0fb238310_0_8 .concat [ 1 1 0 0], v0x55a0fb233300_0, L_0x55a0fb2348a0;
L_0x55a0fb238310 .concat [ 4 4 2 0], LS_0x55a0fb238310_0_0, LS_0x55a0fb238310_0_4, LS_0x55a0fb238310_0_8;
L_0x55a0fb2483c0 .arith/sum 10, L_0x55a0fb238310, L_0x7f996b586f48;
L_0x55a0fb248630 .part/pv L_0x55a0fb248460, 9, 1, 10;
S_0x55a0fb1f5cc0 .scope module, "not1" "fpga_not" 3 15, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb229660_0 .net "A1", 0 0, L_0x55a0fb238210;  1 drivers
v0x55a0fb229770_0 .net "out", 0 0, v0x55a0fb229220_0;  alias, 1 drivers
S_0x55a0fb1f59b0 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb1f5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb237c70 .functor OR 1, L_0x55a0fb238210, L_0x55a0fb238210, C4<0>, C4<0>;
L_0x7f996b586eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb237d70 .functor AND 1, L_0x7f996b586eb8, L_0x7f996b586f00, C4<1>, C4<1>;
L_0x55a0fb237e40 .functor BUFZ 1, L_0x55a0fb237d70, C4<0>, C4<0>, C4<0>;
L_0x55a0fb238000 .functor BUFZ 1, L_0x55a0fb237c70, C4<0>, C4<0>, C4<0>;
v0x55a0fb1e9ec0_0 .net "A0", 0 0, L_0x7f996b586eb8;  1 drivers
v0x55a0fb1ec1c0_0 .net "A1", 0 0, L_0x55a0fb238210;  alias, 1 drivers
v0x55a0fb228bf0_0 .net "B0", 0 0, L_0x7f996b586f00;  1 drivers
v0x55a0fb228c90_0 .net "B1", 0 0, L_0x55a0fb238210;  alias, 1 drivers
v0x55a0fb228d30_0 .net *"_ivl_12", 0 0, L_0x55a0fb238000;  1 drivers
v0x55a0fb228e40_0 .net *"_ivl_7", 0 0, L_0x55a0fb237e40;  1 drivers
L_0x7f996b586d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb228f20_0 .net "d0", 0 0, L_0x7f996b586d98;  1 drivers
L_0x7f996b586de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb228fe0_0 .net "d1", 0 0, L_0x7f996b586de0;  1 drivers
L_0x7f996b586e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb2290a0_0 .net "d2", 0 0, L_0x7f996b586e28;  1 drivers
L_0x7f996b586e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb229160_0 .net "d3", 0 0, L_0x7f996b586e70;  1 drivers
v0x55a0fb229220_0 .var "out", 0 0;
v0x55a0fb2292e0_0 .net "s0", 0 0, L_0x55a0fb237d70;  1 drivers
v0x55a0fb2293a0_0 .net "s1", 0 0, L_0x55a0fb237c70;  1 drivers
v0x55a0fb229460_0 .net "sel", 1 0, L_0x55a0fb237ee0;  1 drivers
E_0x55a0fb1e7d10 .event edge, v0x55a0fb229460_0;
L_0x55a0fb237ee0 .concat8 [ 1 1 0 0], L_0x55a0fb238000, L_0x55a0fb237e40;
S_0x55a0fb229850 .scope module, "not2" "fpga_not" 3 14, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb22a9b0_0 .net "A1", 0 0, L_0x55a0fb237bd0;  1 drivers
v0x55a0fb22aa70_0 .net "out", 0 0, v0x55a0fb22a570_0;  alias, 1 drivers
S_0x55a0fb229a30 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb229850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb237630 .functor OR 1, L_0x55a0fb237bd0, L_0x55a0fb237bd0, C4<0>, C4<0>;
L_0x7f996b586d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb237730 .functor AND 1, L_0x7f996b586d08, L_0x7f996b586d50, C4<1>, C4<1>;
L_0x55a0fb237800 .functor BUFZ 1, L_0x55a0fb237730, C4<0>, C4<0>, C4<0>;
L_0x55a0fb2379c0 .functor BUFZ 1, L_0x55a0fb237630, C4<0>, C4<0>, C4<0>;
v0x55a0fb229da0_0 .net "A0", 0 0, L_0x7f996b586d08;  1 drivers
v0x55a0fb229e80_0 .net "A1", 0 0, L_0x55a0fb237bd0;  alias, 1 drivers
v0x55a0fb229f40_0 .net "B0", 0 0, L_0x7f996b586d50;  1 drivers
v0x55a0fb229fe0_0 .net "B1", 0 0, L_0x55a0fb237bd0;  alias, 1 drivers
v0x55a0fb22a080_0 .net *"_ivl_12", 0 0, L_0x55a0fb2379c0;  1 drivers
v0x55a0fb22a190_0 .net *"_ivl_7", 0 0, L_0x55a0fb237800;  1 drivers
L_0x7f996b586be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22a270_0 .net "d0", 0 0, L_0x7f996b586be8;  1 drivers
L_0x7f996b586c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22a330_0 .net "d1", 0 0, L_0x7f996b586c30;  1 drivers
L_0x7f996b586c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22a3f0_0 .net "d2", 0 0, L_0x7f996b586c78;  1 drivers
L_0x7f996b586cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22a4b0_0 .net "d3", 0 0, L_0x7f996b586cc0;  1 drivers
v0x55a0fb22a570_0 .var "out", 0 0;
v0x55a0fb22a630_0 .net "s0", 0 0, L_0x55a0fb237730;  1 drivers
v0x55a0fb22a6f0_0 .net "s1", 0 0, L_0x55a0fb237630;  1 drivers
v0x55a0fb22a7b0_0 .net "sel", 1 0, L_0x55a0fb2378a0;  1 drivers
E_0x55a0fb212870 .event edge, v0x55a0fb22a7b0_0;
L_0x55a0fb2378a0 .concat8 [ 1 1 0 0], L_0x55a0fb2379c0, L_0x55a0fb237800;
S_0x55a0fb22ab50 .scope module, "not3" "fpga_not" 3 13, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb22bd60_0 .net "A1", 0 0, L_0x55a0fb237540;  1 drivers
v0x55a0fb22be20_0 .net "out", 0 0, v0x55a0fb22b920_0;  alias, 1 drivers
S_0x55a0fb22ad30 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb22ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb237030 .functor OR 1, L_0x55a0fb237540, L_0x55a0fb237540, C4<0>, C4<0>;
L_0x7f996b586b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb2370a0 .functor AND 1, L_0x7f996b586b58, L_0x7f996b586ba0, C4<1>, C4<1>;
L_0x55a0fb237170 .functor BUFZ 1, L_0x55a0fb2370a0, C4<0>, C4<0>, C4<0>;
L_0x55a0fb237330 .functor BUFZ 1, L_0x55a0fb237030, C4<0>, C4<0>, C4<0>;
v0x55a0fb22b0c0_0 .net "A0", 0 0, L_0x7f996b586b58;  1 drivers
v0x55a0fb22b1a0_0 .net "A1", 0 0, L_0x55a0fb237540;  alias, 1 drivers
v0x55a0fb22b260_0 .net "B0", 0 0, L_0x7f996b586ba0;  1 drivers
v0x55a0fb22b300_0 .net "B1", 0 0, L_0x55a0fb237540;  alias, 1 drivers
v0x55a0fb22b3a0_0 .net *"_ivl_12", 0 0, L_0x55a0fb237330;  1 drivers
v0x55a0fb22b4b0_0 .net *"_ivl_7", 0 0, L_0x55a0fb237170;  1 drivers
L_0x7f996b586a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22b590_0 .net "d0", 0 0, L_0x7f996b586a38;  1 drivers
L_0x7f996b586a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22b650_0 .net "d1", 0 0, L_0x7f996b586a80;  1 drivers
L_0x7f996b586ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22b710_0 .net "d2", 0 0, L_0x7f996b586ac8;  1 drivers
L_0x7f996b586b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22b860_0 .net "d3", 0 0, L_0x7f996b586b10;  1 drivers
v0x55a0fb22b920_0 .var "out", 0 0;
v0x55a0fb22b9e0_0 .net "s0", 0 0, L_0x55a0fb2370a0;  1 drivers
v0x55a0fb22baa0_0 .net "s1", 0 0, L_0x55a0fb237030;  1 drivers
v0x55a0fb22bb60_0 .net "sel", 1 0, L_0x55a0fb237210;  1 drivers
E_0x55a0fb22b040 .event edge, v0x55a0fb22bb60_0;
L_0x55a0fb237210 .concat8 [ 1 1 0 0], L_0x55a0fb237330, L_0x55a0fb237170;
S_0x55a0fb22bf00 .scope module, "not4" "fpga_not" 3 12, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb22d1a0_0 .net "A1", 0 0, L_0x55a0fb236f90;  1 drivers
v0x55a0fb22d260_0 .net "out", 0 0, v0x55a0fb22cd60_0;  alias, 1 drivers
S_0x55a0fb22c120 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb22bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb236810 .functor OR 1, L_0x55a0fb236f90, L_0x55a0fb236f90, C4<0>, C4<0>;
L_0x7f996b5869a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b5869f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb236910 .functor AND 1, L_0x7f996b5869a8, L_0x7f996b5869f0, C4<1>, C4<1>;
L_0x55a0fb2369b0 .functor BUFZ 1, L_0x55a0fb236910, C4<0>, C4<0>, C4<0>;
L_0x55a0fb236b70 .functor BUFZ 1, L_0x55a0fb236810, C4<0>, C4<0>, C4<0>;
v0x55a0fb22c4d0_0 .net "A0", 0 0, L_0x7f996b5869a8;  1 drivers
v0x55a0fb22c5b0_0 .net "A1", 0 0, L_0x55a0fb236f90;  alias, 1 drivers
v0x55a0fb22c670_0 .net "B0", 0 0, L_0x7f996b5869f0;  1 drivers
v0x55a0fb22c710_0 .net "B1", 0 0, L_0x55a0fb236f90;  alias, 1 drivers
v0x55a0fb22c7e0_0 .net *"_ivl_12", 0 0, L_0x55a0fb236b70;  1 drivers
v0x55a0fb22c8f0_0 .net *"_ivl_7", 0 0, L_0x55a0fb2369b0;  1 drivers
L_0x7f996b586888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22c9d0_0 .net "d0", 0 0, L_0x7f996b586888;  1 drivers
L_0x7f996b5868d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22ca90_0 .net "d1", 0 0, L_0x7f996b5868d0;  1 drivers
L_0x7f996b586918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22cb50_0 .net "d2", 0 0, L_0x7f996b586918;  1 drivers
L_0x7f996b586960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22cca0_0 .net "d3", 0 0, L_0x7f996b586960;  1 drivers
v0x55a0fb22cd60_0 .var "out", 0 0;
v0x55a0fb22ce20_0 .net "s0", 0 0, L_0x55a0fb236910;  1 drivers
v0x55a0fb22cee0_0 .net "s1", 0 0, L_0x55a0fb236810;  1 drivers
v0x55a0fb22cfa0_0 .net "sel", 1 0, L_0x55a0fb236a50;  1 drivers
E_0x55a0fb22c450 .event edge, v0x55a0fb22cfa0_0;
L_0x55a0fb236a50 .concat8 [ 1 1 0 0], L_0x55a0fb236b70, L_0x55a0fb2369b0;
S_0x55a0fb22d340 .scope module, "not5" "fpga_not" 3 11, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb22e600_0 .net "A1", 0 0, L_0x55a0fb236730;  1 drivers
v0x55a0fb22e6c0_0 .net "out", 0 0, v0x55a0fb22e1c0_0;  alias, 1 drivers
S_0x55a0fb22d5b0 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb22d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb236190 .functor OR 1, L_0x55a0fb236730, L_0x55a0fb236730, C4<0>, C4<0>;
L_0x7f996b5867f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb236290 .functor AND 1, L_0x7f996b5867f8, L_0x7f996b586840, C4<1>, C4<1>;
L_0x55a0fb236360 .functor BUFZ 1, L_0x55a0fb236290, C4<0>, C4<0>, C4<0>;
L_0x55a0fb236520 .functor BUFZ 1, L_0x55a0fb236190, C4<0>, C4<0>, C4<0>;
v0x55a0fb22d960_0 .net "A0", 0 0, L_0x7f996b5867f8;  1 drivers
v0x55a0fb22da40_0 .net "A1", 0 0, L_0x55a0fb236730;  alias, 1 drivers
v0x55a0fb22db00_0 .net "B0", 0 0, L_0x7f996b586840;  1 drivers
v0x55a0fb22dba0_0 .net "B1", 0 0, L_0x55a0fb236730;  alias, 1 drivers
v0x55a0fb22dc40_0 .net *"_ivl_12", 0 0, L_0x55a0fb236520;  1 drivers
v0x55a0fb22dd50_0 .net *"_ivl_7", 0 0, L_0x55a0fb236360;  1 drivers
L_0x7f996b5866d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22de30_0 .net "d0", 0 0, L_0x7f996b5866d8;  1 drivers
L_0x7f996b586720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22def0_0 .net "d1", 0 0, L_0x7f996b586720;  1 drivers
L_0x7f996b586768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22dfb0_0 .net "d2", 0 0, L_0x7f996b586768;  1 drivers
L_0x7f996b5867b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22e100_0 .net "d3", 0 0, L_0x7f996b5867b0;  1 drivers
v0x55a0fb22e1c0_0 .var "out", 0 0;
v0x55a0fb22e280_0 .net "s0", 0 0, L_0x55a0fb236290;  1 drivers
v0x55a0fb22e340_0 .net "s1", 0 0, L_0x55a0fb236190;  1 drivers
v0x55a0fb22e400_0 .net "sel", 1 0, L_0x55a0fb236400;  1 drivers
E_0x55a0fb22d8e0 .event edge, v0x55a0fb22e400_0;
L_0x55a0fb236400 .concat8 [ 1 1 0 0], L_0x55a0fb236520, L_0x55a0fb236360;
S_0x55a0fb22e7a0 .scope module, "not6" "fpga_not" 3 10, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb22fa40_0 .net "A1", 0 0, L_0x55a0fb2360f0;  1 drivers
v0x55a0fb22fb00_0 .net "out", 0 0, v0x55a0fb22f600_0;  alias, 1 drivers
S_0x55a0fb22e9c0 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb22e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb235be0 .functor OR 1, L_0x55a0fb2360f0, L_0x55a0fb2360f0, C4<0>, C4<0>;
L_0x7f996b586648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb235c50 .functor AND 1, L_0x7f996b586648, L_0x7f996b586690, C4<1>, C4<1>;
L_0x55a0fb235d20 .functor BUFZ 1, L_0x55a0fb235c50, C4<0>, C4<0>, C4<0>;
L_0x55a0fb235ee0 .functor BUFZ 1, L_0x55a0fb235be0, C4<0>, C4<0>, C4<0>;
v0x55a0fb22ed70_0 .net "A0", 0 0, L_0x7f996b586648;  1 drivers
v0x55a0fb22ee50_0 .net "A1", 0 0, L_0x55a0fb2360f0;  alias, 1 drivers
v0x55a0fb22ef10_0 .net "B0", 0 0, L_0x7f996b586690;  1 drivers
v0x55a0fb22efb0_0 .net "B1", 0 0, L_0x55a0fb2360f0;  alias, 1 drivers
v0x55a0fb22f080_0 .net *"_ivl_12", 0 0, L_0x55a0fb235ee0;  1 drivers
v0x55a0fb22f190_0 .net *"_ivl_7", 0 0, L_0x55a0fb235d20;  1 drivers
L_0x7f996b586528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22f270_0 .net "d0", 0 0, L_0x7f996b586528;  1 drivers
L_0x7f996b586570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22f330_0 .net "d1", 0 0, L_0x7f996b586570;  1 drivers
L_0x7f996b5865b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22f3f0_0 .net "d2", 0 0, L_0x7f996b5865b8;  1 drivers
L_0x7f996b586600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb22f540_0 .net "d3", 0 0, L_0x7f996b586600;  1 drivers
v0x55a0fb22f600_0 .var "out", 0 0;
v0x55a0fb22f6c0_0 .net "s0", 0 0, L_0x55a0fb235c50;  1 drivers
v0x55a0fb22f780_0 .net "s1", 0 0, L_0x55a0fb235be0;  1 drivers
v0x55a0fb22f840_0 .net "sel", 1 0, L_0x55a0fb235dc0;  1 drivers
E_0x55a0fb22ecf0 .event edge, v0x55a0fb22f840_0;
L_0x55a0fb235dc0 .concat8 [ 1 1 0 0], L_0x55a0fb235ee0, L_0x55a0fb235d20;
S_0x55a0fb22fbe0 .scope module, "not7" "fpga_not" 3 9, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb230e80_0 .net "A1", 0 0, L_0x55a0fb235b10;  1 drivers
v0x55a0fb230f40_0 .net "out", 0 0, v0x55a0fb230a40_0;  alias, 1 drivers
S_0x55a0fb22fe00 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb22fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb2355c0 .functor OR 1, L_0x55a0fb235b10, L_0x55a0fb235b10, C4<0>, C4<0>;
L_0x7f996b586498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b5864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb2356c0 .functor AND 1, L_0x7f996b586498, L_0x7f996b5864e0, C4<1>, C4<1>;
L_0x55a0fb235790 .functor BUFZ 1, L_0x55a0fb2356c0, C4<0>, C4<0>, C4<0>;
L_0x55a0fb235900 .functor BUFZ 1, L_0x55a0fb2355c0, C4<0>, C4<0>, C4<0>;
v0x55a0fb2301b0_0 .net "A0", 0 0, L_0x7f996b586498;  1 drivers
v0x55a0fb230290_0 .net "A1", 0 0, L_0x55a0fb235b10;  alias, 1 drivers
v0x55a0fb230350_0 .net "B0", 0 0, L_0x7f996b5864e0;  1 drivers
v0x55a0fb2303f0_0 .net "B1", 0 0, L_0x55a0fb235b10;  alias, 1 drivers
v0x55a0fb2304c0_0 .net *"_ivl_12", 0 0, L_0x55a0fb235900;  1 drivers
v0x55a0fb2305d0_0 .net *"_ivl_7", 0 0, L_0x55a0fb235790;  1 drivers
L_0x7f996b586378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb2306b0_0 .net "d0", 0 0, L_0x7f996b586378;  1 drivers
L_0x7f996b5863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb230770_0 .net "d1", 0 0, L_0x7f996b5863c0;  1 drivers
L_0x7f996b586408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb230830_0 .net "d2", 0 0, L_0x7f996b586408;  1 drivers
L_0x7f996b586450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb230980_0 .net "d3", 0 0, L_0x7f996b586450;  1 drivers
v0x55a0fb230a40_0 .var "out", 0 0;
v0x55a0fb230b00_0 .net "s0", 0 0, L_0x55a0fb2356c0;  1 drivers
v0x55a0fb230bc0_0 .net "s1", 0 0, L_0x55a0fb2355c0;  1 drivers
v0x55a0fb230c80_0 .net "sel", 1 0, L_0x55a0fb235830;  1 drivers
E_0x55a0fb230130 .event edge, v0x55a0fb230c80_0;
L_0x55a0fb235830 .concat8 [ 1 1 0 0], L_0x55a0fb235900, L_0x55a0fb235790;
S_0x55a0fb231020 .scope module, "not8" "fpga_not" 3 8, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb2322c0_0 .net "A1", 0 0, L_0x55a0fb235490;  1 drivers
v0x55a0fb232380_0 .net "out", 0 0, v0x55a0fb231e80_0;  alias, 1 drivers
S_0x55a0fb231240 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb231020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb234ee0 .functor OR 1, L_0x55a0fb235490, L_0x55a0fb235490, C4<0>, C4<0>;
L_0x7f996b5862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb234fe0 .functor AND 1, L_0x7f996b5862e8, L_0x7f996b586330, C4<1>, C4<1>;
L_0x55a0fb235080 .functor BUFZ 1, L_0x55a0fb234fe0, C4<0>, C4<0>, C4<0>;
L_0x55a0fb235240 .functor BUFZ 1, L_0x55a0fb234ee0, C4<0>, C4<0>, C4<0>;
v0x55a0fb2315f0_0 .net "A0", 0 0, L_0x7f996b5862e8;  1 drivers
v0x55a0fb2316d0_0 .net "A1", 0 0, L_0x55a0fb235490;  alias, 1 drivers
v0x55a0fb231790_0 .net "B0", 0 0, L_0x7f996b586330;  1 drivers
v0x55a0fb231830_0 .net "B1", 0 0, L_0x55a0fb235490;  alias, 1 drivers
v0x55a0fb231900_0 .net *"_ivl_12", 0 0, L_0x55a0fb235240;  1 drivers
v0x55a0fb231a10_0 .net *"_ivl_7", 0 0, L_0x55a0fb235080;  1 drivers
L_0x7f996b5861c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb231af0_0 .net "d0", 0 0, L_0x7f996b5861c8;  1 drivers
L_0x7f996b586210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb231bb0_0 .net "d1", 0 0, L_0x7f996b586210;  1 drivers
L_0x7f996b586258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb231c70_0 .net "d2", 0 0, L_0x7f996b586258;  1 drivers
L_0x7f996b5862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb231dc0_0 .net "d3", 0 0, L_0x7f996b5862a0;  1 drivers
v0x55a0fb231e80_0 .var "out", 0 0;
v0x55a0fb231f40_0 .net "s0", 0 0, L_0x55a0fb234fe0;  1 drivers
v0x55a0fb232000_0 .net "s1", 0 0, L_0x55a0fb234ee0;  1 drivers
v0x55a0fb2320c0_0 .net "sel", 1 0, L_0x55a0fb235120;  1 drivers
E_0x55a0fb231570 .event edge, v0x55a0fb2320c0_0;
L_0x55a0fb235120 .concat8 [ 1 1 0 0], L_0x55a0fb235240, L_0x55a0fb235080;
S_0x55a0fb232460 .scope module, "not9" "fpga_not" 3 7, 4 3 0, S_0x55a0fb211620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /OUTPUT 1 "out";
v0x55a0fb233740_0 .net "A1", 0 0, L_0x55a0fb234e40;  1 drivers
v0x55a0fb233800_0 .net "out", 0 0, v0x55a0fb233300_0;  alias, 1 drivers
S_0x55a0fb232710 .scope module, "c2_instance" "c2" 4 5, 5 1 0, S_0x55a0fb232460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "A0";
    .port_info 5 /INPUT 1 "A1";
    .port_info 6 /INPUT 1 "B0";
    .port_info 7 /INPUT 1 "B1";
    .port_info 8 /OUTPUT 1 "out";
L_0x55a0fb211940 .functor OR 1, L_0x55a0fb234e40, L_0x55a0fb234e40, C4<0>, C4<0>;
L_0x7f996b586138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f996b586180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a0fb234a20 .functor AND 1, L_0x7f996b586138, L_0x7f996b586180, C4<1>, C4<1>;
L_0x55a0fb234ab0 .functor BUFZ 1, L_0x55a0fb234a20, C4<0>, C4<0>, C4<0>;
L_0x55a0fb234c10 .functor BUFZ 1, L_0x55a0fb211940, C4<0>, C4<0>, C4<0>;
v0x55a0fb232a70_0 .net "A0", 0 0, L_0x7f996b586138;  1 drivers
v0x55a0fb232b50_0 .net "A1", 0 0, L_0x55a0fb234e40;  alias, 1 drivers
v0x55a0fb232c10_0 .net "B0", 0 0, L_0x7f996b586180;  1 drivers
v0x55a0fb232cb0_0 .net "B1", 0 0, L_0x55a0fb234e40;  alias, 1 drivers
v0x55a0fb232d80_0 .net *"_ivl_12", 0 0, L_0x55a0fb234c10;  1 drivers
v0x55a0fb232e90_0 .net *"_ivl_7", 0 0, L_0x55a0fb234ab0;  1 drivers
L_0x7f996b586018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb232f70_0 .net "d0", 0 0, L_0x7f996b586018;  1 drivers
L_0x7f996b586060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb233030_0 .net "d1", 0 0, L_0x7f996b586060;  1 drivers
L_0x7f996b5860a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a0fb2330f0_0 .net "d2", 0 0, L_0x7f996b5860a8;  1 drivers
L_0x7f996b5860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0fb233240_0 .net "d3", 0 0, L_0x7f996b5860f0;  1 drivers
v0x55a0fb233300_0 .var "out", 0 0;
v0x55a0fb2333c0_0 .net "s0", 0 0, L_0x55a0fb234a20;  1 drivers
v0x55a0fb233480_0 .net "s1", 0 0, L_0x55a0fb211940;  1 drivers
v0x55a0fb233540_0 .net "sel", 1 0, L_0x55a0fb234b20;  1 drivers
E_0x55a0fb2329f0 .event edge, v0x55a0fb233540_0;
L_0x55a0fb234b20 .concat8 [ 1 1 0 0], L_0x55a0fb234c10, L_0x55a0fb234ab0;
    .scope S_0x55a0fb232710;
T_0 ;
    %wait E_0x55a0fb2329f0;
    %load/vec4 v0x55a0fb233540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x55a0fb232f70_0;
    %assign/vec4 v0x55a0fb233300_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x55a0fb233030_0;
    %assign/vec4 v0x55a0fb233300_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x55a0fb2330f0_0;
    %assign/vec4 v0x55a0fb233300_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x55a0fb233240_0;
    %assign/vec4 v0x55a0fb233300_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a0fb231240;
T_1 ;
    %wait E_0x55a0fb231570;
    %load/vec4 v0x55a0fb2320c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55a0fb231af0_0;
    %assign/vec4 v0x55a0fb231e80_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55a0fb231bb0_0;
    %assign/vec4 v0x55a0fb231e80_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55a0fb231c70_0;
    %assign/vec4 v0x55a0fb231e80_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55a0fb231dc0_0;
    %assign/vec4 v0x55a0fb231e80_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a0fb22fe00;
T_2 ;
    %wait E_0x55a0fb230130;
    %load/vec4 v0x55a0fb230c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55a0fb2306b0_0;
    %assign/vec4 v0x55a0fb230a40_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55a0fb230770_0;
    %assign/vec4 v0x55a0fb230a40_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55a0fb230830_0;
    %assign/vec4 v0x55a0fb230a40_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55a0fb230980_0;
    %assign/vec4 v0x55a0fb230a40_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a0fb22e9c0;
T_3 ;
    %wait E_0x55a0fb22ecf0;
    %load/vec4 v0x55a0fb22f840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55a0fb22f270_0;
    %assign/vec4 v0x55a0fb22f600_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55a0fb22f330_0;
    %assign/vec4 v0x55a0fb22f600_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55a0fb22f3f0_0;
    %assign/vec4 v0x55a0fb22f600_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55a0fb22f540_0;
    %assign/vec4 v0x55a0fb22f600_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a0fb22d5b0;
T_4 ;
    %wait E_0x55a0fb22d8e0;
    %load/vec4 v0x55a0fb22e400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55a0fb22de30_0;
    %assign/vec4 v0x55a0fb22e1c0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55a0fb22def0_0;
    %assign/vec4 v0x55a0fb22e1c0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55a0fb22dfb0_0;
    %assign/vec4 v0x55a0fb22e1c0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55a0fb22e100_0;
    %assign/vec4 v0x55a0fb22e1c0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a0fb22c120;
T_5 ;
    %wait E_0x55a0fb22c450;
    %load/vec4 v0x55a0fb22cfa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55a0fb22c9d0_0;
    %assign/vec4 v0x55a0fb22cd60_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55a0fb22ca90_0;
    %assign/vec4 v0x55a0fb22cd60_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55a0fb22cb50_0;
    %assign/vec4 v0x55a0fb22cd60_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55a0fb22cca0_0;
    %assign/vec4 v0x55a0fb22cd60_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a0fb22ad30;
T_6 ;
    %wait E_0x55a0fb22b040;
    %load/vec4 v0x55a0fb22bb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x55a0fb22b590_0;
    %assign/vec4 v0x55a0fb22b920_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x55a0fb22b650_0;
    %assign/vec4 v0x55a0fb22b920_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x55a0fb22b710_0;
    %assign/vec4 v0x55a0fb22b920_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x55a0fb22b860_0;
    %assign/vec4 v0x55a0fb22b920_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a0fb229a30;
T_7 ;
    %wait E_0x55a0fb212870;
    %load/vec4 v0x55a0fb22a7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55a0fb22a270_0;
    %assign/vec4 v0x55a0fb22a570_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x55a0fb22a330_0;
    %assign/vec4 v0x55a0fb22a570_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55a0fb22a3f0_0;
    %assign/vec4 v0x55a0fb22a570_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x55a0fb22a4b0_0;
    %assign/vec4 v0x55a0fb22a570_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a0fb1f59b0;
T_8 ;
    %wait E_0x55a0fb1e7d10;
    %load/vec4 v0x55a0fb229460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55a0fb228f20_0;
    %assign/vec4 v0x55a0fb229220_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55a0fb228fe0_0;
    %assign/vec4 v0x55a0fb229220_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55a0fb2290a0_0;
    %assign/vec4 v0x55a0fb229220_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55a0fb229160_0;
    %assign/vec4 v0x55a0fb229220_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a0fb1f3060;
T_9 ;
    %vpi_call 2 10 "$dumpfile", "twos.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a0fb1f3060 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 569, 0, 10;
    %store/vec4 v0x55a0fb234740_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 568, 0, 10;
    %store/vec4 v0x55a0fb234740_0, 0, 10;
    %delay 20, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "twos_tb.v";
    "./twos.v";
    "./not.v";
    "./c2.v";
