cpu-bind=MASK - fpga-0008, task  0  0 [9397]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0008
fpga-0009
fpga-0010
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
	>>>> The module 'intel/19.0.4' is deprecated and will be removed from the system
	>>>> on Dec 2021. Try ml spider intel to find newer releases
srun: using explicit links
cpu-bind=MASK - fpga-0008, task  0  0 [9639]: mask 0xfffff set
cpu-bind=MASK - fpga-0014, task 12  0 [9486]: mask 0xfffff set
cpu-bind=MASK - fpga-0009, task  2  0 [9504]: mask 0xfffff set
cpu-bind=MASK - fpga-0010, task  4  0 [9504]: mask 0xfffff set
cpu-bind=MASK - fpga-0013, task 10  0 [9482]: mask 0xfffff set
cpu-bind=MASK - fpga-0011, task  6  0 [9421]: mask 0xfffff set
cpu-bind=MASK - fpga-0015, task 14  0 [9515]: mask 0xfffff set
cpu-bind=MASK - fpga-0012, task  8  0 [9523]: mask 0xfffff set
cpu-bind=MASK - fpga-0008, task  1  1 [9640]: mask 0xfffff set
cpu-bind=MASK - fpga-0014, task 13  1 [9487]: mask 0xfffff set
cpu-bind=MASK - fpga-0009, task  3  1 [9505]: mask 0xfffff set
cpu-bind=MASK - fpga-0010, task  5  1 [9505]: mask 0xfffff set
cpu-bind=MASK - fpga-0013, task 11  1 [9483]: mask 0xfffff set
cpu-bind=MASK - fpga-0011, task  7  1 [9422]: mask 0xfffff set
cpu-bind=MASK - fpga-0015, task 15  1 [9516]: mask 0xfffff set
cpu-bind=MASK - fpga-0012, task  9  1 [9524]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0008
fpga-0008
fpga-0009
fpga-0009
fpga-0010
fpga-0010
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK0=fpga-0008:acl0:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK1=fpga-0008:acl0:ch2-fpga-0008:acl0:ch3
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK2=fpga-0008:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK3=fpga-0008:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK4=fpga-0009:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK5=fpga-0009:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK6=fpga-0009:acl1:ch0-fpga-0014:acl0:ch1
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK7=fpga-0009:acl1:ch2-fpga-0014:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
Topology configuration request accepted after 0.203938007355s
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
Topology configuration request accepted after 0.203938007355s
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK8=fpga-0010:acl0:ch0-fpga-0008:acl1:ch1
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK9=fpga-0010:acl0:ch2-fpga-0008:acl1:ch3
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK10=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK11=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK12=fpga-0011:acl0:ch0-fpga-0012:acl1:ch1
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK13=fpga-0011:acl0:ch2-fpga-0012:acl1:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK14=fpga-0011:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK15=fpga-0011:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK16=fpga-0012:acl0:ch0-fpga-0009:acl0:ch1
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK17=fpga-0012:acl0:ch2-fpga-0009:acl0:ch3
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK18=fpga-0012:acl1:ch0-fpga-0011:acl0:ch1
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK19=fpga-0012:acl1:ch2-fpga-0011:acl0:ch3
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK20=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
Topology configuration request accepted after 0.203938007355s
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
Topology configuration request accepted after 0.203938007355s
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
Topology configuration request accepted after 0.203938007355s
Topology configuration request accepted after 0.203938007355s
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
Topology configuration request accepted after 0.203938007355s
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
Topology configuration request accepted after 0.203938007355s
Topology configuration request accepted after 0.203938007355s
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK21=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK22=fpga-0013:acl1:ch0-fpga-0015:acl0:ch1
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK23=fpga-0013:acl1:ch2-fpga-0015:acl0:ch3
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK24=fpga-0014:acl0:ch0-fpga-0009:acl1:ch1
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK25=fpga-0014:acl0:ch2-fpga-0009:acl1:ch3
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK26=fpga-0014:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK27=fpga-0014:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK28=fpga-0015:acl0:ch0-fpga-0013:acl1:ch1
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK29=fpga-0015:acl0:ch2-fpga-0013:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
FPGALINK30=fpga-0015:acl1:ch0-fpga-0015:acl1:ch1
Topology configuration request accepted after 0.203938007355s
FPGALINK31=fpga-0015:acl1:ch2-fpga-0015:acl1:ch3
Topology configuration request accepted after 0.203938007355s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.5
MPI Version:  3.1
Config. Time: Thu Oct 07 17:03:08 UTC 2021
Git Commit:   48e0386

Summary:
Block Size                    512
Communication Type            IEC
Data Handler                  PQ
Dist. Buffers                 No
Kernel File                   ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
Kernel Replications           4
MPI Ranks                     16
Matrix Size                   524288
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 3.94938e+01 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 4.72807e+01 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Maximum error: 7.62939e-06 < 1.19209e-05
Mach. Epsilon: 1.19209e-07
Validation Time: 6.45663e+01 s
       total [s]     transfer [s]  calc [s]      calc FLOPS    Mem [B/s]     PCIe [B/s]
avg:   4.72489e+00   4.49071e+00   2.34175e-01   7.33632e+10   8.80359e+11   4.59077e+10
best:  4.71200e+00   4.47787e+00   2.34128e-01   7.33781e+10   8.80537e+11   4.60394e+10
Validation: SUCCESS!
