This project's core objective is the meticulous design of a 32-bit single-cycle RISC-V processor, followed by rigorous verification. As a validation benchmark, the processor will calculate the sum of the first 10 natural numbers, showcasing its computational capabilities.\
\
Block Diagram:\
![image](https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V/assets/142301603/af0f7c62-9703-4fd6-9fd7-16c102ace333)\
\
The simulation is carried out in Xilinx Vivado. Results are as follows:\
\
![result_pic_1](https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V/assets/142301603/b5eb1418-8db5-45b5-8719-1b7bb8f9e25e)\
![result_pic_2](https://github.com/Mrunalini-iitbbs/32-BIT-RISC-V/assets/142301603/7e454597-a032-47b7-9163-42c5b46d76d4)
