Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jasper\Desktop\VHDL\quartusLiteFiles\Projecten\KBSESA2V6\digital_cam_impl1\nios_system.qsys --block-symbol-file --output-directory=C:\Users\jasper\Desktop\VHDL\quartusLiteFiles\Projecten\KBSESA2V6\digital_cam_impl1\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading digital_cam_impl1/nios_system.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 16.1]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 16.1]
Progress: Parameterizing module Flash
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 16.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding USB [altera_up_avalon_usb 16.1]
Progress: Parameterizing module USB
Progress: Adding cam_in_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_0
Progress: Adding cam_in_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_1
Progress: Adding cam_in_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_2
Progress: Adding cam_in_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_3
Progress: Adding cam_in_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_4
Progress: Adding cam_in_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_5
Progress: Adding cam_in_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_6
Progress: Adding cam_in_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_7
Progress: Adding cam_in_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_8
Progress: Adding cam_in_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: nios_system.cam_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jasper\Desktop\VHDL\quartusLiteFiles\Projecten\KBSESA2V6\digital_cam_impl1\nios_system.qsys --synthesis=VHDL --output-directory=C:\Users\jasper\Desktop\VHDL\quartusLiteFiles\Projecten\KBSESA2V6\digital_cam_impl1\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading digital_cam_impl1/nios_system.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 16.1]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 16.1]
Progress: Parameterizing module Flash
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Red_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding Serial_Port [altera_up_avalon_rs232 16.1]
Progress: Parameterizing module Serial_Port
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding USB [altera_up_avalon_usb 16.1]
Progress: Parameterizing module USB
Progress: Adding cam_in_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_0
Progress: Adding cam_in_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_1
Progress: Adding cam_in_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_2
Progress: Adding cam_in_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_3
Progress: Adding cam_in_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_4
Progress: Adding cam_in_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_5
Progress: Adding cam_in_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_6
Progress: Adding cam_in_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_7
Progress: Adding cam_in_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_8
Progress: Adding cam_in_9 [altera_avalon_pio 16.1]
Progress: Parameterizing module cam_in_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: nios_system.cam_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cam_in_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Flash: "nios_system" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash"
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/bin/perl.exe -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/europa -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/perl_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0062_JTAG_UART_gen/ --quartus_dir=C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus --verilog --config=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0062_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Nios2: "nios_system" instantiated altera_nios2_gen2 "Nios2"
Info: Nios2_2nd_Core: "nios_system" instantiated altera_nios2_gen2 "Nios2_2nd_Core"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/bin/perl.exe -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/europa -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/perl_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0063_SDRAM_gen/ --quartus_dir=C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus --verilog --config=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0063_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: System_PLL: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: cam_in_0: Starting RTL generation for module 'nios_system_cam_in_0'
Info: cam_in_0:   Generation command is [exec C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/bin/perl.exe -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/perl/lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/europa -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/perl_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_cam_in_0 --dir=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0065_cam_in_0_gen/ --quartus_dir=C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus --verilog --config=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0065_cam_in_0_gen//nios_system_cam_in_0_component_configuration.pl  --do_build_sim=0  ]
Info: cam_in_0: Done RTL generation for module 'nios_system_cam_in_0'
Info: cam_in_0: "nios_system" instantiated altera_avalon_pio "cam_in_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu:   Generation command is [exec C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64//eperlcmd.exe -I C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64//perl/lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/europa -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/perl_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Nios2_cpu --dir=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0068_cpu_gen/ --quartus_bindir=C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/ --verilog --config=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0068_cpu_gen//nios_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.23 15:06:27 (*) Starting Nios II generation
Info: cpu: # 2019.05.23 15:06:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.23 15:06:29 (*)   Couldn't query license setup in Quartus directory C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/
Info: cpu: # 2019.05.23 15:06:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.23 15:06:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.23 15:06:29 (*)   Plaintext license not found.
Info: cpu: # 2019.05.23 15:06:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.05.23 15:06:30 (*)   Couldn't query license setup in Quartus directory C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/
Info: cpu: # 2019.05.23 15:06:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.23 15:06:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.23 15:06:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.05.23 15:06:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.23 15:06:30 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.23 15:06:30 (*)     Testbench
Info: cpu: # 2019.05.23 15:06:30 (*)     Instruction decoding
Info: cpu: # 2019.05.23 15:06:30 (*)       Instruction fields
Info: cpu: # 2019.05.23 15:06:30 (*)       Instruction decodes
Info: cpu: # 2019.05.23 15:06:31 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.05.23 15:06:31 (*)       Instruction controls
Info: cpu: # 2019.05.23 15:06:31 (*)     Pipeline frontend
Info: cpu: # 2019.05.23 15:06:31 (*)     Pipeline backend
Info: cpu: # 2019.05.23 15:06:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.23 15:06:38 (*)   Creating encrypted RTL
Info: cpu: # 2019.05.23 15:06:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'nios_system_Nios2_2nd_Core_cpu'
Info: cpu:   Generation command is [exec C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64//eperlcmd.exe -I C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64//perl/lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/europa -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin/perl_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/sopc_builder/bin -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Nios2_2nd_Core_cpu --dir=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0069_cpu_gen/ --quartus_bindir=C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/ --verilog --config=C:/Users/jasper/AppData/Local/Temp/alt8039_2584055027960904285.dir/0069_cpu_gen//nios_system_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.23 15:06:40 (*) Starting Nios II generation
Info: cpu: # 2019.05.23 15:06:40 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.23 15:06:42 (*)   Couldn't query license setup in Quartus directory C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/
Info: cpu: # 2019.05.23 15:06:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.23 15:06:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.23 15:06:42 (*)   Plaintext license not found.
Info: cpu: # 2019.05.23 15:06:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.05.23 15:06:43 (*)   Couldn't query license setup in Quartus directory C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/quartus/bin64/
Info: cpu: # 2019.05.23 15:06:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.23 15:06:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.23 15:06:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.05.23 15:06:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.23 15:06:43 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.23 15:06:43 (*)     Testbench
Info: cpu: # 2019.05.23 15:06:43 (*)     Instruction decoding
Info: cpu: # 2019.05.23 15:06:43 (*)       Instruction fields
Info: cpu: # 2019.05.23 15:06:43 (*)       Instruction decodes
Info: cpu: # 2019.05.23 15:06:44 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.05.23 15:06:44 (*)       Instruction controls
Info: cpu: # 2019.05.23 15:06:44 (*)     Pipeline frontend
Info: cpu: # 2019.05.23 15:06:45 (*)     Pipeline backend
Info: cpu: # 2019.05.23 15:06:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.23 15:06:52 (*)   Creating encrypted RTL
Info: cpu: # 2019.05.23 15:06:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_Nios2_2nd_Core_cpu'
Info: cpu: "Nios2_2nd_Core" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_020: "mm_interconnect_0" instantiated altera_merlin_router "router_020"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: Nios2_2nd_Core_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Nios2_2nd_Core_instruction_master_limiter"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SRAM_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 49 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
