Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/pkg_global.vhd" into library work
Parsing package <pkg_global>.
Parsing package body <pkg_global>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/pkg_component.vhd" into library work
Parsing package <pkg_component>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" into library work
Parsing entity <FPAdder_8_23_uid2_RightShifter>.
Parsing architecture <arch> of entity <fpadder_8_23_uid2_rightshifter>.
Parsing entity <IntAdder_27_f400_uid7>.
Parsing architecture <arch> of entity <intadder_27_f400_uid7>.
Parsing entity <LZCShifter_28_to_28_counting_32_uid14>.
Parsing architecture <arch> of entity <lzcshifter_28_to_28_counting_32_uid14>.
Parsing entity <IntAdder_34_f400_uid17>.
Parsing architecture <arch> of entity <intadder_34_f400_uid17>.
Parsing entity <float_adder>.
Parsing architecture <arch> of entity <float_adder>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <SIM> of entity <fifo>.
Parsing entity <valid_buffer>.
Parsing architecture <SIM> of entity <valid_buffer>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_stall.vhd" into library work
Parsing entity <data_stall>.
Parsing architecture <sim> of entity <data_stall>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_extend.vhd" into library work
Parsing entity <data_extend>.
Parsing architecture <SIM> of entity <data_extend>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_downsize.vhd" into library work
Parsing entity <data_downsize>.
Parsing architecture <SIM> of entity <data_downsize>.
Parsing VHDL file "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <SIM> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <SIM>) from library <work>.

Elaborating entity <data_stall> (architecture <sim>) from library <work>.

Elaborating entity <data_extend> (architecture <SIM>) from library <work>.

Elaborating entity <fifo> (architecture <SIM>) from library <work>.

Elaborating entity <valid_buffer> (architecture <SIM>) from library <work>.

Elaborating entity <float_adder> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 428: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <FPAdder_8_23_uid2_RightShifter> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_27_f400_uid7> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 101: Assignment to sum_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 102: Assignment to c_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 106: Assignment to c_l1_idx1 ignored, since the identifier is never used

Elaborating entity <LZCShifter_28_to_28_counting_32_uid14> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_34_f400_uid17> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 240: Assignment to sum_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 241: Assignment to c_l0_idx1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd" Line 245: Assignment to c_l1_idx1 ignored, since the identifier is never used

Elaborating entity <data_downsize> (architecture <SIM>) from library <work>.
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_downsize.vhd" Line 95: Assignment to s_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_downsize.vhd" Line 97: Assignment to exp_zero ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/top_level.vhd".
    Summary:
	no macro.
Unit <top_level> synthesized.

Synthesizing Unit <data_stall>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_stall.vhd".
    Found 3-bit register for signal <stall_data>.
    Found 32-bit register for signal <d_temp1>.
    Found 32-bit register for signal <d_temp2>.
    Found 32-bit register for signal <data_out1>.
    Found 32-bit register for signal <data_out2>.
    Found 32-bit register for signal <data_out3>.
    Found 32-bit register for signal <data_out4>.
    Found finite state machine <FSM_0> for signal <stall_data>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_stall> synthesized.

Synthesizing Unit <data_extend>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_extend.vhd".
    Found 2-bit register for signal <ext_data>.
    Found 32-bit register for signal <data_in>.
    Found 34-bit register for signal <temp_data>.
    Found 34-bit register for signal <temp_d1>.
    Found finite state machine <FSM_1> for signal <ext_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_extend> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/fifo.vhd".
WARNING:Xst:647 - Input <aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo> synthesized.

Synthesizing Unit <valid_buffer>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/fifo.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <valid_buffer> synthesized.

Synthesizing Unit <float_adder>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd".
    Found 34-bit register for signal <newX_d2>.
    Found 23-bit register for signal <newX_d3<22:0>>.
    Found 23-bit register for signal <newY_d1<22:0>>.
    Found 8-bit register for signal <expX_d1>.
    Found 8-bit register for signal <expX_d2>.
    Found 8-bit register for signal <expX_d3>.
    Found 8-bit register for signal <expX_d4>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 1-bit register for signal <EffSub_d6>.
    Found 1-bit register for signal <EffSub_d7>.
    Found 1-bit register for signal <EffSub_d8>.
    Found 1-bit register for signal <EffSub_d9>.
    Found 1-bit register for signal <EffSub_d10>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 2-bit register for signal <excRt_d5>.
    Found 2-bit register for signal <excRt_d6>.
    Found 2-bit register for signal <excRt_d7>.
    Found 2-bit register for signal <excRt_d8>.
    Found 2-bit register for signal <excRt_d9>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 1-bit register for signal <signR_d5>.
    Found 1-bit register for signal <signR_d6>.
    Found 1-bit register for signal <signR_d7>.
    Found 1-bit register for signal <signR_d8>.
    Found 1-bit register for signal <signR_d9>.
    Found 9-bit register for signal <expDiff_d1>.
    Found 50-bit register for signal <shiftedFracY_d1>.
    Found 1-bit register for signal <sticky_d1>.
    Found 10-bit register for signal <extendedExpInc_d1>.
    Found 10-bit register for signal <extendedExpInc_d2>.
    Found 10-bit register for signal <extendedExpInc_d3>.
    Found 10-bit register for signal <extendedExpInc_d4>.
    Found 10-bit register for signal <extendedExpInc_d5>.
    Found 5-bit register for signal <nZerosNew_d1>.
    Found 24-bit register for signal <shiftedFrac_d1<26:3>>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 1-bit register for signal <stk_d1>.
    Found 1-bit register for signal <rnd_d1>.
    Found 1-bit register for signal <grd_d1>.
    Found 1-bit register for signal <lsb_d1>.
    Found 34-bit register for signal <newX_d1>.
    Found 10-bit adder for signal <extendedExpInc> created at line 467.
    Found 9-bit subtractor for signal <eXmeY> created at line 305.
    Found 9-bit subtractor for signal <eYmeX> created at line 306.
    Found 10-bit subtractor for signal <updatedExp> created at line 336.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 33-bit comparator lessequal for signal <n0057> created at line 418
    Found 9-bit comparator greater for signal <shiftedOut_INV_25_o> created at line 440
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 336 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <float_adder> synthesized.

Synthesizing Unit <FPAdder_8_23_uid2_RightShifter>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <ps_d1>.
    Found 24-bit register for signal <level0_d1>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <FPAdder_8_23_uid2_RightShifter> synthesized.

Synthesizing Unit <IntAdder_27_f400_uid7>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sum_l0_idx0_d1>.
    Found 1-bit register for signal <c_l0_idx0_d1>.
    Found 12-bit register for signal <s_sum_l0_idx1_d1>.
    Found 17-bit adder for signal <n0033> created at line 97.
    Found 17-bit adder for signal <s_sum_l0_idx0> created at line 97.
    Found 12-bit adder for signal <s_sum_l0_idx1> created at line 98.
    Found 12-bit adder for signal <s_sum_l1_idx1> created at line 104.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <IntAdder_27_f400_uid7> synthesized.

Synthesizing Unit <LZCShifter_28_to_28_counting_32_uid14>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count4_d1>.
    Found 1-bit register for signal <count4_d2>.
    Found 1-bit register for signal <count4_d3>.
    Found 1-bit register for signal <count4_d4>.
    Found 1-bit register for signal <count3_d1>.
    Found 1-bit register for signal <count3_d2>.
    Found 1-bit register for signal <count3_d3>.
    Found 28-bit register for signal <level3_d1>.
    Found 1-bit register for signal <count2_d1>.
    Found 1-bit register for signal <count2_d2>.
    Found 28-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count1_d1>.
    Found 28-bit register for signal <level1_d1>.
    Found 28-bit register for signal <level5_d1>.
    Summary:
	inferred 122 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <LZCShifter_28_to_28_counting_32_uid14> synthesized.

Synthesizing Unit <IntAdder_34_f400_uid17>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/float_adder.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 21-bit register for signal <sum_l0_idx0_d1>.
    Found 1-bit register for signal <c_l0_idx0_d1>.
    Found 14-bit register for signal <s_sum_l0_idx1_d1>.
    Found 14-bit adder for signal <s_sum_l1_idx1> created at line 243.
    Found 22-bit adder for signal <s_sum_l0_idx0> created at line 217.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <IntAdder_34_f400_uid17> synthesized.

Synthesizing Unit <data_downsize>.
    Related source file is "/net/user/r1/unix/okhaliq/Desktop/mail send/32-bit versions/add/version_3/src/version3_add32_syn/data_downsize.vhd".
    Found 2-bit register for signal <down_data>.
    Found 34-bit register for signal <data_in>.
    Found 32-bit register for signal <temp_data>.
    Found 32-bit register for signal <temp_d1>.
    Found finite state machine <FSM_2> for signal <down_data>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | aclk (rising_edge)                             |
    | Reset              | aresetn (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_downsize> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 64x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 12-bit adder                                          : 2
 14-bit adder                                          : 1
 17-bit adder                                          : 2
 22-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 99
 1-bit register                                        : 46
 10-bit register                                       : 5
 12-bit register                                       : 1
 14-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 10
 22-bit register                                       : 1
 23-bit register                                       : 2
 24-bit register                                       : 2
 28-bit register                                       : 4
 32-bit register                                       : 10
 34-bit register                                       : 7
 5-bit register                                        : 2
 50-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 2
 33-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 5
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 5
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 34-bit 2-to-1 multiplexer                             : 2
 39-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 55-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 1
 27-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <expX_d1_0> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_23> 
INFO:Xst:2261 - The FF/Latch <expX_d1_1> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_24> 
INFO:Xst:2261 - The FF/Latch <expX_d1_2> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_25> 
INFO:Xst:2261 - The FF/Latch <expX_d1_7> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_30> 
INFO:Xst:2261 - The FF/Latch <expX_d1_3> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_26> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <i_add_32> is equivalent to the following 2 FFs/Latches, which will be removed : <sXsYExnXY_d1_5> <newX_d1_31> 
INFO:Xst:2261 - The FF/Latch <expX_d1_4> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_27> 
INFO:Xst:2261 - The FF/Latch <sXsYExnXY_d1_2> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_32> 
INFO:Xst:2261 - The FF/Latch <expX_d1_5> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_28> 
INFO:Xst:2261 - The FF/Latch <sXsYExnXY_d1_3> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_33> 
INFO:Xst:2261 - The FF/Latch <expX_d1_6> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <newX_d1_29> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_3> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <grd_d1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_4> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <lsb_d1> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <i_add_32> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
WARNING:Xst:1710 - FF/Latch <s_sum_l0_idx1_d1_13> (without init value) has a constant value of 0 in block <roundingAdder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c_l0_idx0_d1_0> of sequential type is unconnected in block <roundingAdder>.
WARNING:Xst:2677 - Node <newX_d2_23> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_24> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_25> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_26> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_27> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_28> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_29> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_30> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_31> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_32> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2677 - Node <newX_d2_33> of sequential type is unconnected in block <i_add_32>.
WARNING:Xst:2404 -  FFs/Latches <s_sum_l0_idx1_d1<13:13>> (without init value) have a constant value of 0 in block <IntAdder_34_f400_uid17>.

Synthesizing (advanced) Unit <float_adder>.
INFO:Xst:3231 - The small RAM <Mram_excRt2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(RoundedExpFrac<33:32>,excRt_d9)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
Unit <float_adder> synthesized (advanced).
WARNING:Xst:2677 - Node <newX_d1_23> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_24> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_25> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_26> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_27> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_28> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_29> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_30> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_31> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_32> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d1_33> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_23> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_24> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_25> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_26> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_27> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_28> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_29> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_30> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_31> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_32> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <newX_d2_33> of sequential type is unconnected in block <float_adder>.
WARNING:Xst:2677 - Node <s_sum_l0_idx1_d1_11> of sequential type is unconnected in block <IntAdder_27_f400_uid7>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 64x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 17-bit adder carry in                                 : 1
 22-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 1028
 Flip-Flops                                            : 1028
# Comparators                                          : 2
 33-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 119
 1-bit 2-to-1 multiplexer                              : 93
 2-bit 2-to-1 multiplexer                              : 5
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 4
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 2
 39-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 55-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 1
 27-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_3> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <grd_d1> 
INFO:Xst:2261 - The FF/Latch <shiftedFrac_d1_4> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <lsb_d1> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <float_adder> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_datastall/FSM_0> on signal <stall_data[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 pro_a  | 001
 pro_b  | 010
 both   | 011
 noforw | 100
 forw   | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_extend_1/FSM_1> on signal <ext_data[1:2]> with user encoding.
Optimizing FSM <i_extend_2/FSM_1> on signal <ext_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 extn   | 01
 noforw | 10
 forw   | 11
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_downsize/FSM_2> on signal <down_data[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 down   | 01
 noforw | 10
 forw   | 11
--------------------
WARNING:Xst:1710 - FF/Latch <extendedExpInc_d1_9> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d2_9> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d3_9> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d4_9> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extendedExpInc_d5_9> (without init value) has a constant value of 0 in block <float_adder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <IntAdder_27_f400_uid7> ...

Optimizing unit <IntAdder_34_f400_uid17> ...

Optimizing unit <data_stall> ...

Optimizing unit <data_extend> ...

Optimizing unit <fifo> ...

Optimizing unit <float_adder> ...

Optimizing unit <FPAdder_8_23_uid2_RightShifter> ...

Optimizing unit <LZCShifter_28_to_28_counting_32_uid14> ...

Optimizing unit <data_downsize> ...
WARNING:Xst:2677 - Node <i_add_32/roundingAdder/c_l0_idx0_d1_0> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 1.

Final Macro Processing ...

Processing Unit <top_level> :
	Found 9-bit shift register for signal <i_fifo/G1[10].buffer_right.i_buffer/output>.
	Found 8-bit shift register for signal <i_add_32/excRt_d9_1>.
	Found 8-bit shift register for signal <i_add_32/excRt_d9_0>.
	Found 7-bit shift register for signal <i_add_32/EffSub_d10>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_8>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_7>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_6>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_5>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_4>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_3>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_2>.
	Found 4-bit shift register for signal <i_add_32/extendedExpInc_d5_1>.
	Found 5-bit shift register for signal <i_add_32/extendedExpInc_d5_0>.
	Found 4-bit shift register for signal <i_add_32/nZerosNew_d1_4>.
	Found 4-bit shift register for signal <i_add_32/nZerosNew_d1_3>.
	Found 2-bit shift register for signal <i_add_32/nZerosNew_d1_2>.
	Found 8-bit shift register for signal <i_add_32/signR_d9>.
	Found 2-bit shift register for signal <i_add_32/EffSub_d3>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_7>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_6>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_5>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_4>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_3>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_2>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_1>.
	Found 3-bit shift register for signal <i_add_32/expX_d4_0>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_22>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_21>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_20>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_19>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_18>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_17>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_16>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_15>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_14>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_13>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_12>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_11>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_10>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_9>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_8>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_7>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_6>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_5>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_4>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_3>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_2>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_1>.
	Found 2-bit shift register for signal <i_add_32/newX_d3_0>.
	Found 2-bit shift register for signal <i_add_32/LZC_component/level5_d1_1>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 865
 Flip-Flops                                            : 865
# Shift Registers                                      : 50
 2-bit shift register                                  : 26
 3-bit shift register                                  : 8
 4-bit shift register                                  : 10
 5-bit shift register                                  : 1
 7-bit shift register                                  : 1
 8-bit shift register                                  : 3
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 846
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 41
#      LUT2                        : 36
#      LUT3                        : 277
#      LUT4                        : 113
#      LUT5                        : 59
#      LUT6                        : 117
#      MUXCY                       : 103
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 915
#      FD                          : 366
#      FDC                         : 9
#      FDE                         : 540
# Shift Registers                  : 50
#      SRLC16E                     : 50
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 68
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             915  out of  301440     0%  
 Number of Slice LUTs:                  700  out of  150720     0%  
    Number used as Logic:               650  out of  150720     0%  
    Number used as Memory:               50  out of  58400     0%  
       Number used as SRL:               50

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1056
   Number with an unused Flip Flop:     141  out of   1056    13%  
   Number with an unused LUT:           356  out of   1056    33%  
   Number of fully used LUT-FF pairs:   559  out of   1056    52%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    600    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aclk                               | BUFGP                  | 965   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.555ns (Maximum Frequency: 281.281MHz)
   Minimum input arrival time before clock: 1.756ns
   Maximum output required time after clock: 1.593ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.555ns (frequency: 281.281MHz)
  Total number of paths / destination ports: 20394 / 1391
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 28)
  Source:            i_extend_2/temp_d1_0 (FF)
  Destination:       i_add_32/expDiff_d1_8 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: i_extend_2/temp_d1_0 to i_add_32/expDiff_d1_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.375   0.658  i_extend_2/temp_d1_0 (i_extend_2/temp_d1_0)
     LUT4:I0->O            1   0.068   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_lut<0> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<0> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<1> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<2> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<3> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<4> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<5> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<6> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<7> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<8> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<9> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<10> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<11> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<12> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<13> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<14> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<15> (i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<15>)
     MUXCY:CI->O          60   0.220   0.576  i_add_32/Mcompar_excExpFracY[32]_excExpFracX[32]_LessThan_33_o_cy<16> (i_add_32/excExpFracY[32]_excExpFracX[32]_LessThan_33_o)
     LUT3:I2->O            1   0.068   0.399  i_add_32/newX<23>1 (i_add_32/newX<23>)
     MUXCY:DI->O           1   0.223   0.000  i_add_32/Mmux_expDiff_rs_cy<0> (i_add_32/Mmux_expDiff_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<1> (i_add_32/Mmux_expDiff_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<2> (i_add_32/Mmux_expDiff_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<3> (i_add_32/Mmux_expDiff_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<4> (i_add_32/Mmux_expDiff_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<5> (i_add_32/Mmux_expDiff_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<6> (i_add_32/Mmux_expDiff_rs_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  i_add_32/Mmux_expDiff_rs_cy<7> (i_add_32/Mmux_expDiff_rs_cy<7>)
     XORCY:CI->O           1   0.239   0.000  i_add_32/Mmux_expDiff_rs_xor<8> (i_add_32/expDiff<8>)
     FD:D                      0.011          i_add_32/expDiff_d1_8
    ----------------------------------------
    Total                      3.555ns (1.923ns logic, 1.633ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 858 / 631
-------------------------------------------------------------------------
Offset:              1.756ns (Levels of Logic = 2)
  Source:            aresetn (PAD)
  Destination:       i_datastall/data_out1_31 (FF)
  Destination Clock: aclk rising

  Data Path: aresetn to i_datastall/data_out1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.003   0.863  aresetn_IBUF (aresetn_IBUF)
     LUT6:I0->O           64   0.068   0.559  i_datastall/_n0146_inv1 (i_datastall/_n0146_inv)
     FDE:CE                    0.263          i_datastall/data_out1_0
    ----------------------------------------
    Total                      1.756ns (0.334ns logic, 1.422ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 40 / 35
-------------------------------------------------------------------------
Offset:              1.593ns (Levels of Logic = 2)
  Source:            i_datastall/stall_data_FSM_FFd2 (FF)
  Destination:       s_axis_input_tready1 (PAD)
  Source Clock:      aclk rising

  Data Path: i_datastall/stall_data_FSM_FFd2 to s_axis_input_tready1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.375   0.742  i_datastall/stall_data_FSM_FFd2 (i_datastall/stall_data_FSM_FFd2)
     LUT3:I0->O            2   0.068   0.405  i_datastall/stall_data_FSM_FFd3-In11 (s_axis_input_tready1_OBUF)
     OBUF:I->O                 0.003          s_axis_input_tready1_OBUF (s_axis_input_tready1)
    ----------------------------------------
    Total                      1.593ns (0.446ns logic, 1.147ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    3.555|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.04 secs
 
--> 


Total memory usage is 424628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   23 (   0 filtered)

