// Seed: 3531577261
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri0  id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    output wor id_10,
    inout uwire id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14,
    output tri1 id_15
);
  tri0 id_17 = id_0;
  module_0(
      id_6, id_11, id_2, id_5
  );
  assign id_14 = id_12;
  id_18(
      .id_0(),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_11),
      .id_8(id_8),
      .id_9(id_11),
      .id_10(1)
  );
endmodule
