
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003266                       # Number of seconds simulated
sim_ticks                                  3266263839                       # Number of ticks simulated
final_tick                               574769186958                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62096                       # Simulator instruction rate (inst/s)
host_op_rate                                    81572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  96402                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903296                       # Number of bytes of host memory used
host_seconds                                 33881.82                       # Real time elapsed on the host
sim_insts                                  2103929896                       # Number of instructions simulated
sim_ops                                    2763800293                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       114432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        32128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               150272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        93696                       # Number of bytes written to this memory
system.physmem.bytes_written::total             93696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          894                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          251                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1174                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             732                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  732                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       587828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35034524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       548639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9836315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46007306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       587828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       548639                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1136467                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28685986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28685986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28685986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       587828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35034524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       548639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9836315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74693292                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7832768                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871562                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508438                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185107                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1412330                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372237                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207358                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3379317                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15969419                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871562                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579595                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3287416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907393                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        357013                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1665995                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7745011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.375812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4457595     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163621      2.11%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298020      3.85%     63.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          279914      3.61%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456571      5.90%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475110      6.13%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113997      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85991      1.11%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414192     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7745011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366609                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.038796                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3487037                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       345344                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3179108                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12975                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720537                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313539                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17870909                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720537                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635905                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         105671                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41262                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041407                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200220                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17387604                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69275                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        78942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23101196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79156696                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79156696                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8188146                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2049                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           543673                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9684                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195081                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16441809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13836214                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18410                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5018160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13760982                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7745011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2689276     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1441729     18.61%     53.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1253184     16.18%     69.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774805     10.00%     79.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806459     10.41%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473343      6.11%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211034      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56501      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38680      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7745011                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54526     66.09%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17896     21.69%     87.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10077     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10857618     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109678      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372913     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495005      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13836214                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766453                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82499                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005963                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35518347                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21462017                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13374605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13918713                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34345                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142953                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720537                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          52299                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16443813                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665632                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581894                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207735                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13571536                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278528                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264677                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761268                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048233                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482740                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.732662                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13390170                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13374605                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219064                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20099823                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707520                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408912                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5072104                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185398                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7024474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.313386                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3229120     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493981     21.27%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833389     11.86%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283736      4.04%     83.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272070      3.87%     87.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113427      1.61%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298478      4.25%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88656      1.26%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411617      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7024474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411617                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23056739                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33608960                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  87757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.783277                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.783277                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.276688                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.276688                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62751183                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17541919                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18393525                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7832768                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2909534                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2372879                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196088                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1217570                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1130823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          312037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8697                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2908027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15982581                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2909534                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1442860                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3544001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1038758                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        473187                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1434586                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7765567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4221566     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234660      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          433612      5.58%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435721      5.61%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          270036      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217201      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134682      1.73%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          126965      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1691124     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7765567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371457                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040477                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3033468                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       467823                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3403009                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21235                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840031                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       491364                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19159860                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840031                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3254751                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          92108                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        74370                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3198828                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       305475                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18468403                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127561                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25954994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86136694                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86136694                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15965287                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9989677                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3244                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1572                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           854643                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1706682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       868278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11192                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       316739                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17396142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13832206                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27382                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5925278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18109105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7765567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2656388     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1683705     21.68%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1126373     14.50%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       730076      9.40%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       770377      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       369633      4.76%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       294814      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66638      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67563      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7765567                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86285     72.78%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16191     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16083     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11572711     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       185583      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1338413      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733928      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13832206                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765941                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118559                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008571                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35575920                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23324596                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13511169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13950765                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43404                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666089                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209110                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840031                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47016                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8416                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17399293                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        34970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1706682                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       868278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1572                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230962                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13645379                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1275751                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       186827                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1992671                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1934493                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            716920                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742089                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13515580                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13511169                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8606058                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24697763                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724955                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348455                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9297857                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11448036                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5951306                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198186                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6925536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653018                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2626805     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1940988     28.03%     65.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       806235     11.64%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       401885      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401309      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162793      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       163682      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87082      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       334757      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6925536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9297857                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11448036                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1699761                       # Number of memory references committed
system.switch_cpus1.commit.loads              1040593                       # Number of loads committed
system.switch_cpus1.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1652281                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10313825                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236068                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       334757                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23990121                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35639301                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  67201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9297857                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11448036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9297857                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842427                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842427                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187046                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187046                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61289442                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18779559                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17605373                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3144                       # number of misc regfile writes
system.l2.replacements                           1174                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           619896                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66710                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.292400                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         17573.792284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.908880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    468.274164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    125.843168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             33.790828                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29388.088451                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17917.344209                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.268155                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.007145                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001920                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.448427                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.273397                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4138                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3429                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7567                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2565                       # number of Writeback hits
system.l2.Writeback_hits::total                  2565                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3429                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7567                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4138                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3429                       # number of overall hits
system.l2.overall_hits::total                    7567                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          251                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1174                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          251                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1174                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          894                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          251                       # number of overall misses
system.l2.overall_misses::total                  1174                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       850851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     55234171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       682494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     16199335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72966851                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       850851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     55234171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       682494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     16199335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72966851                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       850851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     55234171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       682494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     16199335                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72966851                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8741                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2565                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2565                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8741                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8741                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.177663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.068207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134310                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.177663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.068207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134310                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.177663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.068207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134310                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61783.189038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64539.183267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62152.343271                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61783.189038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64539.183267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62152.343271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56723.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61783.189038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48749.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64539.183267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62152.343271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  732                       # number of writebacks
system.l2.writebacks::total                       732                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          251                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1174                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1174                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1174                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       761888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     50045961                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       599950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14755099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     66162898                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       761888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     50045961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       599950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14755099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     66162898                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       761888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     50045961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       599950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14755099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     66162898                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.068207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134310                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.177663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.068207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134310                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.177663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.068207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134310                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55979.822148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58785.254980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56356.812606                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55979.822148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58785.254980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56356.812606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50792.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55979.822148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42853.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58785.254980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56356.812606                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.908852                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698091                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848151.459410                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.908852                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023892                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868444                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1665977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1665977                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1665977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1665977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1665977                       # number of overall hits
system.cpu0.icache.overall_hits::total        1665977                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       989167                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       989167                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       989167                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       989167                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       989167                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       989167                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1665995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1665995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1665995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1665995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1665995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1665995                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54953.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54953.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54953.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54953.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       866798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       866798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       866798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       866798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       866798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       866798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57786.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57786.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5032                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936851                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5288                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42348.118570                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.854119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.145881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776774                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223226                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068494                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068494                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505434                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505434                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        13882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13882                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13882                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13882                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13882                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13882                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    508948478                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    508948478                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    508948478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    508948478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    508948478                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    508948478                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519316                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519316                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006666                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005510                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005510                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005510                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005510                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36662.475004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36662.475004                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36662.475004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36662.475004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36662.475004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36662.475004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1675                       # number of writebacks
system.cpu0.dcache.writebacks::total             1675                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8850                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8850                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5032                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5032                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5032                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5032                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     85072413                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     85072413                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     85072413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     85072413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     85072413                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     85072413                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16906.282393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16906.282393                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16906.282393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16906.282393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16906.282393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16906.282393                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.957991                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086074254                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345732.730022                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.957991                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1434570                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1434570                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1434570                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1434570                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1434570                       # number of overall hits
system.cpu1.icache.overall_hits::total        1434570                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       884063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       884063                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       884063                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       884063                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       884063                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       884063                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1434586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1434586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1434586                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1434586                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1434586                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1434586                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55253.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55253.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55253.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55253.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       696494                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       696494                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       696494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       696494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       696494                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       696494                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49749.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49749.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166188933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42222.798018                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.933555                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.066445                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855209                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144791                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       973273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         973273                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656074                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1572                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1629347                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1629347                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1629347                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1629347                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9602                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9602                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9602                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    269248473                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    269248473                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    269248473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    269248473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    269248473                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    269248473                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       982875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       982875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656074                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656074                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1638949                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1638949                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1638949                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1638949                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009769                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005859                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005859                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005859                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005859                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28040.874089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28040.874089                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28040.874089                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28040.874089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28040.874089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28040.874089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu1.dcache.writebacks::total              890                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5922                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5922                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5922                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5922                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3680                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40142542                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40142542                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40142542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40142542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40142542                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40142542                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10908.299457                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10908.299457                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10908.299457                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10908.299457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10908.299457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10908.299457                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
