$date
	Sat Oct 22 22:10:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#731879
b110 !
1"
#731882
b110 &
b110 %
1$
#731883
0"
#731886
b11 &
b11 %
#731890
b1010 &
b1010 %
#731894
b101 &
b101 %
#731898
b10000 &
b10000 %
#731902
b1000 &
b1000 %
#731906
b100 &
b100 %
#731910
b10 &
b10 %
#731914
b1 &
b1 %
1#
#731918
b0 &
0#
b0 %
0$
#1747065
b10111 !
1"
#1747066
b10111 &
b10111 %
1$
#1747067
0"
#1747070
b1000110 &
b1000110 %
#1747074
b100011 &
b100011 %
#1747078
b1101010 &
b1101010 %
#1747082
b110101 &
b110101 %
#1747086
b10100000 &
b10100000 %
#1747090
b1010000 &
b1010000 %
#1747094
b101000 &
b101000 %
#1747098
b10100 &
b10100 %
#1747102
b1010 &
b1010 %
#1747106
b101 &
b101 %
#1747110
b10000 &
b10000 %
#1747114
b1000 &
b1000 %
#1747118
b100 &
b100 %
#1747122
b10 &
b10 %
#1747126
b1 &
1#
b1 %
#1747130
b0 &
b0 %
0#
0$
#2795336
b1 !
1"
#2795338
b1 &
b1 %
1$
#2795339
0"
#2795342
1#
#2795346
b0 &
b0 %
0#
0$
#4500012
