#![allow(dead_code)]
pub const FLASH_BASE: usize = 0x08000000usize;
pub const FLASH_BANK1_END: usize = 0x08007FFFusize;
pub const SRAM_BASE: usize = 0x20000000usize;
pub const PERIPH_BASE: usize = 0x40000000usize;
pub const APBPERIPH_BASE: usize = PERIPH_BASE;
pub const AHBPERIPH_BASE: usize = PERIPH_BASE + 0x00020000usize;
pub const AHB2PERIPH_BASE: usize = PERIPH_BASE + 0x08000000usize;
pub const TIM3_BASE: usize = APBPERIPH_BASE + 0x00000400usize;
pub const TIM14_BASE: usize = APBPERIPH_BASE + 0x00002000usize;
pub const RTC_BASE: usize = APBPERIPH_BASE + 0x00002800usize;
pub const WWDG_BASE: usize = APBPERIPH_BASE + 0x00002C00usize;
pub const IWDG_BASE: usize = APBPERIPH_BASE + 0x00003000usize;
pub const I2C1_BASE: usize = APBPERIPH_BASE + 0x00005400usize;
pub const PWR_BASE: usize = APBPERIPH_BASE + 0x00007000usize;
pub const SYSCFG_BASE: usize = APBPERIPH_BASE + 0x00010000usize;
pub const EXTI_BASE: usize = APBPERIPH_BASE + 0x00010400usize;
pub const ADC1_BASE: usize = APBPERIPH_BASE + 0x00012400usize;
pub const ADC_BASE: usize = APBPERIPH_BASE + 0x00012708usize;
pub const TIM1_BASE: usize = APBPERIPH_BASE + 0x00012C00usize;
pub const SPI1_BASE: usize = APBPERIPH_BASE + 0x00013000usize;
pub const USART1_BASE: usize = APBPERIPH_BASE + 0x00013800usize;
pub const TIM16_BASE: usize = APBPERIPH_BASE + 0x00014400usize;
pub const TIM17_BASE: usize = APBPERIPH_BASE + 0x00014800usize;
pub const DBGMCU_BASE: usize = APBPERIPH_BASE + 0x00015800usize;
pub const DMA1_BASE: usize = AHBPERIPH_BASE + 0x00000000usize;
pub const DMA1_CHANNEL1_BASE: usize = DMA1_BASE + 0x00000008usize;
pub const DMA1_CHANNEL2_BASE: usize = DMA1_BASE + 0x0000001Cusize;
pub const DMA1_CHANNEL3_BASE: usize = DMA1_BASE + 0x00000030usize;
pub const DMA1_CHANNEL4_BASE: usize = DMA1_BASE + 0x00000044usize;
pub const DMA1_CHANNEL5_BASE: usize = DMA1_BASE + 0x00000058usize;
pub const RCC_BASE: usize = AHBPERIPH_BASE + 0x00001000usize;
pub const FLASH_R_BASE: usize = AHBPERIPH_BASE + 0x00002000usize;
pub const OB_BASE: usize = 0x1FFFF800usize;
pub const FLASHSIZE_BASE: usize = 0x1FFFF7CCusize;
pub const UID_BASE: usize = 0x1FFFF7ACusize;
pub const CRC_BASE: usize = AHBPERIPH_BASE + 0x00003000usize;
pub const GPIOA_BASE: usize = AHB2PERIPH_BASE + 0x00000000usize;
pub const GPIOB_BASE: usize = AHB2PERIPH_BASE + 0x00000400usize;
pub const GPIOC_BASE: usize = AHB2PERIPH_BASE + 0x00000800usize;
pub const GPIOD_BASE: usize = AHB2PERIPH_BASE + 0x00000C00usize;
pub const GPIOF_BASE: usize = AHB2PERIPH_BASE + 0x00001400usize;
pub const LSI_STARTUP_TIME: usize = 85usize;
pub const ADC_ISR_ADRDY_POS: usize = 0usize;
pub const ADC_ISR_ADRDY_MSK: usize = 0x1usize << ADC_ISR_ADRDY_POS;
pub const ADC_ISR_ADRDY: usize = ADC_ISR_ADRDY_MSK;
pub const ADC_ISR_EOSMP_POS: usize = 1usize;
pub const ADC_ISR_EOSMP_MSK: usize = 0x1usize << ADC_ISR_EOSMP_POS;
pub const ADC_ISR_EOSMP: usize = ADC_ISR_EOSMP_MSK;
pub const ADC_ISR_EOC_POS: usize = 2usize;
pub const ADC_ISR_EOC_MSK: usize = 0x1usize << ADC_ISR_EOC_POS;
pub const ADC_ISR_EOC: usize = ADC_ISR_EOC_MSK;
pub const ADC_ISR_EOS_POS: usize = 3usize;
pub const ADC_ISR_EOS_MSK: usize = 0x1usize << ADC_ISR_EOS_POS;
pub const ADC_ISR_EOS: usize = ADC_ISR_EOS_MSK;
pub const ADC_ISR_OVR_POS: usize = 4usize;
pub const ADC_ISR_OVR_MSK: usize = 0x1usize << ADC_ISR_OVR_POS;
pub const ADC_ISR_OVR: usize = ADC_ISR_OVR_MSK;
pub const ADC_ISR_AWD1_POS: usize = 7usize;
pub const ADC_ISR_AWD1_MSK: usize = 0x1usize << ADC_ISR_AWD1_POS;
pub const ADC_ISR_AWD1: usize = ADC_ISR_AWD1_MSK;
pub const ADC_ISR_AWD: usize = ADC_ISR_AWD1;
pub const ADC_ISR_EOSEQ: usize = ADC_ISR_EOS;
pub const ADC_IER_ADRDYIE_POS: usize = 0usize;
pub const ADC_IER_ADRDYIE_MSK: usize = 0x1usize << ADC_IER_ADRDYIE_POS;
pub const ADC_IER_ADRDYIE: usize = ADC_IER_ADRDYIE_MSK;
pub const ADC_IER_EOSMPIE_POS: usize = 1usize;
pub const ADC_IER_EOSMPIE_MSK: usize = 0x1usize << ADC_IER_EOSMPIE_POS;
pub const ADC_IER_EOSMPIE: usize = ADC_IER_EOSMPIE_MSK;
pub const ADC_IER_EOCIE_POS: usize = 2usize;
pub const ADC_IER_EOCIE_MSK: usize = 0x1usize << ADC_IER_EOCIE_POS;
pub const ADC_IER_EOCIE: usize = ADC_IER_EOCIE_MSK;
pub const ADC_IER_EOSIE_POS: usize = 3usize;
pub const ADC_IER_EOSIE_MSK: usize = 0x1usize << ADC_IER_EOSIE_POS;
pub const ADC_IER_EOSIE: usize = ADC_IER_EOSIE_MSK;
pub const ADC_IER_OVRIE_POS: usize = 4usize;
pub const ADC_IER_OVRIE_MSK: usize = 0x1usize << ADC_IER_OVRIE_POS;
pub const ADC_IER_OVRIE: usize = ADC_IER_OVRIE_MSK;
pub const ADC_IER_AWD1IE_POS: usize = 7usize;
pub const ADC_IER_AWD1IE_MSK: usize = 0x1usize << ADC_IER_AWD1IE_POS;
pub const ADC_IER_AWD1IE: usize = ADC_IER_AWD1IE_MSK;
pub const ADC_IER_AWDIE: usize = ADC_IER_AWD1IE;
pub const ADC_IER_EOSEQIE: usize = ADC_IER_EOSIE;
pub const ADC_CR_ADEN_POS: usize = 0usize;
pub const ADC_CR_ADEN_MSK: usize = 0x1usize << ADC_CR_ADEN_POS;
pub const ADC_CR_ADEN: usize = ADC_CR_ADEN_MSK;
pub const ADC_CR_ADSTART_POS: usize = 2usize;
pub const ADC_CR_ADSTART_MSK: usize = 0x1usize << ADC_CR_ADSTART_POS;
pub const ADC_CR_ADSTART: usize = ADC_CR_ADSTART_MSK;
pub const ADC_CR_ADSTP_POS: usize = 4usize;
pub const ADC_CR_ADSTP_MSK: usize = 0x1usize << ADC_CR_ADSTP_POS;
pub const ADC_CR_ADSTP: usize = ADC_CR_ADSTP_MSK;
pub const ADC_CR_ADCAL_POS: usize = 31usize;
pub const ADC_CR_ADCAL_MSK: usize = 0x1usize << ADC_CR_ADCAL_POS;
pub const ADC_CR_ADCAL: usize = ADC_CR_ADCAL_MSK;
pub const ADC_CFGR1_DMAEN_POS: usize = 0usize;
pub const ADC_CFGR1_DMAEN_MSK: usize = 0x1usize << ADC_CFGR1_DMAEN_POS;
pub const ADC_CFGR1_DMAEN: usize = ADC_CFGR1_DMAEN_MSK;
pub const ADC_CFGR1_DMACFG_POS: usize = 1usize;
pub const ADC_CFGR1_DMACFG_MSK: usize = 0x1usize << ADC_CFGR1_DMACFG_POS;
pub const ADC_CFGR1_DMACFG: usize = ADC_CFGR1_DMACFG_MSK;
pub const ADC_CFGR1_SCANDIR_POS: usize = 2usize;
pub const ADC_CFGR1_SCANDIR_MSK: usize = 0x1usize << ADC_CFGR1_SCANDIR_POS;
pub const ADC_CFGR1_SCANDIR: usize = ADC_CFGR1_SCANDIR_MSK;
pub const ADC_CFGR1_RES_POS: usize = 3usize;
pub const ADC_CFGR1_RES_MSK: usize = 0x3usize << ADC_CFGR1_RES_POS;
pub const ADC_CFGR1_RES: usize = ADC_CFGR1_RES_MSK;
pub const ADC_CFGR1_RES_0: usize = 0x1usize << ADC_CFGR1_RES_POS;
pub const ADC_CFGR1_RES_1: usize = 0x2usize << ADC_CFGR1_RES_POS;
pub const ADC_CFGR1_ALIGN_POS: usize = 5usize;
pub const ADC_CFGR1_ALIGN_MSK: usize = 0x1usize << ADC_CFGR1_ALIGN_POS;
pub const ADC_CFGR1_ALIGN: usize = ADC_CFGR1_ALIGN_MSK;
pub const ADC_CFGR1_EXTSEL_POS: usize = 6usize;
pub const ADC_CFGR1_EXTSEL_MSK: usize = 0x7usize << ADC_CFGR1_EXTSEL_POS;
pub const ADC_CFGR1_EXTSEL: usize = ADC_CFGR1_EXTSEL_MSK;
pub const ADC_CFGR1_EXTSEL_0: usize = 0x1usize << ADC_CFGR1_EXTSEL_POS;
pub const ADC_CFGR1_EXTSEL_1: usize = 0x2usize << ADC_CFGR1_EXTSEL_POS;
pub const ADC_CFGR1_EXTSEL_2: usize = 0x4usize << ADC_CFGR1_EXTSEL_POS;
pub const ADC_CFGR1_EXTEN_POS: usize = 10usize;
pub const ADC_CFGR1_EXTEN_MSK: usize = 0x3usize << ADC_CFGR1_EXTEN_POS;
pub const ADC_CFGR1_EXTEN: usize = ADC_CFGR1_EXTEN_MSK;
pub const ADC_CFGR1_EXTEN_0: usize = 0x1usize << ADC_CFGR1_EXTEN_POS;
pub const ADC_CFGR1_EXTEN_1: usize = 0x2usize << ADC_CFGR1_EXTEN_POS;
pub const ADC_CFGR1_OVRMOD_POS: usize = 12usize;
pub const ADC_CFGR1_OVRMOD_MSK: usize = 0x1usize << ADC_CFGR1_OVRMOD_POS;
pub const ADC_CFGR1_OVRMOD: usize = ADC_CFGR1_OVRMOD_MSK;
pub const ADC_CFGR1_CONT_POS: usize = 13usize;
pub const ADC_CFGR1_CONT_MSK: usize = 0x1usize << ADC_CFGR1_CONT_POS;
pub const ADC_CFGR1_CONT: usize = ADC_CFGR1_CONT_MSK;
pub const ADC_CFGR1_WAIT_POS: usize = 14usize;
pub const ADC_CFGR1_WAIT_MSK: usize = 0x1usize << ADC_CFGR1_WAIT_POS;
pub const ADC_CFGR1_WAIT: usize = ADC_CFGR1_WAIT_MSK;
pub const ADC_CFGR1_AUTOFF_POS: usize = 15usize;
pub const ADC_CFGR1_AUTOFF_MSK: usize = 0x1usize << ADC_CFGR1_AUTOFF_POS;
pub const ADC_CFGR1_AUTOFF: usize = ADC_CFGR1_AUTOFF_MSK;
pub const ADC_CFGR1_DISCEN_POS: usize = 16usize;
pub const ADC_CFGR1_DISCEN_MSK: usize = 0x1usize << ADC_CFGR1_DISCEN_POS;
pub const ADC_CFGR1_DISCEN: usize = ADC_CFGR1_DISCEN_MSK;
pub const ADC_CFGR1_AWD1SGL_POS: usize = 22usize;
pub const ADC_CFGR1_AWD1SGL_MSK: usize = 0x1usize << ADC_CFGR1_AWD1SGL_POS;
pub const ADC_CFGR1_AWD1SGL: usize = ADC_CFGR1_AWD1SGL_MSK;
pub const ADC_CFGR1_AWD1EN_POS: usize = 23usize;
pub const ADC_CFGR1_AWD1EN_MSK: usize = 0x1usize << ADC_CFGR1_AWD1EN_POS;
pub const ADC_CFGR1_AWD1EN: usize = ADC_CFGR1_AWD1EN_MSK;
pub const ADC_CFGR1_AWD1CH_POS: usize = 26usize;
pub const ADC_CFGR1_AWD1CH_MSK: usize = 0x1Fusize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AWD1CH: usize = ADC_CFGR1_AWD1CH_MSK;
pub const ADC_CFGR1_AWD1CH_0: usize = 0x01usize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AWD1CH_1: usize = 0x02usize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AWD1CH_2: usize = 0x04usize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AWD1CH_3: usize = 0x08usize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AWD1CH_4: usize = 0x10usize << ADC_CFGR1_AWD1CH_POS;
pub const ADC_CFGR1_AUTDLY: usize = ADC_CFGR1_WAIT;
pub const ADC_CFGR1_AWDSGL: usize = ADC_CFGR1_AWD1SGL;
pub const ADC_CFGR1_AWDEN: usize = ADC_CFGR1_AWD1EN;
pub const ADC_CFGR1_AWDCH: usize = ADC_CFGR1_AWD1CH;
pub const ADC_CFGR1_AWDCH_0: usize = ADC_CFGR1_AWD1CH_0;
pub const ADC_CFGR1_AWDCH_1: usize = ADC_CFGR1_AWD1CH_1;
pub const ADC_CFGR1_AWDCH_2: usize = ADC_CFGR1_AWD1CH_2;
pub const ADC_CFGR1_AWDCH_3: usize = ADC_CFGR1_AWD1CH_3;
pub const ADC_CFGR1_AWDCH_4: usize = ADC_CFGR1_AWD1CH_4;
pub const ADC_CFGR2_CKMODE_POS: usize = 30usize;
pub const ADC_CFGR2_CKMODE_MSK: usize = 0x3usize << ADC_CFGR2_CKMODE_POS;
pub const ADC_CFGR2_CKMODE: usize = ADC_CFGR2_CKMODE_MSK;
pub const ADC_CFGR2_CKMODE_1: usize = 0x2usize << ADC_CFGR2_CKMODE_POS;
pub const ADC_CFGR2_CKMODE_0: usize = 0x1usize << ADC_CFGR2_CKMODE_POS;
pub const ADC_CFGR2_JITOFFDIV4: usize = ADC_CFGR2_CKMODE_1;
pub const ADC_CFGR2_JITOFFDIV2: usize = ADC_CFGR2_CKMODE_0;
pub const ADC_SMPR_SMP_POS: usize = 0usize;
pub const ADC_SMPR_SMP_MSK: usize = 0x7usize << ADC_SMPR_SMP_POS;
pub const ADC_SMPR_SMP: usize = ADC_SMPR_SMP_MSK;
pub const ADC_SMPR_SMP_0: usize = 0x1usize << ADC_SMPR_SMP_POS;
pub const ADC_SMPR_SMP_1: usize = 0x2usize << ADC_SMPR_SMP_POS;
pub const ADC_SMPR_SMP_2: usize = 0x4usize << ADC_SMPR_SMP_POS;
pub const ADC_SMPR1_SMPR: usize = ADC_SMPR_SMP;
pub const ADC_SMPR1_SMPR_0: usize = ADC_SMPR_SMP_0;
pub const ADC_SMPR1_SMPR_1: usize = ADC_SMPR_SMP_1;
pub const ADC_SMPR1_SMPR_2: usize = ADC_SMPR_SMP_2;
pub const ADC_TR1_LT1_POS: usize = 0usize;
pub const ADC_TR1_LT1_MSK: usize = 0xFFFusize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1: usize = ADC_TR1_LT1_MSK;
pub const ADC_TR1_LT1_0: usize = 0x001usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_1: usize = 0x002usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_2: usize = 0x004usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_3: usize = 0x008usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_4: usize = 0x010usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_5: usize = 0x020usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_6: usize = 0x040usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_7: usize = 0x080usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_8: usize = 0x100usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_9: usize = 0x200usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_10: usize = 0x400usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_LT1_11: usize = 0x800usize << ADC_TR1_LT1_POS;
pub const ADC_TR1_HT1_POS: usize = 16usize;
pub const ADC_TR1_HT1_MSK: usize = 0xFFFusize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1: usize = ADC_TR1_HT1_MSK;
pub const ADC_TR1_HT1_0: usize = 0x001usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_1: usize = 0x002usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_2: usize = 0x004usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_3: usize = 0x008usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_4: usize = 0x010usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_5: usize = 0x020usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_6: usize = 0x040usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_7: usize = 0x080usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_8: usize = 0x100usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_9: usize = 0x200usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_10: usize = 0x400usize << ADC_TR1_HT1_POS;
pub const ADC_TR1_HT1_11: usize = 0x800usize << ADC_TR1_HT1_POS;
pub const ADC_TR_HT: usize = ADC_TR1_HT1;
pub const ADC_TR_LT: usize = ADC_TR1_LT1;
pub const ADC_HTR_HT: usize = ADC_TR1_HT1;
pub const ADC_LTR_LT: usize = ADC_TR1_LT1;
pub const ADC_CHSELR_CHSEL_POS: usize = 0usize;
pub const ADC_CHSELR_CHSEL_MSK: usize = 0x7FFFFusize << ADC_CHSELR_CHSEL_POS;
pub const ADC_CHSELR_CHSEL: usize = ADC_CHSELR_CHSEL_MSK;
pub const ADC_CHSELR_CHSEL18_POS: usize = 18usize;
pub const ADC_CHSELR_CHSEL18_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL18_POS;
pub const ADC_CHSELR_CHSEL18: usize = ADC_CHSELR_CHSEL18_MSK;
pub const ADC_CHSELR_CHSEL17_POS: usize = 17usize;
pub const ADC_CHSELR_CHSEL17_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL17_POS;
pub const ADC_CHSELR_CHSEL17: usize = ADC_CHSELR_CHSEL17_MSK;
pub const ADC_CHSELR_CHSEL16_POS: usize = 16usize;
pub const ADC_CHSELR_CHSEL16_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL16_POS;
pub const ADC_CHSELR_CHSEL16: usize = ADC_CHSELR_CHSEL16_MSK;
pub const ADC_CHSELR_CHSEL15_POS: usize = 15usize;
pub const ADC_CHSELR_CHSEL15_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL15_POS;
pub const ADC_CHSELR_CHSEL15: usize = ADC_CHSELR_CHSEL15_MSK;
pub const ADC_CHSELR_CHSEL14_POS: usize = 14usize;
pub const ADC_CHSELR_CHSEL14_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL14_POS;
pub const ADC_CHSELR_CHSEL14: usize = ADC_CHSELR_CHSEL14_MSK;
pub const ADC_CHSELR_CHSEL13_POS: usize = 13usize;
pub const ADC_CHSELR_CHSEL13_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL13_POS;
pub const ADC_CHSELR_CHSEL13: usize = ADC_CHSELR_CHSEL13_MSK;
pub const ADC_CHSELR_CHSEL12_POS: usize = 12usize;
pub const ADC_CHSELR_CHSEL12_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL12_POS;
pub const ADC_CHSELR_CHSEL12: usize = ADC_CHSELR_CHSEL12_MSK;
pub const ADC_CHSELR_CHSEL11_POS: usize = 11usize;
pub const ADC_CHSELR_CHSEL11_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL11_POS;
pub const ADC_CHSELR_CHSEL11: usize = ADC_CHSELR_CHSEL11_MSK;
pub const ADC_CHSELR_CHSEL10_POS: usize = 10usize;
pub const ADC_CHSELR_CHSEL10_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL10_POS;
pub const ADC_CHSELR_CHSEL10: usize = ADC_CHSELR_CHSEL10_MSK;
pub const ADC_CHSELR_CHSEL9_POS: usize = 9usize;
pub const ADC_CHSELR_CHSEL9_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL9_POS;
pub const ADC_CHSELR_CHSEL9: usize = ADC_CHSELR_CHSEL9_MSK;
pub const ADC_CHSELR_CHSEL8_POS: usize = 8usize;
pub const ADC_CHSELR_CHSEL8_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL8_POS;
pub const ADC_CHSELR_CHSEL8: usize = ADC_CHSELR_CHSEL8_MSK;
pub const ADC_CHSELR_CHSEL7_POS: usize = 7usize;
pub const ADC_CHSELR_CHSEL7_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL7_POS;
pub const ADC_CHSELR_CHSEL7: usize = ADC_CHSELR_CHSEL7_MSK;
pub const ADC_CHSELR_CHSEL6_POS: usize = 6usize;
pub const ADC_CHSELR_CHSEL6_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL6_POS;
pub const ADC_CHSELR_CHSEL6: usize = ADC_CHSELR_CHSEL6_MSK;
pub const ADC_CHSELR_CHSEL5_POS: usize = 5usize;
pub const ADC_CHSELR_CHSEL5_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL5_POS;
pub const ADC_CHSELR_CHSEL5: usize = ADC_CHSELR_CHSEL5_MSK;
pub const ADC_CHSELR_CHSEL4_POS: usize = 4usize;
pub const ADC_CHSELR_CHSEL4_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL4_POS;
pub const ADC_CHSELR_CHSEL4: usize = ADC_CHSELR_CHSEL4_MSK;
pub const ADC_CHSELR_CHSEL3_POS: usize = 3usize;
pub const ADC_CHSELR_CHSEL3_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL3_POS;
pub const ADC_CHSELR_CHSEL3: usize = ADC_CHSELR_CHSEL3_MSK;
pub const ADC_CHSELR_CHSEL2_POS: usize = 2usize;
pub const ADC_CHSELR_CHSEL2_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL2_POS;
pub const ADC_CHSELR_CHSEL2: usize = ADC_CHSELR_CHSEL2_MSK;
pub const ADC_CHSELR_CHSEL1_POS: usize = 1usize;
pub const ADC_CHSELR_CHSEL1_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL1_POS;
pub const ADC_CHSELR_CHSEL1: usize = ADC_CHSELR_CHSEL1_MSK;
pub const ADC_CHSELR_CHSEL0_POS: usize = 0usize;
pub const ADC_CHSELR_CHSEL0_MSK: usize = 0x1usize << ADC_CHSELR_CHSEL0_POS;
pub const ADC_CHSELR_CHSEL0: usize = ADC_CHSELR_CHSEL0_MSK;
pub const ADC_DR_DATA_POS: usize = 0usize;
pub const ADC_DR_DATA_MSK: usize = 0xFFFFusize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA: usize = ADC_DR_DATA_MSK;
pub const ADC_DR_DATA_0: usize = 0x0001usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_1: usize = 0x0002usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_2: usize = 0x0004usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_3: usize = 0x0008usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_4: usize = 0x0010usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_5: usize = 0x0020usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_6: usize = 0x0040usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_7: usize = 0x0080usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_8: usize = 0x0100usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_9: usize = 0x0200usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_10: usize = 0x0400usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_11: usize = 0x0800usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_12: usize = 0x1000usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_13: usize = 0x2000usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_14: usize = 0x4000usize << ADC_DR_DATA_POS;
pub const ADC_DR_DATA_15: usize = 0x8000usize << ADC_DR_DATA_POS;
pub const ADC_CCR_VREFEN_POS: usize = 22usize;
pub const ADC_CCR_VREFEN_MSK: usize = 0x1usize << ADC_CCR_VREFEN_POS;
pub const ADC_CCR_VREFEN: usize = ADC_CCR_VREFEN_MSK;
pub const ADC_CCR_TSEN_POS: usize = 23usize;
pub const ADC_CCR_TSEN_MSK: usize = 0x1usize << ADC_CCR_TSEN_POS;
pub const ADC_CCR_TSEN: usize = ADC_CCR_TSEN_MSK;
pub const CRC_DR_DR_POS: usize = 0usize;
pub const CRC_DR_DR_MSK: usize = 0xFFFFFFFFusize << CRC_DR_DR_POS;
pub const CRC_DR_DR: usize = CRC_DR_DR_MSK;
pub const CRC_CR_RESET_POS: usize = 0usize;
pub const CRC_CR_RESET_MSK: usize = 0x1usize << CRC_CR_RESET_POS;
pub const CRC_CR_RESET: usize = CRC_CR_RESET_MSK;
pub const CRC_CR_REV_IN_POS: usize = 5usize;
pub const CRC_CR_REV_IN_MSK: usize = 0x3usize << CRC_CR_REV_IN_POS;
pub const CRC_CR_REV_IN: usize = CRC_CR_REV_IN_MSK;
pub const CRC_CR_REV_IN_0: usize = 0x1usize << CRC_CR_REV_IN_POS;
pub const CRC_CR_REV_IN_1: usize = 0x2usize << CRC_CR_REV_IN_POS;
pub const CRC_CR_REV_OUT_POS: usize = 7usize;
pub const CRC_CR_REV_OUT_MSK: usize = 0x1usize << CRC_CR_REV_OUT_POS;
pub const CRC_CR_REV_OUT: usize = CRC_CR_REV_OUT_MSK;
pub const CRC_INIT_INIT_POS: usize = 0usize;
pub const CRC_INIT_INIT_MSK: usize = 0xFFFFFFFFusize << CRC_INIT_INIT_POS;
pub const CRC_INIT_INIT: usize = CRC_INIT_INIT_MSK;
pub const DBGMCU_IDCODE_DEV_ID_POS: usize = 0usize;
pub const DBGMCU_IDCODE_DEV_ID_MSK: usize = 0xFFFusize << DBGMCU_IDCODE_DEV_ID_POS;
pub const DBGMCU_IDCODE_DEV_ID: usize = DBGMCU_IDCODE_DEV_ID_MSK;
pub const DBGMCU_IDCODE_REV_ID_POS: usize = 16usize;
pub const DBGMCU_IDCODE_REV_ID_MSK: usize = 0xFFFFusize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID: usize = DBGMCU_IDCODE_REV_ID_MSK;
pub const DBGMCU_IDCODE_REV_ID_0: usize = 0x0001usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_1: usize = 0x0002usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_2: usize = 0x0004usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_3: usize = 0x0008usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_4: usize = 0x0010usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_5: usize = 0x0020usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_6: usize = 0x0040usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_7: usize = 0x0080usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_8: usize = 0x0100usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_9: usize = 0x0200usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_10: usize = 0x0400usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_11: usize = 0x0800usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_12: usize = 0x1000usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_13: usize = 0x2000usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_14: usize = 0x4000usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_IDCODE_REV_ID_15: usize = 0x8000usize << DBGMCU_IDCODE_REV_ID_POS;
pub const DBGMCU_CR_DBG_STOP_POS: usize = 1usize;
pub const DBGMCU_CR_DBG_STOP_MSK: usize = 0x1usize << DBGMCU_CR_DBG_STOP_POS;
pub const DBGMCU_CR_DBG_STOP: usize = DBGMCU_CR_DBG_STOP_MSK;
pub const DBGMCU_CR_DBG_STANDBY_POS: usize = 2usize;
pub const DBGMCU_CR_DBG_STANDBY_MSK: usize = 0x1usize << DBGMCU_CR_DBG_STANDBY_POS;
pub const DBGMCU_CR_DBG_STANDBY: usize = DBGMCU_CR_DBG_STANDBY_MSK;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_POS: usize = 1usize;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_TIM3_STOP_POS;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP: usize = DBGMCU_APB1_FZ_DBG_TIM3_STOP_MSK;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP_POS: usize = 8usize;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_TIM14_STOP_POS;
pub const DBGMCU_APB1_FZ_DBG_TIM14_STOP: usize = DBGMCU_APB1_FZ_DBG_TIM14_STOP_MSK;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_POS: usize = 10usize;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_RTC_STOP_POS;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP: usize = DBGMCU_APB1_FZ_DBG_RTC_STOP_MSK;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_POS: usize = 11usize;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_WWDG_STOP_POS;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP: usize = DBGMCU_APB1_FZ_DBG_WWDG_STOP_MSK;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_POS: usize = 12usize;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_IWDG_STOP_POS;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP: usize = DBGMCU_APB1_FZ_DBG_IWDG_STOP_MSK;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_POS: usize = 21usize;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_MSK: usize = 0x1usize << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_POS;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT: usize = DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_MSK;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_POS: usize = 11usize;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_MSK: usize = 0x1usize << DBGMCU_APB2_FZ_DBG_TIM1_STOP_POS;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP: usize = DBGMCU_APB2_FZ_DBG_TIM1_STOP_MSK;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP_POS: usize = 17usize;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP_MSK: usize = 0x1usize << DBGMCU_APB2_FZ_DBG_TIM16_STOP_POS;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP: usize = DBGMCU_APB2_FZ_DBG_TIM16_STOP_MSK;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP_POS: usize = 18usize;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP_MSK: usize = 0x1usize << DBGMCU_APB2_FZ_DBG_TIM17_STOP_POS;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP: usize = DBGMCU_APB2_FZ_DBG_TIM17_STOP_MSK;
pub const DMA_ISR_GIF1_POS: usize = 0usize;
pub const DMA_ISR_GIF1_MSK: usize = 0x1usize << DMA_ISR_GIF1_POS;
pub const DMA_ISR_GIF1: usize = DMA_ISR_GIF1_MSK;
pub const DMA_ISR_TCIF1_POS: usize = 1usize;
pub const DMA_ISR_TCIF1_MSK: usize = 0x1usize << DMA_ISR_TCIF1_POS;
pub const DMA_ISR_TCIF1: usize = DMA_ISR_TCIF1_MSK;
pub const DMA_ISR_HTIF1_POS: usize = 2usize;
pub const DMA_ISR_HTIF1_MSK: usize = 0x1usize << DMA_ISR_HTIF1_POS;
pub const DMA_ISR_HTIF1: usize = DMA_ISR_HTIF1_MSK;
pub const DMA_ISR_TEIF1_POS: usize = 3usize;
pub const DMA_ISR_TEIF1_MSK: usize = 0x1usize << DMA_ISR_TEIF1_POS;
pub const DMA_ISR_TEIF1: usize = DMA_ISR_TEIF1_MSK;
pub const DMA_ISR_GIF2_POS: usize = 4usize;
pub const DMA_ISR_GIF2_MSK: usize = 0x1usize << DMA_ISR_GIF2_POS;
pub const DMA_ISR_GIF2: usize = DMA_ISR_GIF2_MSK;
pub const DMA_ISR_TCIF2_POS: usize = 5usize;
pub const DMA_ISR_TCIF2_MSK: usize = 0x1usize << DMA_ISR_TCIF2_POS;
pub const DMA_ISR_TCIF2: usize = DMA_ISR_TCIF2_MSK;
pub const DMA_ISR_HTIF2_POS: usize = 6usize;
pub const DMA_ISR_HTIF2_MSK: usize = 0x1usize << DMA_ISR_HTIF2_POS;
pub const DMA_ISR_HTIF2: usize = DMA_ISR_HTIF2_MSK;
pub const DMA_ISR_TEIF2_POS: usize = 7usize;
pub const DMA_ISR_TEIF2_MSK: usize = 0x1usize << DMA_ISR_TEIF2_POS;
pub const DMA_ISR_TEIF2: usize = DMA_ISR_TEIF2_MSK;
pub const DMA_ISR_GIF3_POS: usize = 8usize;
pub const DMA_ISR_GIF3_MSK: usize = 0x1usize << DMA_ISR_GIF3_POS;
pub const DMA_ISR_GIF3: usize = DMA_ISR_GIF3_MSK;
pub const DMA_ISR_TCIF3_POS: usize = 9usize;
pub const DMA_ISR_TCIF3_MSK: usize = 0x1usize << DMA_ISR_TCIF3_POS;
pub const DMA_ISR_TCIF3: usize = DMA_ISR_TCIF3_MSK;
pub const DMA_ISR_HTIF3_POS: usize = 10usize;
pub const DMA_ISR_HTIF3_MSK: usize = 0x1usize << DMA_ISR_HTIF3_POS;
pub const DMA_ISR_HTIF3: usize = DMA_ISR_HTIF3_MSK;
pub const DMA_ISR_TEIF3_POS: usize = 11usize;
pub const DMA_ISR_TEIF3_MSK: usize = 0x1usize << DMA_ISR_TEIF3_POS;
pub const DMA_ISR_TEIF3: usize = DMA_ISR_TEIF3_MSK;
pub const DMA_ISR_GIF4_POS: usize = 12usize;
pub const DMA_ISR_GIF4_MSK: usize = 0x1usize << DMA_ISR_GIF4_POS;
pub const DMA_ISR_GIF4: usize = DMA_ISR_GIF4_MSK;
pub const DMA_ISR_TCIF4_POS: usize = 13usize;
pub const DMA_ISR_TCIF4_MSK: usize = 0x1usize << DMA_ISR_TCIF4_POS;
pub const DMA_ISR_TCIF4: usize = DMA_ISR_TCIF4_MSK;
pub const DMA_ISR_HTIF4_POS: usize = 14usize;
pub const DMA_ISR_HTIF4_MSK: usize = 0x1usize << DMA_ISR_HTIF4_POS;
pub const DMA_ISR_HTIF4: usize = DMA_ISR_HTIF4_MSK;
pub const DMA_ISR_TEIF4_POS: usize = 15usize;
pub const DMA_ISR_TEIF4_MSK: usize = 0x1usize << DMA_ISR_TEIF4_POS;
pub const DMA_ISR_TEIF4: usize = DMA_ISR_TEIF4_MSK;
pub const DMA_ISR_GIF5_POS: usize = 16usize;
pub const DMA_ISR_GIF5_MSK: usize = 0x1usize << DMA_ISR_GIF5_POS;
pub const DMA_ISR_GIF5: usize = DMA_ISR_GIF5_MSK;
pub const DMA_ISR_TCIF5_POS: usize = 17usize;
pub const DMA_ISR_TCIF5_MSK: usize = 0x1usize << DMA_ISR_TCIF5_POS;
pub const DMA_ISR_TCIF5: usize = DMA_ISR_TCIF5_MSK;
pub const DMA_ISR_HTIF5_POS: usize = 18usize;
pub const DMA_ISR_HTIF5_MSK: usize = 0x1usize << DMA_ISR_HTIF5_POS;
pub const DMA_ISR_HTIF5: usize = DMA_ISR_HTIF5_MSK;
pub const DMA_ISR_TEIF5_POS: usize = 19usize;
pub const DMA_ISR_TEIF5_MSK: usize = 0x1usize << DMA_ISR_TEIF5_POS;
pub const DMA_ISR_TEIF5: usize = DMA_ISR_TEIF5_MSK;
pub const DMA_IFCR_CGIF1_POS: usize = 0usize;
pub const DMA_IFCR_CGIF1_MSK: usize = 0x1usize << DMA_IFCR_CGIF1_POS;
pub const DMA_IFCR_CGIF1: usize = DMA_IFCR_CGIF1_MSK;
pub const DMA_IFCR_CTCIF1_POS: usize = 1usize;
pub const DMA_IFCR_CTCIF1_MSK: usize = 0x1usize << DMA_IFCR_CTCIF1_POS;
pub const DMA_IFCR_CTCIF1: usize = DMA_IFCR_CTCIF1_MSK;
pub const DMA_IFCR_CHTIF1_POS: usize = 2usize;
pub const DMA_IFCR_CHTIF1_MSK: usize = 0x1usize << DMA_IFCR_CHTIF1_POS;
pub const DMA_IFCR_CHTIF1: usize = DMA_IFCR_CHTIF1_MSK;
pub const DMA_IFCR_CTEIF1_POS: usize = 3usize;
pub const DMA_IFCR_CTEIF1_MSK: usize = 0x1usize << DMA_IFCR_CTEIF1_POS;
pub const DMA_IFCR_CTEIF1: usize = DMA_IFCR_CTEIF1_MSK;
pub const DMA_IFCR_CGIF2_POS: usize = 4usize;
pub const DMA_IFCR_CGIF2_MSK: usize = 0x1usize << DMA_IFCR_CGIF2_POS;
pub const DMA_IFCR_CGIF2: usize = DMA_IFCR_CGIF2_MSK;
pub const DMA_IFCR_CTCIF2_POS: usize = 5usize;
pub const DMA_IFCR_CTCIF2_MSK: usize = 0x1usize << DMA_IFCR_CTCIF2_POS;
pub const DMA_IFCR_CTCIF2: usize = DMA_IFCR_CTCIF2_MSK;
pub const DMA_IFCR_CHTIF2_POS: usize = 6usize;
pub const DMA_IFCR_CHTIF2_MSK: usize = 0x1usize << DMA_IFCR_CHTIF2_POS;
pub const DMA_IFCR_CHTIF2: usize = DMA_IFCR_CHTIF2_MSK;
pub const DMA_IFCR_CTEIF2_POS: usize = 7usize;
pub const DMA_IFCR_CTEIF2_MSK: usize = 0x1usize << DMA_IFCR_CTEIF2_POS;
pub const DMA_IFCR_CTEIF2: usize = DMA_IFCR_CTEIF2_MSK;
pub const DMA_IFCR_CGIF3_POS: usize = 8usize;
pub const DMA_IFCR_CGIF3_MSK: usize = 0x1usize << DMA_IFCR_CGIF3_POS;
pub const DMA_IFCR_CGIF3: usize = DMA_IFCR_CGIF3_MSK;
pub const DMA_IFCR_CTCIF3_POS: usize = 9usize;
pub const DMA_IFCR_CTCIF3_MSK: usize = 0x1usize << DMA_IFCR_CTCIF3_POS;
pub const DMA_IFCR_CTCIF3: usize = DMA_IFCR_CTCIF3_MSK;
pub const DMA_IFCR_CHTIF3_POS: usize = 10usize;
pub const DMA_IFCR_CHTIF3_MSK: usize = 0x1usize << DMA_IFCR_CHTIF3_POS;
pub const DMA_IFCR_CHTIF3: usize = DMA_IFCR_CHTIF3_MSK;
pub const DMA_IFCR_CTEIF3_POS: usize = 11usize;
pub const DMA_IFCR_CTEIF3_MSK: usize = 0x1usize << DMA_IFCR_CTEIF3_POS;
pub const DMA_IFCR_CTEIF3: usize = DMA_IFCR_CTEIF3_MSK;
pub const DMA_IFCR_CGIF4_POS: usize = 12usize;
pub const DMA_IFCR_CGIF4_MSK: usize = 0x1usize << DMA_IFCR_CGIF4_POS;
pub const DMA_IFCR_CGIF4: usize = DMA_IFCR_CGIF4_MSK;
pub const DMA_IFCR_CTCIF4_POS: usize = 13usize;
pub const DMA_IFCR_CTCIF4_MSK: usize = 0x1usize << DMA_IFCR_CTCIF4_POS;
pub const DMA_IFCR_CTCIF4: usize = DMA_IFCR_CTCIF4_MSK;
pub const DMA_IFCR_CHTIF4_POS: usize = 14usize;
pub const DMA_IFCR_CHTIF4_MSK: usize = 0x1usize << DMA_IFCR_CHTIF4_POS;
pub const DMA_IFCR_CHTIF4: usize = DMA_IFCR_CHTIF4_MSK;
pub const DMA_IFCR_CTEIF4_POS: usize = 15usize;
pub const DMA_IFCR_CTEIF4_MSK: usize = 0x1usize << DMA_IFCR_CTEIF4_POS;
pub const DMA_IFCR_CTEIF4: usize = DMA_IFCR_CTEIF4_MSK;
pub const DMA_IFCR_CGIF5_POS: usize = 16usize;
pub const DMA_IFCR_CGIF5_MSK: usize = 0x1usize << DMA_IFCR_CGIF5_POS;
pub const DMA_IFCR_CGIF5: usize = DMA_IFCR_CGIF5_MSK;
pub const DMA_IFCR_CTCIF5_POS: usize = 17usize;
pub const DMA_IFCR_CTCIF5_MSK: usize = 0x1usize << DMA_IFCR_CTCIF5_POS;
pub const DMA_IFCR_CTCIF5: usize = DMA_IFCR_CTCIF5_MSK;
pub const DMA_IFCR_CHTIF5_POS: usize = 18usize;
pub const DMA_IFCR_CHTIF5_MSK: usize = 0x1usize << DMA_IFCR_CHTIF5_POS;
pub const DMA_IFCR_CHTIF5: usize = DMA_IFCR_CHTIF5_MSK;
pub const DMA_IFCR_CTEIF5_POS: usize = 19usize;
pub const DMA_IFCR_CTEIF5_MSK: usize = 0x1usize << DMA_IFCR_CTEIF5_POS;
pub const DMA_IFCR_CTEIF5: usize = DMA_IFCR_CTEIF5_MSK;
pub const DMA_CCR_EN_POS: usize = 0usize;
pub const DMA_CCR_EN_MSK: usize = 0x1usize << DMA_CCR_EN_POS;
pub const DMA_CCR_EN: usize = DMA_CCR_EN_MSK;
pub const DMA_CCR_TCIE_POS: usize = 1usize;
pub const DMA_CCR_TCIE_MSK: usize = 0x1usize << DMA_CCR_TCIE_POS;
pub const DMA_CCR_TCIE: usize = DMA_CCR_TCIE_MSK;
pub const DMA_CCR_HTIE_POS: usize = 2usize;
pub const DMA_CCR_HTIE_MSK: usize = 0x1usize << DMA_CCR_HTIE_POS;
pub const DMA_CCR_HTIE: usize = DMA_CCR_HTIE_MSK;
pub const DMA_CCR_TEIE_POS: usize = 3usize;
pub const DMA_CCR_TEIE_MSK: usize = 0x1usize << DMA_CCR_TEIE_POS;
pub const DMA_CCR_TEIE: usize = DMA_CCR_TEIE_MSK;
pub const DMA_CCR_DIR_POS: usize = 4usize;
pub const DMA_CCR_DIR_MSK: usize = 0x1usize << DMA_CCR_DIR_POS;
pub const DMA_CCR_DIR: usize = DMA_CCR_DIR_MSK;
pub const DMA_CCR_CIRC_POS: usize = 5usize;
pub const DMA_CCR_CIRC_MSK: usize = 0x1usize << DMA_CCR_CIRC_POS;
pub const DMA_CCR_CIRC: usize = DMA_CCR_CIRC_MSK;
pub const DMA_CCR_PINC_POS: usize = 6usize;
pub const DMA_CCR_PINC_MSK: usize = 0x1usize << DMA_CCR_PINC_POS;
pub const DMA_CCR_PINC: usize = DMA_CCR_PINC_MSK;
pub const DMA_CCR_MINC_POS: usize = 7usize;
pub const DMA_CCR_MINC_MSK: usize = 0x1usize << DMA_CCR_MINC_POS;
pub const DMA_CCR_MINC: usize = DMA_CCR_MINC_MSK;
pub const DMA_CCR_PSIZE_POS: usize = 8usize;
pub const DMA_CCR_PSIZE_MSK: usize = 0x3usize << DMA_CCR_PSIZE_POS;
pub const DMA_CCR_PSIZE: usize = DMA_CCR_PSIZE_MSK;
pub const DMA_CCR_PSIZE_0: usize = 0x1usize << DMA_CCR_PSIZE_POS;
pub const DMA_CCR_PSIZE_1: usize = 0x2usize << DMA_CCR_PSIZE_POS;
pub const DMA_CCR_MSIZE_POS: usize = 10usize;
pub const DMA_CCR_MSIZE_MSK: usize = 0x3usize << DMA_CCR_MSIZE_POS;
pub const DMA_CCR_MSIZE: usize = DMA_CCR_MSIZE_MSK;
pub const DMA_CCR_MSIZE_0: usize = 0x1usize << DMA_CCR_MSIZE_POS;
pub const DMA_CCR_MSIZE_1: usize = 0x2usize << DMA_CCR_MSIZE_POS;
pub const DMA_CCR_PL_POS: usize = 12usize;
pub const DMA_CCR_PL_MSK: usize = 0x3usize << DMA_CCR_PL_POS;
pub const DMA_CCR_PL: usize = DMA_CCR_PL_MSK;
pub const DMA_CCR_PL_0: usize = 0x1usize << DMA_CCR_PL_POS;
pub const DMA_CCR_PL_1: usize = 0x2usize << DMA_CCR_PL_POS;
pub const DMA_CCR_MEM2MEM_POS: usize = 14usize;
pub const DMA_CCR_MEM2MEM_MSK: usize = 0x1usize << DMA_CCR_MEM2MEM_POS;
pub const DMA_CCR_MEM2MEM: usize = DMA_CCR_MEM2MEM_MSK;
pub const DMA_CNDTR_NDT_POS: usize = 0usize;
pub const DMA_CNDTR_NDT_MSK: usize = 0xFFFFusize << DMA_CNDTR_NDT_POS;
pub const DMA_CNDTR_NDT: usize = DMA_CNDTR_NDT_MSK;
pub const DMA_CPAR_PA_POS: usize = 0usize;
pub const DMA_CPAR_PA_MSK: usize = 0xFFFFFFFFusize << DMA_CPAR_PA_POS;
pub const DMA_CPAR_PA: usize = DMA_CPAR_PA_MSK;
pub const DMA_CMAR_MA_POS: usize = 0usize;
pub const DMA_CMAR_MA_MSK: usize = 0xFFFFFFFFusize << DMA_CMAR_MA_POS;
pub const DMA_CMAR_MA: usize = DMA_CMAR_MA_MSK;
pub const EXTI_IMR_MR0_POS: usize = 0usize;
pub const EXTI_IMR_MR0_MSK: usize = 0x1usize << EXTI_IMR_MR0_POS;
pub const EXTI_IMR_MR0: usize = EXTI_IMR_MR0_MSK;
pub const EXTI_IMR_MR1_POS: usize = 1usize;
pub const EXTI_IMR_MR1_MSK: usize = 0x1usize << EXTI_IMR_MR1_POS;
pub const EXTI_IMR_MR1: usize = EXTI_IMR_MR1_MSK;
pub const EXTI_IMR_MR2_POS: usize = 2usize;
pub const EXTI_IMR_MR2_MSK: usize = 0x1usize << EXTI_IMR_MR2_POS;
pub const EXTI_IMR_MR2: usize = EXTI_IMR_MR2_MSK;
pub const EXTI_IMR_MR3_POS: usize = 3usize;
pub const EXTI_IMR_MR3_MSK: usize = 0x1usize << EXTI_IMR_MR3_POS;
pub const EXTI_IMR_MR3: usize = EXTI_IMR_MR3_MSK;
pub const EXTI_IMR_MR4_POS: usize = 4usize;
pub const EXTI_IMR_MR4_MSK: usize = 0x1usize << EXTI_IMR_MR4_POS;
pub const EXTI_IMR_MR4: usize = EXTI_IMR_MR4_MSK;
pub const EXTI_IMR_MR5_POS: usize = 5usize;
pub const EXTI_IMR_MR5_MSK: usize = 0x1usize << EXTI_IMR_MR5_POS;
pub const EXTI_IMR_MR5: usize = EXTI_IMR_MR5_MSK;
pub const EXTI_IMR_MR6_POS: usize = 6usize;
pub const EXTI_IMR_MR6_MSK: usize = 0x1usize << EXTI_IMR_MR6_POS;
pub const EXTI_IMR_MR6: usize = EXTI_IMR_MR6_MSK;
pub const EXTI_IMR_MR7_POS: usize = 7usize;
pub const EXTI_IMR_MR7_MSK: usize = 0x1usize << EXTI_IMR_MR7_POS;
pub const EXTI_IMR_MR7: usize = EXTI_IMR_MR7_MSK;
pub const EXTI_IMR_MR8_POS: usize = 8usize;
pub const EXTI_IMR_MR8_MSK: usize = 0x1usize << EXTI_IMR_MR8_POS;
pub const EXTI_IMR_MR8: usize = EXTI_IMR_MR8_MSK;
pub const EXTI_IMR_MR9_POS: usize = 9usize;
pub const EXTI_IMR_MR9_MSK: usize = 0x1usize << EXTI_IMR_MR9_POS;
pub const EXTI_IMR_MR9: usize = EXTI_IMR_MR9_MSK;
pub const EXTI_IMR_MR10_POS: usize = 10usize;
pub const EXTI_IMR_MR10_MSK: usize = 0x1usize << EXTI_IMR_MR10_POS;
pub const EXTI_IMR_MR10: usize = EXTI_IMR_MR10_MSK;
pub const EXTI_IMR_MR11_POS: usize = 11usize;
pub const EXTI_IMR_MR11_MSK: usize = 0x1usize << EXTI_IMR_MR11_POS;
pub const EXTI_IMR_MR11: usize = EXTI_IMR_MR11_MSK;
pub const EXTI_IMR_MR12_POS: usize = 12usize;
pub const EXTI_IMR_MR12_MSK: usize = 0x1usize << EXTI_IMR_MR12_POS;
pub const EXTI_IMR_MR12: usize = EXTI_IMR_MR12_MSK;
pub const EXTI_IMR_MR13_POS: usize = 13usize;
pub const EXTI_IMR_MR13_MSK: usize = 0x1usize << EXTI_IMR_MR13_POS;
pub const EXTI_IMR_MR13: usize = EXTI_IMR_MR13_MSK;
pub const EXTI_IMR_MR14_POS: usize = 14usize;
pub const EXTI_IMR_MR14_MSK: usize = 0x1usize << EXTI_IMR_MR14_POS;
pub const EXTI_IMR_MR14: usize = EXTI_IMR_MR14_MSK;
pub const EXTI_IMR_MR15_POS: usize = 15usize;
pub const EXTI_IMR_MR15_MSK: usize = 0x1usize << EXTI_IMR_MR15_POS;
pub const EXTI_IMR_MR15: usize = EXTI_IMR_MR15_MSK;
pub const EXTI_IMR_MR17_POS: usize = 17usize;
pub const EXTI_IMR_MR17_MSK: usize = 0x1usize << EXTI_IMR_MR17_POS;
pub const EXTI_IMR_MR17: usize = EXTI_IMR_MR17_MSK;
pub const EXTI_IMR_MR19_POS: usize = 19usize;
pub const EXTI_IMR_MR19_MSK: usize = 0x1usize << EXTI_IMR_MR19_POS;
pub const EXTI_IMR_MR19: usize = EXTI_IMR_MR19_MSK;
pub const EXTI_IMR_IM0: usize = EXTI_IMR_MR0;
pub const EXTI_IMR_IM1: usize = EXTI_IMR_MR1;
pub const EXTI_IMR_IM2: usize = EXTI_IMR_MR2;
pub const EXTI_IMR_IM3: usize = EXTI_IMR_MR3;
pub const EXTI_IMR_IM4: usize = EXTI_IMR_MR4;
pub const EXTI_IMR_IM5: usize = EXTI_IMR_MR5;
pub const EXTI_IMR_IM6: usize = EXTI_IMR_MR6;
pub const EXTI_IMR_IM7: usize = EXTI_IMR_MR7;
pub const EXTI_IMR_IM8: usize = EXTI_IMR_MR8;
pub const EXTI_IMR_IM9: usize = EXTI_IMR_MR9;
pub const EXTI_IMR_IM10: usize = EXTI_IMR_MR10;
pub const EXTI_IMR_IM11: usize = EXTI_IMR_MR11;
pub const EXTI_IMR_IM12: usize = EXTI_IMR_MR12;
pub const EXTI_IMR_IM13: usize = EXTI_IMR_MR13;
pub const EXTI_IMR_IM14: usize = EXTI_IMR_MR14;
pub const EXTI_IMR_IM15: usize = EXTI_IMR_MR15;
pub const EXTI_IMR_IM17: usize = EXTI_IMR_MR17;
pub const EXTI_IMR_IM19: usize = EXTI_IMR_MR19;
pub const EXTI_IMR_IM_POS: usize = 0usize;
pub const EXTI_IMR_IM_MSK: usize = 0x8EFFFFusize << EXTI_IMR_IM_POS;
pub const EXTI_IMR_IM: usize = EXTI_IMR_IM_MSK;
pub const EXTI_EMR_MR0_POS: usize = 0usize;
pub const EXTI_EMR_MR0_MSK: usize = 0x1usize << EXTI_EMR_MR0_POS;
pub const EXTI_EMR_MR0: usize = EXTI_EMR_MR0_MSK;
pub const EXTI_EMR_MR1_POS: usize = 1usize;
pub const EXTI_EMR_MR1_MSK: usize = 0x1usize << EXTI_EMR_MR1_POS;
pub const EXTI_EMR_MR1: usize = EXTI_EMR_MR1_MSK;
pub const EXTI_EMR_MR2_POS: usize = 2usize;
pub const EXTI_EMR_MR2_MSK: usize = 0x1usize << EXTI_EMR_MR2_POS;
pub const EXTI_EMR_MR2: usize = EXTI_EMR_MR2_MSK;
pub const EXTI_EMR_MR3_POS: usize = 3usize;
pub const EXTI_EMR_MR3_MSK: usize = 0x1usize << EXTI_EMR_MR3_POS;
pub const EXTI_EMR_MR3: usize = EXTI_EMR_MR3_MSK;
pub const EXTI_EMR_MR4_POS: usize = 4usize;
pub const EXTI_EMR_MR4_MSK: usize = 0x1usize << EXTI_EMR_MR4_POS;
pub const EXTI_EMR_MR4: usize = EXTI_EMR_MR4_MSK;
pub const EXTI_EMR_MR5_POS: usize = 5usize;
pub const EXTI_EMR_MR5_MSK: usize = 0x1usize << EXTI_EMR_MR5_POS;
pub const EXTI_EMR_MR5: usize = EXTI_EMR_MR5_MSK;
pub const EXTI_EMR_MR6_POS: usize = 6usize;
pub const EXTI_EMR_MR6_MSK: usize = 0x1usize << EXTI_EMR_MR6_POS;
pub const EXTI_EMR_MR6: usize = EXTI_EMR_MR6_MSK;
pub const EXTI_EMR_MR7_POS: usize = 7usize;
pub const EXTI_EMR_MR7_MSK: usize = 0x1usize << EXTI_EMR_MR7_POS;
pub const EXTI_EMR_MR7: usize = EXTI_EMR_MR7_MSK;
pub const EXTI_EMR_MR8_POS: usize = 8usize;
pub const EXTI_EMR_MR8_MSK: usize = 0x1usize << EXTI_EMR_MR8_POS;
pub const EXTI_EMR_MR8: usize = EXTI_EMR_MR8_MSK;
pub const EXTI_EMR_MR9_POS: usize = 9usize;
pub const EXTI_EMR_MR9_MSK: usize = 0x1usize << EXTI_EMR_MR9_POS;
pub const EXTI_EMR_MR9: usize = EXTI_EMR_MR9_MSK;
pub const EXTI_EMR_MR10_POS: usize = 10usize;
pub const EXTI_EMR_MR10_MSK: usize = 0x1usize << EXTI_EMR_MR10_POS;
pub const EXTI_EMR_MR10: usize = EXTI_EMR_MR10_MSK;
pub const EXTI_EMR_MR11_POS: usize = 11usize;
pub const EXTI_EMR_MR11_MSK: usize = 0x1usize << EXTI_EMR_MR11_POS;
pub const EXTI_EMR_MR11: usize = EXTI_EMR_MR11_MSK;
pub const EXTI_EMR_MR12_POS: usize = 12usize;
pub const EXTI_EMR_MR12_MSK: usize = 0x1usize << EXTI_EMR_MR12_POS;
pub const EXTI_EMR_MR12: usize = EXTI_EMR_MR12_MSK;
pub const EXTI_EMR_MR13_POS: usize = 13usize;
pub const EXTI_EMR_MR13_MSK: usize = 0x1usize << EXTI_EMR_MR13_POS;
pub const EXTI_EMR_MR13: usize = EXTI_EMR_MR13_MSK;
pub const EXTI_EMR_MR14_POS: usize = 14usize;
pub const EXTI_EMR_MR14_MSK: usize = 0x1usize << EXTI_EMR_MR14_POS;
pub const EXTI_EMR_MR14: usize = EXTI_EMR_MR14_MSK;
pub const EXTI_EMR_MR15_POS: usize = 15usize;
pub const EXTI_EMR_MR15_MSK: usize = 0x1usize << EXTI_EMR_MR15_POS;
pub const EXTI_EMR_MR15: usize = EXTI_EMR_MR15_MSK;
pub const EXTI_EMR_MR17_POS: usize = 17usize;
pub const EXTI_EMR_MR17_MSK: usize = 0x1usize << EXTI_EMR_MR17_POS;
pub const EXTI_EMR_MR17: usize = EXTI_EMR_MR17_MSK;
pub const EXTI_EMR_MR19_POS: usize = 19usize;
pub const EXTI_EMR_MR19_MSK: usize = 0x1usize << EXTI_EMR_MR19_POS;
pub const EXTI_EMR_MR19: usize = EXTI_EMR_MR19_MSK;
pub const EXTI_EMR_EM0: usize = EXTI_EMR_MR0;
pub const EXTI_EMR_EM1: usize = EXTI_EMR_MR1;
pub const EXTI_EMR_EM2: usize = EXTI_EMR_MR2;
pub const EXTI_EMR_EM3: usize = EXTI_EMR_MR3;
pub const EXTI_EMR_EM4: usize = EXTI_EMR_MR4;
pub const EXTI_EMR_EM5: usize = EXTI_EMR_MR5;
pub const EXTI_EMR_EM6: usize = EXTI_EMR_MR6;
pub const EXTI_EMR_EM7: usize = EXTI_EMR_MR7;
pub const EXTI_EMR_EM8: usize = EXTI_EMR_MR8;
pub const EXTI_EMR_EM9: usize = EXTI_EMR_MR9;
pub const EXTI_EMR_EM10: usize = EXTI_EMR_MR10;
pub const EXTI_EMR_EM11: usize = EXTI_EMR_MR11;
pub const EXTI_EMR_EM12: usize = EXTI_EMR_MR12;
pub const EXTI_EMR_EM13: usize = EXTI_EMR_MR13;
pub const EXTI_EMR_EM14: usize = EXTI_EMR_MR14;
pub const EXTI_EMR_EM15: usize = EXTI_EMR_MR15;
pub const EXTI_EMR_EM17: usize = EXTI_EMR_MR17;
pub const EXTI_EMR_EM19: usize = EXTI_EMR_MR19;
pub const EXTI_RTSR_TR0_POS: usize = 0usize;
pub const EXTI_RTSR_TR0_MSK: usize = 0x1usize << EXTI_RTSR_TR0_POS;
pub const EXTI_RTSR_TR0: usize = EXTI_RTSR_TR0_MSK;
pub const EXTI_RTSR_TR1_POS: usize = 1usize;
pub const EXTI_RTSR_TR1_MSK: usize = 0x1usize << EXTI_RTSR_TR1_POS;
pub const EXTI_RTSR_TR1: usize = EXTI_RTSR_TR1_MSK;
pub const EXTI_RTSR_TR2_POS: usize = 2usize;
pub const EXTI_RTSR_TR2_MSK: usize = 0x1usize << EXTI_RTSR_TR2_POS;
pub const EXTI_RTSR_TR2: usize = EXTI_RTSR_TR2_MSK;
pub const EXTI_RTSR_TR3_POS: usize = 3usize;
pub const EXTI_RTSR_TR3_MSK: usize = 0x1usize << EXTI_RTSR_TR3_POS;
pub const EXTI_RTSR_TR3: usize = EXTI_RTSR_TR3_MSK;
pub const EXTI_RTSR_TR4_POS: usize = 4usize;
pub const EXTI_RTSR_TR4_MSK: usize = 0x1usize << EXTI_RTSR_TR4_POS;
pub const EXTI_RTSR_TR4: usize = EXTI_RTSR_TR4_MSK;
pub const EXTI_RTSR_TR5_POS: usize = 5usize;
pub const EXTI_RTSR_TR5_MSK: usize = 0x1usize << EXTI_RTSR_TR5_POS;
pub const EXTI_RTSR_TR5: usize = EXTI_RTSR_TR5_MSK;
pub const EXTI_RTSR_TR6_POS: usize = 6usize;
pub const EXTI_RTSR_TR6_MSK: usize = 0x1usize << EXTI_RTSR_TR6_POS;
pub const EXTI_RTSR_TR6: usize = EXTI_RTSR_TR6_MSK;
pub const EXTI_RTSR_TR7_POS: usize = 7usize;
pub const EXTI_RTSR_TR7_MSK: usize = 0x1usize << EXTI_RTSR_TR7_POS;
pub const EXTI_RTSR_TR7: usize = EXTI_RTSR_TR7_MSK;
pub const EXTI_RTSR_TR8_POS: usize = 8usize;
pub const EXTI_RTSR_TR8_MSK: usize = 0x1usize << EXTI_RTSR_TR8_POS;
pub const EXTI_RTSR_TR8: usize = EXTI_RTSR_TR8_MSK;
pub const EXTI_RTSR_TR9_POS: usize = 9usize;
pub const EXTI_RTSR_TR9_MSK: usize = 0x1usize << EXTI_RTSR_TR9_POS;
pub const EXTI_RTSR_TR9: usize = EXTI_RTSR_TR9_MSK;
pub const EXTI_RTSR_TR10_POS: usize = 10usize;
pub const EXTI_RTSR_TR10_MSK: usize = 0x1usize << EXTI_RTSR_TR10_POS;
pub const EXTI_RTSR_TR10: usize = EXTI_RTSR_TR10_MSK;
pub const EXTI_RTSR_TR11_POS: usize = 11usize;
pub const EXTI_RTSR_TR11_MSK: usize = 0x1usize << EXTI_RTSR_TR11_POS;
pub const EXTI_RTSR_TR11: usize = EXTI_RTSR_TR11_MSK;
pub const EXTI_RTSR_TR12_POS: usize = 12usize;
pub const EXTI_RTSR_TR12_MSK: usize = 0x1usize << EXTI_RTSR_TR12_POS;
pub const EXTI_RTSR_TR12: usize = EXTI_RTSR_TR12_MSK;
pub const EXTI_RTSR_TR13_POS: usize = 13usize;
pub const EXTI_RTSR_TR13_MSK: usize = 0x1usize << EXTI_RTSR_TR13_POS;
pub const EXTI_RTSR_TR13: usize = EXTI_RTSR_TR13_MSK;
pub const EXTI_RTSR_TR14_POS: usize = 14usize;
pub const EXTI_RTSR_TR14_MSK: usize = 0x1usize << EXTI_RTSR_TR14_POS;
pub const EXTI_RTSR_TR14: usize = EXTI_RTSR_TR14_MSK;
pub const EXTI_RTSR_TR15_POS: usize = 15usize;
pub const EXTI_RTSR_TR15_MSK: usize = 0x1usize << EXTI_RTSR_TR15_POS;
pub const EXTI_RTSR_TR15: usize = EXTI_RTSR_TR15_MSK;
pub const EXTI_RTSR_TR16_POS: usize = 16usize;
pub const EXTI_RTSR_TR16_MSK: usize = 0x1usize << EXTI_RTSR_TR16_POS;
pub const EXTI_RTSR_TR16: usize = EXTI_RTSR_TR16_MSK;
pub const EXTI_RTSR_TR17_POS: usize = 17usize;
pub const EXTI_RTSR_TR17_MSK: usize = 0x1usize << EXTI_RTSR_TR17_POS;
pub const EXTI_RTSR_TR17: usize = EXTI_RTSR_TR17_MSK;
pub const EXTI_RTSR_TR19_POS: usize = 19usize;
pub const EXTI_RTSR_TR19_MSK: usize = 0x1usize << EXTI_RTSR_TR19_POS;
pub const EXTI_RTSR_TR19: usize = EXTI_RTSR_TR19_MSK;
pub const EXTI_RTSR_RT0: usize = EXTI_RTSR_TR0;
pub const EXTI_RTSR_RT1: usize = EXTI_RTSR_TR1;
pub const EXTI_RTSR_RT2: usize = EXTI_RTSR_TR2;
pub const EXTI_RTSR_RT3: usize = EXTI_RTSR_TR3;
pub const EXTI_RTSR_RT4: usize = EXTI_RTSR_TR4;
pub const EXTI_RTSR_RT5: usize = EXTI_RTSR_TR5;
pub const EXTI_RTSR_RT6: usize = EXTI_RTSR_TR6;
pub const EXTI_RTSR_RT7: usize = EXTI_RTSR_TR7;
pub const EXTI_RTSR_RT8: usize = EXTI_RTSR_TR8;
pub const EXTI_RTSR_RT9: usize = EXTI_RTSR_TR9;
pub const EXTI_RTSR_RT10: usize = EXTI_RTSR_TR10;
pub const EXTI_RTSR_RT11: usize = EXTI_RTSR_TR11;
pub const EXTI_RTSR_RT12: usize = EXTI_RTSR_TR12;
pub const EXTI_RTSR_RT13: usize = EXTI_RTSR_TR13;
pub const EXTI_RTSR_RT14: usize = EXTI_RTSR_TR14;
pub const EXTI_RTSR_RT15: usize = EXTI_RTSR_TR15;
pub const EXTI_RTSR_RT16: usize = EXTI_RTSR_TR16;
pub const EXTI_RTSR_RT17: usize = EXTI_RTSR_TR17;
pub const EXTI_RTSR_RT19: usize = EXTI_RTSR_TR19;
pub const EXTI_FTSR_TR0_POS: usize = 0usize;
pub const EXTI_FTSR_TR0_MSK: usize = 0x1usize << EXTI_FTSR_TR0_POS;
pub const EXTI_FTSR_TR0: usize = EXTI_FTSR_TR0_MSK;
pub const EXTI_FTSR_TR1_POS: usize = 1usize;
pub const EXTI_FTSR_TR1_MSK: usize = 0x1usize << EXTI_FTSR_TR1_POS;
pub const EXTI_FTSR_TR1: usize = EXTI_FTSR_TR1_MSK;
pub const EXTI_FTSR_TR2_POS: usize = 2usize;
pub const EXTI_FTSR_TR2_MSK: usize = 0x1usize << EXTI_FTSR_TR2_POS;
pub const EXTI_FTSR_TR2: usize = EXTI_FTSR_TR2_MSK;
pub const EXTI_FTSR_TR3_POS: usize = 3usize;
pub const EXTI_FTSR_TR3_MSK: usize = 0x1usize << EXTI_FTSR_TR3_POS;
pub const EXTI_FTSR_TR3: usize = EXTI_FTSR_TR3_MSK;
pub const EXTI_FTSR_TR4_POS: usize = 4usize;
pub const EXTI_FTSR_TR4_MSK: usize = 0x1usize << EXTI_FTSR_TR4_POS;
pub const EXTI_FTSR_TR4: usize = EXTI_FTSR_TR4_MSK;
pub const EXTI_FTSR_TR5_POS: usize = 5usize;
pub const EXTI_FTSR_TR5_MSK: usize = 0x1usize << EXTI_FTSR_TR5_POS;
pub const EXTI_FTSR_TR5: usize = EXTI_FTSR_TR5_MSK;
pub const EXTI_FTSR_TR6_POS: usize = 6usize;
pub const EXTI_FTSR_TR6_MSK: usize = 0x1usize << EXTI_FTSR_TR6_POS;
pub const EXTI_FTSR_TR6: usize = EXTI_FTSR_TR6_MSK;
pub const EXTI_FTSR_TR7_POS: usize = 7usize;
pub const EXTI_FTSR_TR7_MSK: usize = 0x1usize << EXTI_FTSR_TR7_POS;
pub const EXTI_FTSR_TR7: usize = EXTI_FTSR_TR7_MSK;
pub const EXTI_FTSR_TR8_POS: usize = 8usize;
pub const EXTI_FTSR_TR8_MSK: usize = 0x1usize << EXTI_FTSR_TR8_POS;
pub const EXTI_FTSR_TR8: usize = EXTI_FTSR_TR8_MSK;
pub const EXTI_FTSR_TR9_POS: usize = 9usize;
pub const EXTI_FTSR_TR9_MSK: usize = 0x1usize << EXTI_FTSR_TR9_POS;
pub const EXTI_FTSR_TR9: usize = EXTI_FTSR_TR9_MSK;
pub const EXTI_FTSR_TR10_POS: usize = 10usize;
pub const EXTI_FTSR_TR10_MSK: usize = 0x1usize << EXTI_FTSR_TR10_POS;
pub const EXTI_FTSR_TR10: usize = EXTI_FTSR_TR10_MSK;
pub const EXTI_FTSR_TR11_POS: usize = 11usize;
pub const EXTI_FTSR_TR11_MSK: usize = 0x1usize << EXTI_FTSR_TR11_POS;
pub const EXTI_FTSR_TR11: usize = EXTI_FTSR_TR11_MSK;
pub const EXTI_FTSR_TR12_POS: usize = 12usize;
pub const EXTI_FTSR_TR12_MSK: usize = 0x1usize << EXTI_FTSR_TR12_POS;
pub const EXTI_FTSR_TR12: usize = EXTI_FTSR_TR12_MSK;
pub const EXTI_FTSR_TR13_POS: usize = 13usize;
pub const EXTI_FTSR_TR13_MSK: usize = 0x1usize << EXTI_FTSR_TR13_POS;
pub const EXTI_FTSR_TR13: usize = EXTI_FTSR_TR13_MSK;
pub const EXTI_FTSR_TR14_POS: usize = 14usize;
pub const EXTI_FTSR_TR14_MSK: usize = 0x1usize << EXTI_FTSR_TR14_POS;
pub const EXTI_FTSR_TR14: usize = EXTI_FTSR_TR14_MSK;
pub const EXTI_FTSR_TR15_POS: usize = 15usize;
pub const EXTI_FTSR_TR15_MSK: usize = 0x1usize << EXTI_FTSR_TR15_POS;
pub const EXTI_FTSR_TR15: usize = EXTI_FTSR_TR15_MSK;
pub const EXTI_FTSR_TR16_POS: usize = 16usize;
pub const EXTI_FTSR_TR16_MSK: usize = 0x1usize << EXTI_FTSR_TR16_POS;
pub const EXTI_FTSR_TR16: usize = EXTI_FTSR_TR16_MSK;
pub const EXTI_FTSR_TR17_POS: usize = 17usize;
pub const EXTI_FTSR_TR17_MSK: usize = 0x1usize << EXTI_FTSR_TR17_POS;
pub const EXTI_FTSR_TR17: usize = EXTI_FTSR_TR17_MSK;
pub const EXTI_FTSR_TR19_POS: usize = 19usize;
pub const EXTI_FTSR_TR19_MSK: usize = 0x1usize << EXTI_FTSR_TR19_POS;
pub const EXTI_FTSR_TR19: usize = EXTI_FTSR_TR19_MSK;
pub const EXTI_FTSR_FT0: usize = EXTI_FTSR_TR0;
pub const EXTI_FTSR_FT1: usize = EXTI_FTSR_TR1;
pub const EXTI_FTSR_FT2: usize = EXTI_FTSR_TR2;
pub const EXTI_FTSR_FT3: usize = EXTI_FTSR_TR3;
pub const EXTI_FTSR_FT4: usize = EXTI_FTSR_TR4;
pub const EXTI_FTSR_FT5: usize = EXTI_FTSR_TR5;
pub const EXTI_FTSR_FT6: usize = EXTI_FTSR_TR6;
pub const EXTI_FTSR_FT7: usize = EXTI_FTSR_TR7;
pub const EXTI_FTSR_FT8: usize = EXTI_FTSR_TR8;
pub const EXTI_FTSR_FT9: usize = EXTI_FTSR_TR9;
pub const EXTI_FTSR_FT10: usize = EXTI_FTSR_TR10;
pub const EXTI_FTSR_FT11: usize = EXTI_FTSR_TR11;
pub const EXTI_FTSR_FT12: usize = EXTI_FTSR_TR12;
pub const EXTI_FTSR_FT13: usize = EXTI_FTSR_TR13;
pub const EXTI_FTSR_FT14: usize = EXTI_FTSR_TR14;
pub const EXTI_FTSR_FT15: usize = EXTI_FTSR_TR15;
pub const EXTI_FTSR_FT16: usize = EXTI_FTSR_TR16;
pub const EXTI_FTSR_FT17: usize = EXTI_FTSR_TR17;
pub const EXTI_FTSR_FT19: usize = EXTI_FTSR_TR19;
pub const EXTI_SWIER_SWIER0_POS: usize = 0usize;
pub const EXTI_SWIER_SWIER0_MSK: usize = 0x1usize << EXTI_SWIER_SWIER0_POS;
pub const EXTI_SWIER_SWIER0: usize = EXTI_SWIER_SWIER0_MSK;
pub const EXTI_SWIER_SWIER1_POS: usize = 1usize;
pub const EXTI_SWIER_SWIER1_MSK: usize = 0x1usize << EXTI_SWIER_SWIER1_POS;
pub const EXTI_SWIER_SWIER1: usize = EXTI_SWIER_SWIER1_MSK;
pub const EXTI_SWIER_SWIER2_POS: usize = 2usize;
pub const EXTI_SWIER_SWIER2_MSK: usize = 0x1usize << EXTI_SWIER_SWIER2_POS;
pub const EXTI_SWIER_SWIER2: usize = EXTI_SWIER_SWIER2_MSK;
pub const EXTI_SWIER_SWIER3_POS: usize = 3usize;
pub const EXTI_SWIER_SWIER3_MSK: usize = 0x1usize << EXTI_SWIER_SWIER3_POS;
pub const EXTI_SWIER_SWIER3: usize = EXTI_SWIER_SWIER3_MSK;
pub const EXTI_SWIER_SWIER4_POS: usize = 4usize;
pub const EXTI_SWIER_SWIER4_MSK: usize = 0x1usize << EXTI_SWIER_SWIER4_POS;
pub const EXTI_SWIER_SWIER4: usize = EXTI_SWIER_SWIER4_MSK;
pub const EXTI_SWIER_SWIER5_POS: usize = 5usize;
pub const EXTI_SWIER_SWIER5_MSK: usize = 0x1usize << EXTI_SWIER_SWIER5_POS;
pub const EXTI_SWIER_SWIER5: usize = EXTI_SWIER_SWIER5_MSK;
pub const EXTI_SWIER_SWIER6_POS: usize = 6usize;
pub const EXTI_SWIER_SWIER6_MSK: usize = 0x1usize << EXTI_SWIER_SWIER6_POS;
pub const EXTI_SWIER_SWIER6: usize = EXTI_SWIER_SWIER6_MSK;
pub const EXTI_SWIER_SWIER7_POS: usize = 7usize;
pub const EXTI_SWIER_SWIER7_MSK: usize = 0x1usize << EXTI_SWIER_SWIER7_POS;
pub const EXTI_SWIER_SWIER7: usize = EXTI_SWIER_SWIER7_MSK;
pub const EXTI_SWIER_SWIER8_POS: usize = 8usize;
pub const EXTI_SWIER_SWIER8_MSK: usize = 0x1usize << EXTI_SWIER_SWIER8_POS;
pub const EXTI_SWIER_SWIER8: usize = EXTI_SWIER_SWIER8_MSK;
pub const EXTI_SWIER_SWIER9_POS: usize = 9usize;
pub const EXTI_SWIER_SWIER9_MSK: usize = 0x1usize << EXTI_SWIER_SWIER9_POS;
pub const EXTI_SWIER_SWIER9: usize = EXTI_SWIER_SWIER9_MSK;
pub const EXTI_SWIER_SWIER10_POS: usize = 10usize;
pub const EXTI_SWIER_SWIER10_MSK: usize = 0x1usize << EXTI_SWIER_SWIER10_POS;
pub const EXTI_SWIER_SWIER10: usize = EXTI_SWIER_SWIER10_MSK;
pub const EXTI_SWIER_SWIER11_POS: usize = 11usize;
pub const EXTI_SWIER_SWIER11_MSK: usize = 0x1usize << EXTI_SWIER_SWIER11_POS;
pub const EXTI_SWIER_SWIER11: usize = EXTI_SWIER_SWIER11_MSK;
pub const EXTI_SWIER_SWIER12_POS: usize = 12usize;
pub const EXTI_SWIER_SWIER12_MSK: usize = 0x1usize << EXTI_SWIER_SWIER12_POS;
pub const EXTI_SWIER_SWIER12: usize = EXTI_SWIER_SWIER12_MSK;
pub const EXTI_SWIER_SWIER13_POS: usize = 13usize;
pub const EXTI_SWIER_SWIER13_MSK: usize = 0x1usize << EXTI_SWIER_SWIER13_POS;
pub const EXTI_SWIER_SWIER13: usize = EXTI_SWIER_SWIER13_MSK;
pub const EXTI_SWIER_SWIER14_POS: usize = 14usize;
pub const EXTI_SWIER_SWIER14_MSK: usize = 0x1usize << EXTI_SWIER_SWIER14_POS;
pub const EXTI_SWIER_SWIER14: usize = EXTI_SWIER_SWIER14_MSK;
pub const EXTI_SWIER_SWIER15_POS: usize = 15usize;
pub const EXTI_SWIER_SWIER15_MSK: usize = 0x1usize << EXTI_SWIER_SWIER15_POS;
pub const EXTI_SWIER_SWIER15: usize = EXTI_SWIER_SWIER15_MSK;
pub const EXTI_SWIER_SWIER16_POS: usize = 16usize;
pub const EXTI_SWIER_SWIER16_MSK: usize = 0x1usize << EXTI_SWIER_SWIER16_POS;
pub const EXTI_SWIER_SWIER16: usize = EXTI_SWIER_SWIER16_MSK;
pub const EXTI_SWIER_SWIER17_POS: usize = 17usize;
pub const EXTI_SWIER_SWIER17_MSK: usize = 0x1usize << EXTI_SWIER_SWIER17_POS;
pub const EXTI_SWIER_SWIER17: usize = EXTI_SWIER_SWIER17_MSK;
pub const EXTI_SWIER_SWIER19_POS: usize = 19usize;
pub const EXTI_SWIER_SWIER19_MSK: usize = 0x1usize << EXTI_SWIER_SWIER19_POS;
pub const EXTI_SWIER_SWIER19: usize = EXTI_SWIER_SWIER19_MSK;
pub const EXTI_SWIER_SWI0: usize = EXTI_SWIER_SWIER0;
pub const EXTI_SWIER_SWI1: usize = EXTI_SWIER_SWIER1;
pub const EXTI_SWIER_SWI2: usize = EXTI_SWIER_SWIER2;
pub const EXTI_SWIER_SWI3: usize = EXTI_SWIER_SWIER3;
pub const EXTI_SWIER_SWI4: usize = EXTI_SWIER_SWIER4;
pub const EXTI_SWIER_SWI5: usize = EXTI_SWIER_SWIER5;
pub const EXTI_SWIER_SWI6: usize = EXTI_SWIER_SWIER6;
pub const EXTI_SWIER_SWI7: usize = EXTI_SWIER_SWIER7;
pub const EXTI_SWIER_SWI8: usize = EXTI_SWIER_SWIER8;
pub const EXTI_SWIER_SWI9: usize = EXTI_SWIER_SWIER9;
pub const EXTI_SWIER_SWI10: usize = EXTI_SWIER_SWIER10;
pub const EXTI_SWIER_SWI11: usize = EXTI_SWIER_SWIER11;
pub const EXTI_SWIER_SWI12: usize = EXTI_SWIER_SWIER12;
pub const EXTI_SWIER_SWI13: usize = EXTI_SWIER_SWIER13;
pub const EXTI_SWIER_SWI14: usize = EXTI_SWIER_SWIER14;
pub const EXTI_SWIER_SWI15: usize = EXTI_SWIER_SWIER15;
pub const EXTI_SWIER_SWI16: usize = EXTI_SWIER_SWIER16;
pub const EXTI_SWIER_SWI17: usize = EXTI_SWIER_SWIER17;
pub const EXTI_SWIER_SWI19: usize = EXTI_SWIER_SWIER19;
pub const EXTI_PR_PR0_POS: usize = 0usize;
pub const EXTI_PR_PR0_MSK: usize = 0x1usize << EXTI_PR_PR0_POS;
pub const EXTI_PR_PR0: usize = EXTI_PR_PR0_MSK;
pub const EXTI_PR_PR1_POS: usize = 1usize;
pub const EXTI_PR_PR1_MSK: usize = 0x1usize << EXTI_PR_PR1_POS;
pub const EXTI_PR_PR1: usize = EXTI_PR_PR1_MSK;
pub const EXTI_PR_PR2_POS: usize = 2usize;
pub const EXTI_PR_PR2_MSK: usize = 0x1usize << EXTI_PR_PR2_POS;
pub const EXTI_PR_PR2: usize = EXTI_PR_PR2_MSK;
pub const EXTI_PR_PR3_POS: usize = 3usize;
pub const EXTI_PR_PR3_MSK: usize = 0x1usize << EXTI_PR_PR3_POS;
pub const EXTI_PR_PR3: usize = EXTI_PR_PR3_MSK;
pub const EXTI_PR_PR4_POS: usize = 4usize;
pub const EXTI_PR_PR4_MSK: usize = 0x1usize << EXTI_PR_PR4_POS;
pub const EXTI_PR_PR4: usize = EXTI_PR_PR4_MSK;
pub const EXTI_PR_PR5_POS: usize = 5usize;
pub const EXTI_PR_PR5_MSK: usize = 0x1usize << EXTI_PR_PR5_POS;
pub const EXTI_PR_PR5: usize = EXTI_PR_PR5_MSK;
pub const EXTI_PR_PR6_POS: usize = 6usize;
pub const EXTI_PR_PR6_MSK: usize = 0x1usize << EXTI_PR_PR6_POS;
pub const EXTI_PR_PR6: usize = EXTI_PR_PR6_MSK;
pub const EXTI_PR_PR7_POS: usize = 7usize;
pub const EXTI_PR_PR7_MSK: usize = 0x1usize << EXTI_PR_PR7_POS;
pub const EXTI_PR_PR7: usize = EXTI_PR_PR7_MSK;
pub const EXTI_PR_PR8_POS: usize = 8usize;
pub const EXTI_PR_PR8_MSK: usize = 0x1usize << EXTI_PR_PR8_POS;
pub const EXTI_PR_PR8: usize = EXTI_PR_PR8_MSK;
pub const EXTI_PR_PR9_POS: usize = 9usize;
pub const EXTI_PR_PR9_MSK: usize = 0x1usize << EXTI_PR_PR9_POS;
pub const EXTI_PR_PR9: usize = EXTI_PR_PR9_MSK;
pub const EXTI_PR_PR10_POS: usize = 10usize;
pub const EXTI_PR_PR10_MSK: usize = 0x1usize << EXTI_PR_PR10_POS;
pub const EXTI_PR_PR10: usize = EXTI_PR_PR10_MSK;
pub const EXTI_PR_PR11_POS: usize = 11usize;
pub const EXTI_PR_PR11_MSK: usize = 0x1usize << EXTI_PR_PR11_POS;
pub const EXTI_PR_PR11: usize = EXTI_PR_PR11_MSK;
pub const EXTI_PR_PR12_POS: usize = 12usize;
pub const EXTI_PR_PR12_MSK: usize = 0x1usize << EXTI_PR_PR12_POS;
pub const EXTI_PR_PR12: usize = EXTI_PR_PR12_MSK;
pub const EXTI_PR_PR13_POS: usize = 13usize;
pub const EXTI_PR_PR13_MSK: usize = 0x1usize << EXTI_PR_PR13_POS;
pub const EXTI_PR_PR13: usize = EXTI_PR_PR13_MSK;
pub const EXTI_PR_PR14_POS: usize = 14usize;
pub const EXTI_PR_PR14_MSK: usize = 0x1usize << EXTI_PR_PR14_POS;
pub const EXTI_PR_PR14: usize = EXTI_PR_PR14_MSK;
pub const EXTI_PR_PR15_POS: usize = 15usize;
pub const EXTI_PR_PR15_MSK: usize = 0x1usize << EXTI_PR_PR15_POS;
pub const EXTI_PR_PR15: usize = EXTI_PR_PR15_MSK;
pub const EXTI_PR_PR16_POS: usize = 16usize;
pub const EXTI_PR_PR16_MSK: usize = 0x1usize << EXTI_PR_PR16_POS;
pub const EXTI_PR_PR16: usize = EXTI_PR_PR16_MSK;
pub const EXTI_PR_PR17_POS: usize = 17usize;
pub const EXTI_PR_PR17_MSK: usize = 0x1usize << EXTI_PR_PR17_POS;
pub const EXTI_PR_PR17: usize = EXTI_PR_PR17_MSK;
pub const EXTI_PR_PR19_POS: usize = 19usize;
pub const EXTI_PR_PR19_MSK: usize = 0x1usize << EXTI_PR_PR19_POS;
pub const EXTI_PR_PR19: usize = EXTI_PR_PR19_MSK;
pub const EXTI_PR_PIF0: usize = EXTI_PR_PR0;
pub const EXTI_PR_PIF1: usize = EXTI_PR_PR1;
pub const EXTI_PR_PIF2: usize = EXTI_PR_PR2;
pub const EXTI_PR_PIF3: usize = EXTI_PR_PR3;
pub const EXTI_PR_PIF4: usize = EXTI_PR_PR4;
pub const EXTI_PR_PIF5: usize = EXTI_PR_PR5;
pub const EXTI_PR_PIF6: usize = EXTI_PR_PR6;
pub const EXTI_PR_PIF7: usize = EXTI_PR_PR7;
pub const EXTI_PR_PIF8: usize = EXTI_PR_PR8;
pub const EXTI_PR_PIF9: usize = EXTI_PR_PR9;
pub const EXTI_PR_PIF10: usize = EXTI_PR_PR10;
pub const EXTI_PR_PIF11: usize = EXTI_PR_PR11;
pub const EXTI_PR_PIF12: usize = EXTI_PR_PR12;
pub const EXTI_PR_PIF13: usize = EXTI_PR_PR13;
pub const EXTI_PR_PIF14: usize = EXTI_PR_PR14;
pub const EXTI_PR_PIF15: usize = EXTI_PR_PR15;
pub const EXTI_PR_PIF16: usize = EXTI_PR_PR16;
pub const EXTI_PR_PIF17: usize = EXTI_PR_PR17;
pub const EXTI_PR_PIF19: usize = EXTI_PR_PR19;
pub const FLASH_ACR_LATENCY_POS: usize = 0usize;
pub const FLASH_ACR_LATENCY_MSK: usize = 0x1usize << FLASH_ACR_LATENCY_POS;
pub const FLASH_ACR_LATENCY: usize = FLASH_ACR_LATENCY_MSK;
pub const FLASH_ACR_PRFTBE_POS: usize = 4usize;
pub const FLASH_ACR_PRFTBE_MSK: usize = 0x1usize << FLASH_ACR_PRFTBE_POS;
pub const FLASH_ACR_PRFTBE: usize = FLASH_ACR_PRFTBE_MSK;
pub const FLASH_ACR_PRFTBS_POS: usize = 5usize;
pub const FLASH_ACR_PRFTBS_MSK: usize = 0x1usize << FLASH_ACR_PRFTBS_POS;
pub const FLASH_ACR_PRFTBS: usize = FLASH_ACR_PRFTBS_MSK;
pub const FLASH_KEYR_FKEYR_POS: usize = 0usize;
pub const FLASH_KEYR_FKEYR_MSK: usize = 0xFFFFFFFFusize << FLASH_KEYR_FKEYR_POS;
pub const FLASH_KEYR_FKEYR: usize = FLASH_KEYR_FKEYR_MSK;
pub const FLASH_OPTKEYR_OPTKEYR_POS: usize = 0usize;
pub const FLASH_OPTKEYR_OPTKEYR_MSK: usize = 0xFFFFFFFFusize << FLASH_OPTKEYR_OPTKEYR_POS;
pub const FLASH_OPTKEYR_OPTKEYR: usize = FLASH_OPTKEYR_OPTKEYR_MSK;
pub const FLASH_KEY1_POS: usize = 0usize;
pub const FLASH_KEY1_MSK: usize = 0x45670123usize << FLASH_KEY1_POS;
pub const FLASH_KEY1: usize = FLASH_KEY1_MSK;
pub const FLASH_KEY2_POS: usize = 0usize;
pub const FLASH_KEY2_MSK: usize = 0xCDEF89ABusize << FLASH_KEY2_POS;
pub const FLASH_KEY2: usize = FLASH_KEY2_MSK;
pub const FLASH_OPTKEY1_POS: usize = 0usize;
pub const FLASH_OPTKEY1_MSK: usize = 0x45670123usize << FLASH_OPTKEY1_POS;
pub const FLASH_OPTKEY1: usize = FLASH_OPTKEY1_MSK;
pub const FLASH_OPTKEY2_POS: usize = 0usize;
pub const FLASH_OPTKEY2_MSK: usize = 0xCDEF89ABusize << FLASH_OPTKEY2_POS;
pub const FLASH_OPTKEY2: usize = FLASH_OPTKEY2_MSK;
pub const FLASH_SR_BSY_POS: usize = 0usize;
pub const FLASH_SR_BSY_MSK: usize = 0x1usize << FLASH_SR_BSY_POS;
pub const FLASH_SR_BSY: usize = FLASH_SR_BSY_MSK;
pub const FLASH_SR_PGERR_POS: usize = 2usize;
pub const FLASH_SR_PGERR_MSK: usize = 0x1usize << FLASH_SR_PGERR_POS;
pub const FLASH_SR_PGERR: usize = FLASH_SR_PGERR_MSK;
pub const FLASH_SR_WRPRTERR_POS: usize = 4usize;
pub const FLASH_SR_WRPRTERR_MSK: usize = 0x1usize << FLASH_SR_WRPRTERR_POS;
pub const FLASH_SR_WRPRTERR: usize = FLASH_SR_WRPRTERR_MSK;
pub const FLASH_SR_EOP_POS: usize = 5usize;
pub const FLASH_SR_EOP_MSK: usize = 0x1usize << FLASH_SR_EOP_POS;
pub const FLASH_SR_EOP: usize = FLASH_SR_EOP_MSK;
pub const FLASH_SR_WRPERR: usize = FLASH_SR_WRPRTERR;
pub const FLASH_CR_PG_POS: usize = 0usize;
pub const FLASH_CR_PG_MSK: usize = 0x1usize << FLASH_CR_PG_POS;
pub const FLASH_CR_PG: usize = FLASH_CR_PG_MSK;
pub const FLASH_CR_PER_POS: usize = 1usize;
pub const FLASH_CR_PER_MSK: usize = 0x1usize << FLASH_CR_PER_POS;
pub const FLASH_CR_PER: usize = FLASH_CR_PER_MSK;
pub const FLASH_CR_MER_POS: usize = 2usize;
pub const FLASH_CR_MER_MSK: usize = 0x1usize << FLASH_CR_MER_POS;
pub const FLASH_CR_MER: usize = FLASH_CR_MER_MSK;
pub const FLASH_CR_OPTPG_POS: usize = 4usize;
pub const FLASH_CR_OPTPG_MSK: usize = 0x1usize << FLASH_CR_OPTPG_POS;
pub const FLASH_CR_OPTPG: usize = FLASH_CR_OPTPG_MSK;
pub const FLASH_CR_OPTER_POS: usize = 5usize;
pub const FLASH_CR_OPTER_MSK: usize = 0x1usize << FLASH_CR_OPTER_POS;
pub const FLASH_CR_OPTER: usize = FLASH_CR_OPTER_MSK;
pub const FLASH_CR_STRT_POS: usize = 6usize;
pub const FLASH_CR_STRT_MSK: usize = 0x1usize << FLASH_CR_STRT_POS;
pub const FLASH_CR_STRT: usize = FLASH_CR_STRT_MSK;
pub const FLASH_CR_LOCK_POS: usize = 7usize;
pub const FLASH_CR_LOCK_MSK: usize = 0x1usize << FLASH_CR_LOCK_POS;
pub const FLASH_CR_LOCK: usize = FLASH_CR_LOCK_MSK;
pub const FLASH_CR_OPTWRE_POS: usize = 9usize;
pub const FLASH_CR_OPTWRE_MSK: usize = 0x1usize << FLASH_CR_OPTWRE_POS;
pub const FLASH_CR_OPTWRE: usize = FLASH_CR_OPTWRE_MSK;
pub const FLASH_CR_ERRIE_POS: usize = 10usize;
pub const FLASH_CR_ERRIE_MSK: usize = 0x1usize << FLASH_CR_ERRIE_POS;
pub const FLASH_CR_ERRIE: usize = FLASH_CR_ERRIE_MSK;
pub const FLASH_CR_EOPIE_POS: usize = 12usize;
pub const FLASH_CR_EOPIE_MSK: usize = 0x1usize << FLASH_CR_EOPIE_POS;
pub const FLASH_CR_EOPIE: usize = FLASH_CR_EOPIE_MSK;
pub const FLASH_CR_OBL_LAUNCH_POS: usize = 13usize;
pub const FLASH_CR_OBL_LAUNCH_MSK: usize = 0x1usize << FLASH_CR_OBL_LAUNCH_POS;
pub const FLASH_CR_OBL_LAUNCH: usize = FLASH_CR_OBL_LAUNCH_MSK;
pub const FLASH_AR_FAR_POS: usize = 0usize;
pub const FLASH_AR_FAR_MSK: usize = 0xFFFFFFFFusize << FLASH_AR_FAR_POS;
pub const FLASH_AR_FAR: usize = FLASH_AR_FAR_MSK;
pub const FLASH_OBR_OPTERR_POS: usize = 0usize;
pub const FLASH_OBR_OPTERR_MSK: usize = 0x1usize << FLASH_OBR_OPTERR_POS;
pub const FLASH_OBR_OPTERR: usize = FLASH_OBR_OPTERR_MSK;
pub const FLASH_OBR_RDPRT1_POS: usize = 1usize;
pub const FLASH_OBR_RDPRT1_MSK: usize = 0x1usize << FLASH_OBR_RDPRT1_POS;
pub const FLASH_OBR_RDPRT1: usize = FLASH_OBR_RDPRT1_MSK;
pub const FLASH_OBR_RDPRT2_POS: usize = 2usize;
pub const FLASH_OBR_RDPRT2_MSK: usize = 0x1usize << FLASH_OBR_RDPRT2_POS;
pub const FLASH_OBR_RDPRT2: usize = FLASH_OBR_RDPRT2_MSK;
pub const FLASH_OBR_USER_POS: usize = 8usize;
pub const FLASH_OBR_USER_MSK: usize = 0x77usize << FLASH_OBR_USER_POS;
pub const FLASH_OBR_USER: usize = FLASH_OBR_USER_MSK;
pub const FLASH_OBR_IWDG_SW_POS: usize = 8usize;
pub const FLASH_OBR_IWDG_SW_MSK: usize = 0x1usize << FLASH_OBR_IWDG_SW_POS;
pub const FLASH_OBR_IWDG_SW: usize = FLASH_OBR_IWDG_SW_MSK;
pub const FLASH_OBR_NRST_STOP_POS: usize = 9usize;
pub const FLASH_OBR_NRST_STOP_MSK: usize = 0x1usize << FLASH_OBR_NRST_STOP_POS;
pub const FLASH_OBR_NRST_STOP: usize = FLASH_OBR_NRST_STOP_MSK;
pub const FLASH_OBR_NRST_STDBY_POS: usize = 10usize;
pub const FLASH_OBR_NRST_STDBY_MSK: usize = 0x1usize << FLASH_OBR_NRST_STDBY_POS;
pub const FLASH_OBR_NRST_STDBY: usize = FLASH_OBR_NRST_STDBY_MSK;
pub const FLASH_OBR_NBOOT1_POS: usize = 12usize;
pub const FLASH_OBR_NBOOT1_MSK: usize = 0x1usize << FLASH_OBR_NBOOT1_POS;
pub const FLASH_OBR_NBOOT1: usize = FLASH_OBR_NBOOT1_MSK;
pub const FLASH_OBR_VDDA_MONITOR_POS: usize = 13usize;
pub const FLASH_OBR_VDDA_MONITOR_MSK: usize = 0x1usize << FLASH_OBR_VDDA_MONITOR_POS;
pub const FLASH_OBR_VDDA_MONITOR: usize = FLASH_OBR_VDDA_MONITOR_MSK;
pub const FLASH_OBR_RAM_PARITY_CHECK_POS: usize = 14usize;
pub const FLASH_OBR_RAM_PARITY_CHECK_MSK: usize = 0x1usize << FLASH_OBR_RAM_PARITY_CHECK_POS;
pub const FLASH_OBR_RAM_PARITY_CHECK: usize = FLASH_OBR_RAM_PARITY_CHECK_MSK;
pub const FLASH_OBR_DATA0_POS: usize = 16usize;
pub const FLASH_OBR_DATA0_MSK: usize = 0xFFusize << FLASH_OBR_DATA0_POS;
pub const FLASH_OBR_DATA0: usize = FLASH_OBR_DATA0_MSK;
pub const FLASH_OBR_DATA1_POS: usize = 24usize;
pub const FLASH_OBR_DATA1_MSK: usize = 0xFFusize << FLASH_OBR_DATA1_POS;
pub const FLASH_OBR_DATA1: usize = FLASH_OBR_DATA1_MSK;
pub const FLASH_OBR_BOOT1: usize = FLASH_OBR_NBOOT1;
pub const FLASH_OBR_VDDA_ANALOG: usize = FLASH_OBR_VDDA_MONITOR;
pub const FLASH_WRPR_WRP_POS: usize = 0usize;
pub const FLASH_WRPR_WRP_MSK: usize = 0xFFFFusize << FLASH_WRPR_WRP_POS;
pub const FLASH_WRPR_WRP: usize = FLASH_WRPR_WRP_MSK;
pub const OB_RDP_RDP_POS: usize = 0usize;
pub const OB_RDP_RDP_MSK: usize = 0xFFusize << OB_RDP_RDP_POS;
pub const OB_RDP_RDP: usize = OB_RDP_RDP_MSK;
pub const OB_RDP_NRDP_POS: usize = 8usize;
pub const OB_RDP_NRDP_MSK: usize = 0xFFusize << OB_RDP_NRDP_POS;
pub const OB_RDP_NRDP: usize = OB_RDP_NRDP_MSK;
pub const OB_USER_USER_POS: usize = 16usize;
pub const OB_USER_USER_MSK: usize = 0xFFusize << OB_USER_USER_POS;
pub const OB_USER_USER: usize = OB_USER_USER_MSK;
pub const OB_USER_NUSER_POS: usize = 24usize;
pub const OB_USER_NUSER_MSK: usize = 0xFFusize << OB_USER_NUSER_POS;
pub const OB_USER_NUSER: usize = OB_USER_NUSER_MSK;
pub const OB_WRP0_WRP0_POS: usize = 0usize;
pub const OB_WRP0_WRP0_MSK: usize = 0xFFusize << OB_WRP0_WRP0_POS;
pub const OB_WRP0_WRP0: usize = OB_WRP0_WRP0_MSK;
pub const OB_WRP0_NWRP0_POS: usize = 8usize;
pub const OB_WRP0_NWRP0_MSK: usize = 0xFFusize << OB_WRP0_NWRP0_POS;
pub const OB_WRP0_NWRP0: usize = OB_WRP0_NWRP0_MSK;
pub const GPIO_MODER_MODER0_POS: usize = 0usize;
pub const GPIO_MODER_MODER0_MSK: usize = 0x3usize << GPIO_MODER_MODER0_POS;
pub const GPIO_MODER_MODER0: usize = GPIO_MODER_MODER0_MSK;
pub const GPIO_MODER_MODER0_0: usize = 0x1usize << GPIO_MODER_MODER0_POS;
pub const GPIO_MODER_MODER0_1: usize = 0x2usize << GPIO_MODER_MODER0_POS;
pub const GPIO_MODER_MODER1_POS: usize = 2usize;
pub const GPIO_MODER_MODER1_MSK: usize = 0x3usize << GPIO_MODER_MODER1_POS;
pub const GPIO_MODER_MODER1: usize = GPIO_MODER_MODER1_MSK;
pub const GPIO_MODER_MODER1_0: usize = 0x1usize << GPIO_MODER_MODER1_POS;
pub const GPIO_MODER_MODER1_1: usize = 0x2usize << GPIO_MODER_MODER1_POS;
pub const GPIO_MODER_MODER2_POS: usize = 4usize;
pub const GPIO_MODER_MODER2_MSK: usize = 0x3usize << GPIO_MODER_MODER2_POS;
pub const GPIO_MODER_MODER2: usize = GPIO_MODER_MODER2_MSK;
pub const GPIO_MODER_MODER2_0: usize = 0x1usize << GPIO_MODER_MODER2_POS;
pub const GPIO_MODER_MODER2_1: usize = 0x2usize << GPIO_MODER_MODER2_POS;
pub const GPIO_MODER_MODER3_POS: usize = 6usize;
pub const GPIO_MODER_MODER3_MSK: usize = 0x3usize << GPIO_MODER_MODER3_POS;
pub const GPIO_MODER_MODER3: usize = GPIO_MODER_MODER3_MSK;
pub const GPIO_MODER_MODER3_0: usize = 0x1usize << GPIO_MODER_MODER3_POS;
pub const GPIO_MODER_MODER3_1: usize = 0x2usize << GPIO_MODER_MODER3_POS;
pub const GPIO_MODER_MODER4_POS: usize = 8usize;
pub const GPIO_MODER_MODER4_MSK: usize = 0x3usize << GPIO_MODER_MODER4_POS;
pub const GPIO_MODER_MODER4: usize = GPIO_MODER_MODER4_MSK;
pub const GPIO_MODER_MODER4_0: usize = 0x1usize << GPIO_MODER_MODER4_POS;
pub const GPIO_MODER_MODER4_1: usize = 0x2usize << GPIO_MODER_MODER4_POS;
pub const GPIO_MODER_MODER5_POS: usize = 10usize;
pub const GPIO_MODER_MODER5_MSK: usize = 0x3usize << GPIO_MODER_MODER5_POS;
pub const GPIO_MODER_MODER5: usize = GPIO_MODER_MODER5_MSK;
pub const GPIO_MODER_MODER5_0: usize = 0x1usize << GPIO_MODER_MODER5_POS;
pub const GPIO_MODER_MODER5_1: usize = 0x2usize << GPIO_MODER_MODER5_POS;
pub const GPIO_MODER_MODER6_POS: usize = 12usize;
pub const GPIO_MODER_MODER6_MSK: usize = 0x3usize << GPIO_MODER_MODER6_POS;
pub const GPIO_MODER_MODER6: usize = GPIO_MODER_MODER6_MSK;
pub const GPIO_MODER_MODER6_0: usize = 0x1usize << GPIO_MODER_MODER6_POS;
pub const GPIO_MODER_MODER6_1: usize = 0x2usize << GPIO_MODER_MODER6_POS;
pub const GPIO_MODER_MODER7_POS: usize = 14usize;
pub const GPIO_MODER_MODER7_MSK: usize = 0x3usize << GPIO_MODER_MODER7_POS;
pub const GPIO_MODER_MODER7: usize = GPIO_MODER_MODER7_MSK;
pub const GPIO_MODER_MODER7_0: usize = 0x1usize << GPIO_MODER_MODER7_POS;
pub const GPIO_MODER_MODER7_1: usize = 0x2usize << GPIO_MODER_MODER7_POS;
pub const GPIO_MODER_MODER8_POS: usize = 16usize;
pub const GPIO_MODER_MODER8_MSK: usize = 0x3usize << GPIO_MODER_MODER8_POS;
pub const GPIO_MODER_MODER8: usize = GPIO_MODER_MODER8_MSK;
pub const GPIO_MODER_MODER8_0: usize = 0x1usize << GPIO_MODER_MODER8_POS;
pub const GPIO_MODER_MODER8_1: usize = 0x2usize << GPIO_MODER_MODER8_POS;
pub const GPIO_MODER_MODER9_POS: usize = 18usize;
pub const GPIO_MODER_MODER9_MSK: usize = 0x3usize << GPIO_MODER_MODER9_POS;
pub const GPIO_MODER_MODER9: usize = GPIO_MODER_MODER9_MSK;
pub const GPIO_MODER_MODER9_0: usize = 0x1usize << GPIO_MODER_MODER9_POS;
pub const GPIO_MODER_MODER9_1: usize = 0x2usize << GPIO_MODER_MODER9_POS;
pub const GPIO_MODER_MODER10_POS: usize = 20usize;
pub const GPIO_MODER_MODER10_MSK: usize = 0x3usize << GPIO_MODER_MODER10_POS;
pub const GPIO_MODER_MODER10: usize = GPIO_MODER_MODER10_MSK;
pub const GPIO_MODER_MODER10_0: usize = 0x1usize << GPIO_MODER_MODER10_POS;
pub const GPIO_MODER_MODER10_1: usize = 0x2usize << GPIO_MODER_MODER10_POS;
pub const GPIO_MODER_MODER11_POS: usize = 22usize;
pub const GPIO_MODER_MODER11_MSK: usize = 0x3usize << GPIO_MODER_MODER11_POS;
pub const GPIO_MODER_MODER11: usize = GPIO_MODER_MODER11_MSK;
pub const GPIO_MODER_MODER11_0: usize = 0x1usize << GPIO_MODER_MODER11_POS;
pub const GPIO_MODER_MODER11_1: usize = 0x2usize << GPIO_MODER_MODER11_POS;
pub const GPIO_MODER_MODER12_POS: usize = 24usize;
pub const GPIO_MODER_MODER12_MSK: usize = 0x3usize << GPIO_MODER_MODER12_POS;
pub const GPIO_MODER_MODER12: usize = GPIO_MODER_MODER12_MSK;
pub const GPIO_MODER_MODER12_0: usize = 0x1usize << GPIO_MODER_MODER12_POS;
pub const GPIO_MODER_MODER12_1: usize = 0x2usize << GPIO_MODER_MODER12_POS;
pub const GPIO_MODER_MODER13_POS: usize = 26usize;
pub const GPIO_MODER_MODER13_MSK: usize = 0x3usize << GPIO_MODER_MODER13_POS;
pub const GPIO_MODER_MODER13: usize = GPIO_MODER_MODER13_MSK;
pub const GPIO_MODER_MODER13_0: usize = 0x1usize << GPIO_MODER_MODER13_POS;
pub const GPIO_MODER_MODER13_1: usize = 0x2usize << GPIO_MODER_MODER13_POS;
pub const GPIO_MODER_MODER14_POS: usize = 28usize;
pub const GPIO_MODER_MODER14_MSK: usize = 0x3usize << GPIO_MODER_MODER14_POS;
pub const GPIO_MODER_MODER14: usize = GPIO_MODER_MODER14_MSK;
pub const GPIO_MODER_MODER14_0: usize = 0x1usize << GPIO_MODER_MODER14_POS;
pub const GPIO_MODER_MODER14_1: usize = 0x2usize << GPIO_MODER_MODER14_POS;
pub const GPIO_MODER_MODER15_POS: usize = 30usize;
pub const GPIO_MODER_MODER15_MSK: usize = 0x3usize << GPIO_MODER_MODER15_POS;
pub const GPIO_MODER_MODER15: usize = GPIO_MODER_MODER15_MSK;
pub const GPIO_MODER_MODER15_0: usize = 0x1usize << GPIO_MODER_MODER15_POS;
pub const GPIO_MODER_MODER15_1: usize = 0x2usize << GPIO_MODER_MODER15_POS;
pub const GPIO_OTYPER_OT_0: usize = 0x00000001usize;
pub const GPIO_OTYPER_OT_1: usize = 0x00000002usize;
pub const GPIO_OTYPER_OT_2: usize = 0x00000004usize;
pub const GPIO_OTYPER_OT_3: usize = 0x00000008usize;
pub const GPIO_OTYPER_OT_4: usize = 0x00000010usize;
pub const GPIO_OTYPER_OT_5: usize = 0x00000020usize;
pub const GPIO_OTYPER_OT_6: usize = 0x00000040usize;
pub const GPIO_OTYPER_OT_7: usize = 0x00000080usize;
pub const GPIO_OTYPER_OT_8: usize = 0x00000100usize;
pub const GPIO_OTYPER_OT_9: usize = 0x00000200usize;
pub const GPIO_OTYPER_OT_10: usize = 0x00000400usize;
pub const GPIO_OTYPER_OT_11: usize = 0x00000800usize;
pub const GPIO_OTYPER_OT_12: usize = 0x00001000usize;
pub const GPIO_OTYPER_OT_13: usize = 0x00002000usize;
pub const GPIO_OTYPER_OT_14: usize = 0x00004000usize;
pub const GPIO_OTYPER_OT_15: usize = 0x00008000usize;
pub const GPIO_OSPEEDR_OSPEEDR0_POS: usize = 0usize;
pub const GPIO_OSPEEDR_OSPEEDR0_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR0_POS;
pub const GPIO_OSPEEDR_OSPEEDR0: usize = GPIO_OSPEEDR_OSPEEDR0_MSK;
pub const GPIO_OSPEEDR_OSPEEDR0_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR0_POS;
pub const GPIO_OSPEEDR_OSPEEDR0_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR0_POS;
pub const GPIO_OSPEEDR_OSPEEDR1_POS: usize = 2usize;
pub const GPIO_OSPEEDR_OSPEEDR1_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR1_POS;
pub const GPIO_OSPEEDR_OSPEEDR1: usize = GPIO_OSPEEDR_OSPEEDR1_MSK;
pub const GPIO_OSPEEDR_OSPEEDR1_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR1_POS;
pub const GPIO_OSPEEDR_OSPEEDR1_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR1_POS;
pub const GPIO_OSPEEDR_OSPEEDR2_POS: usize = 4usize;
pub const GPIO_OSPEEDR_OSPEEDR2_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR2_POS;
pub const GPIO_OSPEEDR_OSPEEDR2: usize = GPIO_OSPEEDR_OSPEEDR2_MSK;
pub const GPIO_OSPEEDR_OSPEEDR2_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR2_POS;
pub const GPIO_OSPEEDR_OSPEEDR2_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR2_POS;
pub const GPIO_OSPEEDR_OSPEEDR3_POS: usize = 6usize;
pub const GPIO_OSPEEDR_OSPEEDR3_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR3_POS;
pub const GPIO_OSPEEDR_OSPEEDR3: usize = GPIO_OSPEEDR_OSPEEDR3_MSK;
pub const GPIO_OSPEEDR_OSPEEDR3_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR3_POS;
pub const GPIO_OSPEEDR_OSPEEDR3_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR3_POS;
pub const GPIO_OSPEEDR_OSPEEDR4_POS: usize = 8usize;
pub const GPIO_OSPEEDR_OSPEEDR4_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR4_POS;
pub const GPIO_OSPEEDR_OSPEEDR4: usize = GPIO_OSPEEDR_OSPEEDR4_MSK;
pub const GPIO_OSPEEDR_OSPEEDR4_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR4_POS;
pub const GPIO_OSPEEDR_OSPEEDR4_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR4_POS;
pub const GPIO_OSPEEDR_OSPEEDR5_POS: usize = 10usize;
pub const GPIO_OSPEEDR_OSPEEDR5_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR5_POS;
pub const GPIO_OSPEEDR_OSPEEDR5: usize = GPIO_OSPEEDR_OSPEEDR5_MSK;
pub const GPIO_OSPEEDR_OSPEEDR5_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR5_POS;
pub const GPIO_OSPEEDR_OSPEEDR5_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR5_POS;
pub const GPIO_OSPEEDR_OSPEEDR6_POS: usize = 12usize;
pub const GPIO_OSPEEDR_OSPEEDR6_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR6_POS;
pub const GPIO_OSPEEDR_OSPEEDR6: usize = GPIO_OSPEEDR_OSPEEDR6_MSK;
pub const GPIO_OSPEEDR_OSPEEDR6_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR6_POS;
pub const GPIO_OSPEEDR_OSPEEDR6_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR6_POS;
pub const GPIO_OSPEEDR_OSPEEDR7_POS: usize = 14usize;
pub const GPIO_OSPEEDR_OSPEEDR7_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR7_POS;
pub const GPIO_OSPEEDR_OSPEEDR7: usize = GPIO_OSPEEDR_OSPEEDR7_MSK;
pub const GPIO_OSPEEDR_OSPEEDR7_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR7_POS;
pub const GPIO_OSPEEDR_OSPEEDR7_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR7_POS;
pub const GPIO_OSPEEDR_OSPEEDR8_POS: usize = 16usize;
pub const GPIO_OSPEEDR_OSPEEDR8_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR8_POS;
pub const GPIO_OSPEEDR_OSPEEDR8: usize = GPIO_OSPEEDR_OSPEEDR8_MSK;
pub const GPIO_OSPEEDR_OSPEEDR8_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR8_POS;
pub const GPIO_OSPEEDR_OSPEEDR8_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR8_POS;
pub const GPIO_OSPEEDR_OSPEEDR9_POS: usize = 18usize;
pub const GPIO_OSPEEDR_OSPEEDR9_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR9_POS;
pub const GPIO_OSPEEDR_OSPEEDR9: usize = GPIO_OSPEEDR_OSPEEDR9_MSK;
pub const GPIO_OSPEEDR_OSPEEDR9_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR9_POS;
pub const GPIO_OSPEEDR_OSPEEDR9_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR9_POS;
pub const GPIO_OSPEEDR_OSPEEDR10_POS: usize = 20usize;
pub const GPIO_OSPEEDR_OSPEEDR10_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR10_POS;
pub const GPIO_OSPEEDR_OSPEEDR10: usize = GPIO_OSPEEDR_OSPEEDR10_MSK;
pub const GPIO_OSPEEDR_OSPEEDR10_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR10_POS;
pub const GPIO_OSPEEDR_OSPEEDR10_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR10_POS;
pub const GPIO_OSPEEDR_OSPEEDR11_POS: usize = 22usize;
pub const GPIO_OSPEEDR_OSPEEDR11_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR11_POS;
pub const GPIO_OSPEEDR_OSPEEDR11: usize = GPIO_OSPEEDR_OSPEEDR11_MSK;
pub const GPIO_OSPEEDR_OSPEEDR11_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR11_POS;
pub const GPIO_OSPEEDR_OSPEEDR11_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR11_POS;
pub const GPIO_OSPEEDR_OSPEEDR12_POS: usize = 24usize;
pub const GPIO_OSPEEDR_OSPEEDR12_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR12_POS;
pub const GPIO_OSPEEDR_OSPEEDR12: usize = GPIO_OSPEEDR_OSPEEDR12_MSK;
pub const GPIO_OSPEEDR_OSPEEDR12_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR12_POS;
pub const GPIO_OSPEEDR_OSPEEDR12_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR12_POS;
pub const GPIO_OSPEEDR_OSPEEDR13_POS: usize = 26usize;
pub const GPIO_OSPEEDR_OSPEEDR13_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR13_POS;
pub const GPIO_OSPEEDR_OSPEEDR13: usize = GPIO_OSPEEDR_OSPEEDR13_MSK;
pub const GPIO_OSPEEDR_OSPEEDR13_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR13_POS;
pub const GPIO_OSPEEDR_OSPEEDR13_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR13_POS;
pub const GPIO_OSPEEDR_OSPEEDR14_POS: usize = 28usize;
pub const GPIO_OSPEEDR_OSPEEDR14_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR14_POS;
pub const GPIO_OSPEEDR_OSPEEDR14: usize = GPIO_OSPEEDR_OSPEEDR14_MSK;
pub const GPIO_OSPEEDR_OSPEEDR14_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR14_POS;
pub const GPIO_OSPEEDR_OSPEEDR14_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR14_POS;
pub const GPIO_OSPEEDR_OSPEEDR15_POS: usize = 30usize;
pub const GPIO_OSPEEDR_OSPEEDR15_MSK: usize = 0x3usize << GPIO_OSPEEDR_OSPEEDR15_POS;
pub const GPIO_OSPEEDR_OSPEEDR15: usize = GPIO_OSPEEDR_OSPEEDR15_MSK;
pub const GPIO_OSPEEDR_OSPEEDR15_0: usize = 0x1usize << GPIO_OSPEEDR_OSPEEDR15_POS;
pub const GPIO_OSPEEDR_OSPEEDR15_1: usize = 0x2usize << GPIO_OSPEEDR_OSPEEDR15_POS;
pub const GPIO_OSPEEDER_OSPEEDR0: usize = GPIO_OSPEEDR_OSPEEDR0;
pub const GPIO_OSPEEDER_OSPEEDR0_0: usize = GPIO_OSPEEDR_OSPEEDR0_0;
pub const GPIO_OSPEEDER_OSPEEDR0_1: usize = GPIO_OSPEEDR_OSPEEDR0_1;
pub const GPIO_OSPEEDER_OSPEEDR1: usize = GPIO_OSPEEDR_OSPEEDR1;
pub const GPIO_OSPEEDER_OSPEEDR1_0: usize = GPIO_OSPEEDR_OSPEEDR1_0;
pub const GPIO_OSPEEDER_OSPEEDR1_1: usize = GPIO_OSPEEDR_OSPEEDR1_1;
pub const GPIO_OSPEEDER_OSPEEDR2: usize = GPIO_OSPEEDR_OSPEEDR2;
pub const GPIO_OSPEEDER_OSPEEDR2_0: usize = GPIO_OSPEEDR_OSPEEDR2_0;
pub const GPIO_OSPEEDER_OSPEEDR2_1: usize = GPIO_OSPEEDR_OSPEEDR2_1;
pub const GPIO_OSPEEDER_OSPEEDR3: usize = GPIO_OSPEEDR_OSPEEDR3;
pub const GPIO_OSPEEDER_OSPEEDR3_0: usize = GPIO_OSPEEDR_OSPEEDR3_0;
pub const GPIO_OSPEEDER_OSPEEDR3_1: usize = GPIO_OSPEEDR_OSPEEDR3_1;
pub const GPIO_OSPEEDER_OSPEEDR4: usize = GPIO_OSPEEDR_OSPEEDR4;
pub const GPIO_OSPEEDER_OSPEEDR4_0: usize = GPIO_OSPEEDR_OSPEEDR4_0;
pub const GPIO_OSPEEDER_OSPEEDR4_1: usize = GPIO_OSPEEDR_OSPEEDR4_1;
pub const GPIO_OSPEEDER_OSPEEDR5: usize = GPIO_OSPEEDR_OSPEEDR5;
pub const GPIO_OSPEEDER_OSPEEDR5_0: usize = GPIO_OSPEEDR_OSPEEDR5_0;
pub const GPIO_OSPEEDER_OSPEEDR5_1: usize = GPIO_OSPEEDR_OSPEEDR5_1;
pub const GPIO_OSPEEDER_OSPEEDR6: usize = GPIO_OSPEEDR_OSPEEDR6;
pub const GPIO_OSPEEDER_OSPEEDR6_0: usize = GPIO_OSPEEDR_OSPEEDR6_0;
pub const GPIO_OSPEEDER_OSPEEDR6_1: usize = GPIO_OSPEEDR_OSPEEDR6_1;
pub const GPIO_OSPEEDER_OSPEEDR7: usize = GPIO_OSPEEDR_OSPEEDR7;
pub const GPIO_OSPEEDER_OSPEEDR7_0: usize = GPIO_OSPEEDR_OSPEEDR7_0;
pub const GPIO_OSPEEDER_OSPEEDR7_1: usize = GPIO_OSPEEDR_OSPEEDR7_1;
pub const GPIO_OSPEEDER_OSPEEDR8: usize = GPIO_OSPEEDR_OSPEEDR8;
pub const GPIO_OSPEEDER_OSPEEDR8_0: usize = GPIO_OSPEEDR_OSPEEDR8_0;
pub const GPIO_OSPEEDER_OSPEEDR8_1: usize = GPIO_OSPEEDR_OSPEEDR8_1;
pub const GPIO_OSPEEDER_OSPEEDR9: usize = GPIO_OSPEEDR_OSPEEDR9;
pub const GPIO_OSPEEDER_OSPEEDR9_0: usize = GPIO_OSPEEDR_OSPEEDR9_0;
pub const GPIO_OSPEEDER_OSPEEDR9_1: usize = GPIO_OSPEEDR_OSPEEDR9_1;
pub const GPIO_OSPEEDER_OSPEEDR10: usize = GPIO_OSPEEDR_OSPEEDR10;
pub const GPIO_OSPEEDER_OSPEEDR10_0: usize = GPIO_OSPEEDR_OSPEEDR10_0;
pub const GPIO_OSPEEDER_OSPEEDR10_1: usize = GPIO_OSPEEDR_OSPEEDR10_1;
pub const GPIO_OSPEEDER_OSPEEDR11: usize = GPIO_OSPEEDR_OSPEEDR11;
pub const GPIO_OSPEEDER_OSPEEDR11_0: usize = GPIO_OSPEEDR_OSPEEDR11_0;
pub const GPIO_OSPEEDER_OSPEEDR11_1: usize = GPIO_OSPEEDR_OSPEEDR11_1;
pub const GPIO_OSPEEDER_OSPEEDR12: usize = GPIO_OSPEEDR_OSPEEDR12;
pub const GPIO_OSPEEDER_OSPEEDR12_0: usize = GPIO_OSPEEDR_OSPEEDR12_0;
pub const GPIO_OSPEEDER_OSPEEDR12_1: usize = GPIO_OSPEEDR_OSPEEDR12_1;
pub const GPIO_OSPEEDER_OSPEEDR13: usize = GPIO_OSPEEDR_OSPEEDR13;
pub const GPIO_OSPEEDER_OSPEEDR13_0: usize = GPIO_OSPEEDR_OSPEEDR13_0;
pub const GPIO_OSPEEDER_OSPEEDR13_1: usize = GPIO_OSPEEDR_OSPEEDR13_1;
pub const GPIO_OSPEEDER_OSPEEDR14: usize = GPIO_OSPEEDR_OSPEEDR14;
pub const GPIO_OSPEEDER_OSPEEDR14_0: usize = GPIO_OSPEEDR_OSPEEDR14_0;
pub const GPIO_OSPEEDER_OSPEEDR14_1: usize = GPIO_OSPEEDR_OSPEEDR14_1;
pub const GPIO_OSPEEDER_OSPEEDR15: usize = GPIO_OSPEEDR_OSPEEDR15;
pub const GPIO_OSPEEDER_OSPEEDR15_0: usize = GPIO_OSPEEDR_OSPEEDR15_0;
pub const GPIO_OSPEEDER_OSPEEDR15_1: usize = GPIO_OSPEEDR_OSPEEDR15_1;
pub const GPIO_PUPDR_PUPDR0_POS: usize = 0usize;
pub const GPIO_PUPDR_PUPDR0_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR0_POS;
pub const GPIO_PUPDR_PUPDR0: usize = GPIO_PUPDR_PUPDR0_MSK;
pub const GPIO_PUPDR_PUPDR0_0: usize = 0x1usize << GPIO_PUPDR_PUPDR0_POS;
pub const GPIO_PUPDR_PUPDR0_1: usize = 0x2usize << GPIO_PUPDR_PUPDR0_POS;
pub const GPIO_PUPDR_PUPDR1_POS: usize = 2usize;
pub const GPIO_PUPDR_PUPDR1_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR1_POS;
pub const GPIO_PUPDR_PUPDR1: usize = GPIO_PUPDR_PUPDR1_MSK;
pub const GPIO_PUPDR_PUPDR1_0: usize = 0x1usize << GPIO_PUPDR_PUPDR1_POS;
pub const GPIO_PUPDR_PUPDR1_1: usize = 0x2usize << GPIO_PUPDR_PUPDR1_POS;
pub const GPIO_PUPDR_PUPDR2_POS: usize = 4usize;
pub const GPIO_PUPDR_PUPDR2_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR2_POS;
pub const GPIO_PUPDR_PUPDR2: usize = GPIO_PUPDR_PUPDR2_MSK;
pub const GPIO_PUPDR_PUPDR2_0: usize = 0x1usize << GPIO_PUPDR_PUPDR2_POS;
pub const GPIO_PUPDR_PUPDR2_1: usize = 0x2usize << GPIO_PUPDR_PUPDR2_POS;
pub const GPIO_PUPDR_PUPDR3_POS: usize = 6usize;
pub const GPIO_PUPDR_PUPDR3_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR3_POS;
pub const GPIO_PUPDR_PUPDR3: usize = GPIO_PUPDR_PUPDR3_MSK;
pub const GPIO_PUPDR_PUPDR3_0: usize = 0x1usize << GPIO_PUPDR_PUPDR3_POS;
pub const GPIO_PUPDR_PUPDR3_1: usize = 0x2usize << GPIO_PUPDR_PUPDR3_POS;
pub const GPIO_PUPDR_PUPDR4_POS: usize = 8usize;
pub const GPIO_PUPDR_PUPDR4_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR4_POS;
pub const GPIO_PUPDR_PUPDR4: usize = GPIO_PUPDR_PUPDR4_MSK;
pub const GPIO_PUPDR_PUPDR4_0: usize = 0x1usize << GPIO_PUPDR_PUPDR4_POS;
pub const GPIO_PUPDR_PUPDR4_1: usize = 0x2usize << GPIO_PUPDR_PUPDR4_POS;
pub const GPIO_PUPDR_PUPDR5_POS: usize = 10usize;
pub const GPIO_PUPDR_PUPDR5_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR5_POS;
pub const GPIO_PUPDR_PUPDR5: usize = GPIO_PUPDR_PUPDR5_MSK;
pub const GPIO_PUPDR_PUPDR5_0: usize = 0x1usize << GPIO_PUPDR_PUPDR5_POS;
pub const GPIO_PUPDR_PUPDR5_1: usize = 0x2usize << GPIO_PUPDR_PUPDR5_POS;
pub const GPIO_PUPDR_PUPDR6_POS: usize = 12usize;
pub const GPIO_PUPDR_PUPDR6_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR6_POS;
pub const GPIO_PUPDR_PUPDR6: usize = GPIO_PUPDR_PUPDR6_MSK;
pub const GPIO_PUPDR_PUPDR6_0: usize = 0x1usize << GPIO_PUPDR_PUPDR6_POS;
pub const GPIO_PUPDR_PUPDR6_1: usize = 0x2usize << GPIO_PUPDR_PUPDR6_POS;
pub const GPIO_PUPDR_PUPDR7_POS: usize = 14usize;
pub const GPIO_PUPDR_PUPDR7_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR7_POS;
pub const GPIO_PUPDR_PUPDR7: usize = GPIO_PUPDR_PUPDR7_MSK;
pub const GPIO_PUPDR_PUPDR7_0: usize = 0x1usize << GPIO_PUPDR_PUPDR7_POS;
pub const GPIO_PUPDR_PUPDR7_1: usize = 0x2usize << GPIO_PUPDR_PUPDR7_POS;
pub const GPIO_PUPDR_PUPDR8_POS: usize = 16usize;
pub const GPIO_PUPDR_PUPDR8_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR8_POS;
pub const GPIO_PUPDR_PUPDR8: usize = GPIO_PUPDR_PUPDR8_MSK;
pub const GPIO_PUPDR_PUPDR8_0: usize = 0x1usize << GPIO_PUPDR_PUPDR8_POS;
pub const GPIO_PUPDR_PUPDR8_1: usize = 0x2usize << GPIO_PUPDR_PUPDR8_POS;
pub const GPIO_PUPDR_PUPDR9_POS: usize = 18usize;
pub const GPIO_PUPDR_PUPDR9_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR9_POS;
pub const GPIO_PUPDR_PUPDR9: usize = GPIO_PUPDR_PUPDR9_MSK;
pub const GPIO_PUPDR_PUPDR9_0: usize = 0x1usize << GPIO_PUPDR_PUPDR9_POS;
pub const GPIO_PUPDR_PUPDR9_1: usize = 0x2usize << GPIO_PUPDR_PUPDR9_POS;
pub const GPIO_PUPDR_PUPDR10_POS: usize = 20usize;
pub const GPIO_PUPDR_PUPDR10_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR10_POS;
pub const GPIO_PUPDR_PUPDR10: usize = GPIO_PUPDR_PUPDR10_MSK;
pub const GPIO_PUPDR_PUPDR10_0: usize = 0x1usize << GPIO_PUPDR_PUPDR10_POS;
pub const GPIO_PUPDR_PUPDR10_1: usize = 0x2usize << GPIO_PUPDR_PUPDR10_POS;
pub const GPIO_PUPDR_PUPDR11_POS: usize = 22usize;
pub const GPIO_PUPDR_PUPDR11_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR11_POS;
pub const GPIO_PUPDR_PUPDR11: usize = GPIO_PUPDR_PUPDR11_MSK;
pub const GPIO_PUPDR_PUPDR11_0: usize = 0x1usize << GPIO_PUPDR_PUPDR11_POS;
pub const GPIO_PUPDR_PUPDR11_1: usize = 0x2usize << GPIO_PUPDR_PUPDR11_POS;
pub const GPIO_PUPDR_PUPDR12_POS: usize = 24usize;
pub const GPIO_PUPDR_PUPDR12_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR12_POS;
pub const GPIO_PUPDR_PUPDR12: usize = GPIO_PUPDR_PUPDR12_MSK;
pub const GPIO_PUPDR_PUPDR12_0: usize = 0x1usize << GPIO_PUPDR_PUPDR12_POS;
pub const GPIO_PUPDR_PUPDR12_1: usize = 0x2usize << GPIO_PUPDR_PUPDR12_POS;
pub const GPIO_PUPDR_PUPDR13_POS: usize = 26usize;
pub const GPIO_PUPDR_PUPDR13_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR13_POS;
pub const GPIO_PUPDR_PUPDR13: usize = GPIO_PUPDR_PUPDR13_MSK;
pub const GPIO_PUPDR_PUPDR13_0: usize = 0x1usize << GPIO_PUPDR_PUPDR13_POS;
pub const GPIO_PUPDR_PUPDR13_1: usize = 0x2usize << GPIO_PUPDR_PUPDR13_POS;
pub const GPIO_PUPDR_PUPDR14_POS: usize = 28usize;
pub const GPIO_PUPDR_PUPDR14_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR14_POS;
pub const GPIO_PUPDR_PUPDR14: usize = GPIO_PUPDR_PUPDR14_MSK;
pub const GPIO_PUPDR_PUPDR14_0: usize = 0x1usize << GPIO_PUPDR_PUPDR14_POS;
pub const GPIO_PUPDR_PUPDR14_1: usize = 0x2usize << GPIO_PUPDR_PUPDR14_POS;
pub const GPIO_PUPDR_PUPDR15_POS: usize = 30usize;
pub const GPIO_PUPDR_PUPDR15_MSK: usize = 0x3usize << GPIO_PUPDR_PUPDR15_POS;
pub const GPIO_PUPDR_PUPDR15: usize = GPIO_PUPDR_PUPDR15_MSK;
pub const GPIO_PUPDR_PUPDR15_0: usize = 0x1usize << GPIO_PUPDR_PUPDR15_POS;
pub const GPIO_PUPDR_PUPDR15_1: usize = 0x2usize << GPIO_PUPDR_PUPDR15_POS;
pub const GPIO_IDR_0: usize = 0x00000001usize;
pub const GPIO_IDR_1: usize = 0x00000002usize;
pub const GPIO_IDR_2: usize = 0x00000004usize;
pub const GPIO_IDR_3: usize = 0x00000008usize;
pub const GPIO_IDR_4: usize = 0x00000010usize;
pub const GPIO_IDR_5: usize = 0x00000020usize;
pub const GPIO_IDR_6: usize = 0x00000040usize;
pub const GPIO_IDR_7: usize = 0x00000080usize;
pub const GPIO_IDR_8: usize = 0x00000100usize;
pub const GPIO_IDR_9: usize = 0x00000200usize;
pub const GPIO_IDR_10: usize = 0x00000400usize;
pub const GPIO_IDR_11: usize = 0x00000800usize;
pub const GPIO_IDR_12: usize = 0x00001000usize;
pub const GPIO_IDR_13: usize = 0x00002000usize;
pub const GPIO_IDR_14: usize = 0x00004000usize;
pub const GPIO_IDR_15: usize = 0x00008000usize;
pub const GPIO_ODR_0: usize = 0x00000001usize;
pub const GPIO_ODR_1: usize = 0x00000002usize;
pub const GPIO_ODR_2: usize = 0x00000004usize;
pub const GPIO_ODR_3: usize = 0x00000008usize;
pub const GPIO_ODR_4: usize = 0x00000010usize;
pub const GPIO_ODR_5: usize = 0x00000020usize;
pub const GPIO_ODR_6: usize = 0x00000040usize;
pub const GPIO_ODR_7: usize = 0x00000080usize;
pub const GPIO_ODR_8: usize = 0x00000100usize;
pub const GPIO_ODR_9: usize = 0x00000200usize;
pub const GPIO_ODR_10: usize = 0x00000400usize;
pub const GPIO_ODR_11: usize = 0x00000800usize;
pub const GPIO_ODR_12: usize = 0x00001000usize;
pub const GPIO_ODR_13: usize = 0x00002000usize;
pub const GPIO_ODR_14: usize = 0x00004000usize;
pub const GPIO_ODR_15: usize = 0x00008000usize;
pub const GPIO_BSRR_BS_0: usize = 0x00000001usize;
pub const GPIO_BSRR_BS_1: usize = 0x00000002usize;
pub const GPIO_BSRR_BS_2: usize = 0x00000004usize;
pub const GPIO_BSRR_BS_3: usize = 0x00000008usize;
pub const GPIO_BSRR_BS_4: usize = 0x00000010usize;
pub const GPIO_BSRR_BS_5: usize = 0x00000020usize;
pub const GPIO_BSRR_BS_6: usize = 0x00000040usize;
pub const GPIO_BSRR_BS_7: usize = 0x00000080usize;
pub const GPIO_BSRR_BS_8: usize = 0x00000100usize;
pub const GPIO_BSRR_BS_9: usize = 0x00000200usize;
pub const GPIO_BSRR_BS_10: usize = 0x00000400usize;
pub const GPIO_BSRR_BS_11: usize = 0x00000800usize;
pub const GPIO_BSRR_BS_12: usize = 0x00001000usize;
pub const GPIO_BSRR_BS_13: usize = 0x00002000usize;
pub const GPIO_BSRR_BS_14: usize = 0x00004000usize;
pub const GPIO_BSRR_BS_15: usize = 0x00008000usize;
pub const GPIO_BSRR_BR_0: usize = 0x00010000usize;
pub const GPIO_BSRR_BR_1: usize = 0x00020000usize;
pub const GPIO_BSRR_BR_2: usize = 0x00040000usize;
pub const GPIO_BSRR_BR_3: usize = 0x00080000usize;
pub const GPIO_BSRR_BR_4: usize = 0x00100000usize;
pub const GPIO_BSRR_BR_5: usize = 0x00200000usize;
pub const GPIO_BSRR_BR_6: usize = 0x00400000usize;
pub const GPIO_BSRR_BR_7: usize = 0x00800000usize;
pub const GPIO_BSRR_BR_8: usize = 0x01000000usize;
pub const GPIO_BSRR_BR_9: usize = 0x02000000usize;
pub const GPIO_BSRR_BR_10: usize = 0x04000000usize;
pub const GPIO_BSRR_BR_11: usize = 0x08000000usize;
pub const GPIO_BSRR_BR_12: usize = 0x10000000usize;
pub const GPIO_BSRR_BR_13: usize = 0x20000000usize;
pub const GPIO_BSRR_BR_14: usize = 0x40000000usize;
pub const GPIO_BSRR_BR_15: usize = 0x80000000usize;
pub const GPIO_LCKR_LCK0_POS: usize = 0usize;
pub const GPIO_LCKR_LCK0_MSK: usize = 0x1usize << GPIO_LCKR_LCK0_POS;
pub const GPIO_LCKR_LCK0: usize = GPIO_LCKR_LCK0_MSK;
pub const GPIO_LCKR_LCK1_POS: usize = 1usize;
pub const GPIO_LCKR_LCK1_MSK: usize = 0x1usize << GPIO_LCKR_LCK1_POS;
pub const GPIO_LCKR_LCK1: usize = GPIO_LCKR_LCK1_MSK;
pub const GPIO_LCKR_LCK2_POS: usize = 2usize;
pub const GPIO_LCKR_LCK2_MSK: usize = 0x1usize << GPIO_LCKR_LCK2_POS;
pub const GPIO_LCKR_LCK2: usize = GPIO_LCKR_LCK2_MSK;
pub const GPIO_LCKR_LCK3_POS: usize = 3usize;
pub const GPIO_LCKR_LCK3_MSK: usize = 0x1usize << GPIO_LCKR_LCK3_POS;
pub const GPIO_LCKR_LCK3: usize = GPIO_LCKR_LCK3_MSK;
pub const GPIO_LCKR_LCK4_POS: usize = 4usize;
pub const GPIO_LCKR_LCK4_MSK: usize = 0x1usize << GPIO_LCKR_LCK4_POS;
pub const GPIO_LCKR_LCK4: usize = GPIO_LCKR_LCK4_MSK;
pub const GPIO_LCKR_LCK5_POS: usize = 5usize;
pub const GPIO_LCKR_LCK5_MSK: usize = 0x1usize << GPIO_LCKR_LCK5_POS;
pub const GPIO_LCKR_LCK5: usize = GPIO_LCKR_LCK5_MSK;
pub const GPIO_LCKR_LCK6_POS: usize = 6usize;
pub const GPIO_LCKR_LCK6_MSK: usize = 0x1usize << GPIO_LCKR_LCK6_POS;
pub const GPIO_LCKR_LCK6: usize = GPIO_LCKR_LCK6_MSK;
pub const GPIO_LCKR_LCK7_POS: usize = 7usize;
pub const GPIO_LCKR_LCK7_MSK: usize = 0x1usize << GPIO_LCKR_LCK7_POS;
pub const GPIO_LCKR_LCK7: usize = GPIO_LCKR_LCK7_MSK;
pub const GPIO_LCKR_LCK8_POS: usize = 8usize;
pub const GPIO_LCKR_LCK8_MSK: usize = 0x1usize << GPIO_LCKR_LCK8_POS;
pub const GPIO_LCKR_LCK8: usize = GPIO_LCKR_LCK8_MSK;
pub const GPIO_LCKR_LCK9_POS: usize = 9usize;
pub const GPIO_LCKR_LCK9_MSK: usize = 0x1usize << GPIO_LCKR_LCK9_POS;
pub const GPIO_LCKR_LCK9: usize = GPIO_LCKR_LCK9_MSK;
pub const GPIO_LCKR_LCK10_POS: usize = 10usize;
pub const GPIO_LCKR_LCK10_MSK: usize = 0x1usize << GPIO_LCKR_LCK10_POS;
pub const GPIO_LCKR_LCK10: usize = GPIO_LCKR_LCK10_MSK;
pub const GPIO_LCKR_LCK11_POS: usize = 11usize;
pub const GPIO_LCKR_LCK11_MSK: usize = 0x1usize << GPIO_LCKR_LCK11_POS;
pub const GPIO_LCKR_LCK11: usize = GPIO_LCKR_LCK11_MSK;
pub const GPIO_LCKR_LCK12_POS: usize = 12usize;
pub const GPIO_LCKR_LCK12_MSK: usize = 0x1usize << GPIO_LCKR_LCK12_POS;
pub const GPIO_LCKR_LCK12: usize = GPIO_LCKR_LCK12_MSK;
pub const GPIO_LCKR_LCK13_POS: usize = 13usize;
pub const GPIO_LCKR_LCK13_MSK: usize = 0x1usize << GPIO_LCKR_LCK13_POS;
pub const GPIO_LCKR_LCK13: usize = GPIO_LCKR_LCK13_MSK;
pub const GPIO_LCKR_LCK14_POS: usize = 14usize;
pub const GPIO_LCKR_LCK14_MSK: usize = 0x1usize << GPIO_LCKR_LCK14_POS;
pub const GPIO_LCKR_LCK14: usize = GPIO_LCKR_LCK14_MSK;
pub const GPIO_LCKR_LCK15_POS: usize = 15usize;
pub const GPIO_LCKR_LCK15_MSK: usize = 0x1usize << GPIO_LCKR_LCK15_POS;
pub const GPIO_LCKR_LCK15: usize = GPIO_LCKR_LCK15_MSK;
pub const GPIO_LCKR_LCKK_POS: usize = 16usize;
pub const GPIO_LCKR_LCKK_MSK: usize = 0x1usize << GPIO_LCKR_LCKK_POS;
pub const GPIO_LCKR_LCKK: usize = GPIO_LCKR_LCKK_MSK;
pub const GPIO_AFRL_AFSEL0_POS: usize = 0usize;
pub const GPIO_AFRL_AFSEL0_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL0_POS;
pub const GPIO_AFRL_AFSEL0: usize = GPIO_AFRL_AFSEL0_MSK;
pub const GPIO_AFRL_AFSEL1_POS: usize = 4usize;
pub const GPIO_AFRL_AFSEL1_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL1_POS;
pub const GPIO_AFRL_AFSEL1: usize = GPIO_AFRL_AFSEL1_MSK;
pub const GPIO_AFRL_AFSEL2_POS: usize = 8usize;
pub const GPIO_AFRL_AFSEL2_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL2_POS;
pub const GPIO_AFRL_AFSEL2: usize = GPIO_AFRL_AFSEL2_MSK;
pub const GPIO_AFRL_AFSEL3_POS: usize = 12usize;
pub const GPIO_AFRL_AFSEL3_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL3_POS;
pub const GPIO_AFRL_AFSEL3: usize = GPIO_AFRL_AFSEL3_MSK;
pub const GPIO_AFRL_AFSEL4_POS: usize = 16usize;
pub const GPIO_AFRL_AFSEL4_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL4_POS;
pub const GPIO_AFRL_AFSEL4: usize = GPIO_AFRL_AFSEL4_MSK;
pub const GPIO_AFRL_AFSEL5_POS: usize = 20usize;
pub const GPIO_AFRL_AFSEL5_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL5_POS;
pub const GPIO_AFRL_AFSEL5: usize = GPIO_AFRL_AFSEL5_MSK;
pub const GPIO_AFRL_AFSEL6_POS: usize = 24usize;
pub const GPIO_AFRL_AFSEL6_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL6_POS;
pub const GPIO_AFRL_AFSEL6: usize = GPIO_AFRL_AFSEL6_MSK;
pub const GPIO_AFRL_AFSEL7_POS: usize = 28usize;
pub const GPIO_AFRL_AFSEL7_MSK: usize = 0xFusize << GPIO_AFRL_AFSEL7_POS;
pub const GPIO_AFRL_AFSEL7: usize = GPIO_AFRL_AFSEL7_MSK;
pub const GPIO_AFRL_AFRL0_POS: usize = GPIO_AFRL_AFSEL0_POS;
pub const GPIO_AFRL_AFRL0_MSK: usize = GPIO_AFRL_AFSEL0_MSK;
pub const GPIO_AFRL_AFRL0: usize = GPIO_AFRL_AFSEL0;
pub const GPIO_AFRL_AFRL1_POS: usize = GPIO_AFRL_AFSEL1_POS;
pub const GPIO_AFRL_AFRL1_MSK: usize = GPIO_AFRL_AFSEL1_MSK;
pub const GPIO_AFRL_AFRL1: usize = GPIO_AFRL_AFSEL1;
pub const GPIO_AFRL_AFRL2_POS: usize = GPIO_AFRL_AFSEL2_POS;
pub const GPIO_AFRL_AFRL2_MSK: usize = GPIO_AFRL_AFSEL2_MSK;
pub const GPIO_AFRL_AFRL2: usize = GPIO_AFRL_AFSEL2;
pub const GPIO_AFRL_AFRL3_POS: usize = GPIO_AFRL_AFSEL3_POS;
pub const GPIO_AFRL_AFRL3_MSK: usize = GPIO_AFRL_AFSEL3_MSK;
pub const GPIO_AFRL_AFRL3: usize = GPIO_AFRL_AFSEL3;
pub const GPIO_AFRL_AFRL4_POS: usize = GPIO_AFRL_AFSEL4_POS;
pub const GPIO_AFRL_AFRL4_MSK: usize = GPIO_AFRL_AFSEL4_MSK;
pub const GPIO_AFRL_AFRL4: usize = GPIO_AFRL_AFSEL4;
pub const GPIO_AFRL_AFRL5_POS: usize = GPIO_AFRL_AFSEL5_POS;
pub const GPIO_AFRL_AFRL5_MSK: usize = GPIO_AFRL_AFSEL5_MSK;
pub const GPIO_AFRL_AFRL5: usize = GPIO_AFRL_AFSEL5;
pub const GPIO_AFRL_AFRL6_POS: usize = GPIO_AFRL_AFSEL6_POS;
pub const GPIO_AFRL_AFRL6_MSK: usize = GPIO_AFRL_AFSEL6_MSK;
pub const GPIO_AFRL_AFRL6: usize = GPIO_AFRL_AFSEL6;
pub const GPIO_AFRL_AFRL7_POS: usize = GPIO_AFRL_AFSEL7_POS;
pub const GPIO_AFRL_AFRL7_MSK: usize = GPIO_AFRL_AFSEL7_MSK;
pub const GPIO_AFRL_AFRL7: usize = GPIO_AFRL_AFSEL7;
pub const GPIO_AFRH_AFSEL8_POS: usize = 0usize;
pub const GPIO_AFRH_AFSEL8_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL8_POS;
pub const GPIO_AFRH_AFSEL8: usize = GPIO_AFRH_AFSEL8_MSK;
pub const GPIO_AFRH_AFSEL9_POS: usize = 4usize;
pub const GPIO_AFRH_AFSEL9_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL9_POS;
pub const GPIO_AFRH_AFSEL9: usize = GPIO_AFRH_AFSEL9_MSK;
pub const GPIO_AFRH_AFSEL10_POS: usize = 8usize;
pub const GPIO_AFRH_AFSEL10_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL10_POS;
pub const GPIO_AFRH_AFSEL10: usize = GPIO_AFRH_AFSEL10_MSK;
pub const GPIO_AFRH_AFSEL11_POS: usize = 12usize;
pub const GPIO_AFRH_AFSEL11_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL11_POS;
pub const GPIO_AFRH_AFSEL11: usize = GPIO_AFRH_AFSEL11_MSK;
pub const GPIO_AFRH_AFSEL12_POS: usize = 16usize;
pub const GPIO_AFRH_AFSEL12_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL12_POS;
pub const GPIO_AFRH_AFSEL12: usize = GPIO_AFRH_AFSEL12_MSK;
pub const GPIO_AFRH_AFSEL13_POS: usize = 20usize;
pub const GPIO_AFRH_AFSEL13_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL13_POS;
pub const GPIO_AFRH_AFSEL13: usize = GPIO_AFRH_AFSEL13_MSK;
pub const GPIO_AFRH_AFSEL14_POS: usize = 24usize;
pub const GPIO_AFRH_AFSEL14_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL14_POS;
pub const GPIO_AFRH_AFSEL14: usize = GPIO_AFRH_AFSEL14_MSK;
pub const GPIO_AFRH_AFSEL15_POS: usize = 28usize;
pub const GPIO_AFRH_AFSEL15_MSK: usize = 0xFusize << GPIO_AFRH_AFSEL15_POS;
pub const GPIO_AFRH_AFSEL15: usize = GPIO_AFRH_AFSEL15_MSK;
pub const GPIO_AFRH_AFRH0_POS: usize = GPIO_AFRH_AFSEL8_POS;
pub const GPIO_AFRH_AFRH0_MSK: usize = GPIO_AFRH_AFSEL8_MSK;
pub const GPIO_AFRH_AFRH0: usize = GPIO_AFRH_AFSEL8;
pub const GPIO_AFRH_AFRH1_POS: usize = GPIO_AFRH_AFSEL9_POS;
pub const GPIO_AFRH_AFRH1_MSK: usize = GPIO_AFRH_AFSEL9_MSK;
pub const GPIO_AFRH_AFRH1: usize = GPIO_AFRH_AFSEL9;
pub const GPIO_AFRH_AFRH2_POS: usize = GPIO_AFRH_AFSEL10_POS;
pub const GPIO_AFRH_AFRH2_MSK: usize = GPIO_AFRH_AFSEL10_MSK;
pub const GPIO_AFRH_AFRH2: usize = GPIO_AFRH_AFSEL10;
pub const GPIO_AFRH_AFRH3_POS: usize = GPIO_AFRH_AFSEL11_POS;
pub const GPIO_AFRH_AFRH3_MSK: usize = GPIO_AFRH_AFSEL11_MSK;
pub const GPIO_AFRH_AFRH3: usize = GPIO_AFRH_AFSEL11;
pub const GPIO_AFRH_AFRH4_POS: usize = GPIO_AFRH_AFSEL12_POS;
pub const GPIO_AFRH_AFRH4_MSK: usize = GPIO_AFRH_AFSEL12_MSK;
pub const GPIO_AFRH_AFRH4: usize = GPIO_AFRH_AFSEL12;
pub const GPIO_AFRH_AFRH5_POS: usize = GPIO_AFRH_AFSEL13_POS;
pub const GPIO_AFRH_AFRH5_MSK: usize = GPIO_AFRH_AFSEL13_MSK;
pub const GPIO_AFRH_AFRH5: usize = GPIO_AFRH_AFSEL13;
pub const GPIO_AFRH_AFRH6_POS: usize = GPIO_AFRH_AFSEL14_POS;
pub const GPIO_AFRH_AFRH6_MSK: usize = GPIO_AFRH_AFSEL14_MSK;
pub const GPIO_AFRH_AFRH6: usize = GPIO_AFRH_AFSEL14;
pub const GPIO_AFRH_AFRH7_POS: usize = GPIO_AFRH_AFSEL15_POS;
pub const GPIO_AFRH_AFRH7_MSK: usize = GPIO_AFRH_AFSEL15_MSK;
pub const GPIO_AFRH_AFRH7: usize = GPIO_AFRH_AFSEL15;
pub const GPIO_BRR_BR_0: usize = 0x00000001usize;
pub const GPIO_BRR_BR_1: usize = 0x00000002usize;
pub const GPIO_BRR_BR_2: usize = 0x00000004usize;
pub const GPIO_BRR_BR_3: usize = 0x00000008usize;
pub const GPIO_BRR_BR_4: usize = 0x00000010usize;
pub const GPIO_BRR_BR_5: usize = 0x00000020usize;
pub const GPIO_BRR_BR_6: usize = 0x00000040usize;
pub const GPIO_BRR_BR_7: usize = 0x00000080usize;
pub const GPIO_BRR_BR_8: usize = 0x00000100usize;
pub const GPIO_BRR_BR_9: usize = 0x00000200usize;
pub const GPIO_BRR_BR_10: usize = 0x00000400usize;
pub const GPIO_BRR_BR_11: usize = 0x00000800usize;
pub const GPIO_BRR_BR_12: usize = 0x00001000usize;
pub const GPIO_BRR_BR_13: usize = 0x00002000usize;
pub const GPIO_BRR_BR_14: usize = 0x00004000usize;
pub const GPIO_BRR_BR_15: usize = 0x00008000usize;
pub const I2C_CR1_PE_POS: usize = 0usize;
pub const I2C_CR1_PE_MSK: usize = 0x1usize << I2C_CR1_PE_POS;
pub const I2C_CR1_PE: usize = I2C_CR1_PE_MSK;
pub const I2C_CR1_TXIE_POS: usize = 1usize;
pub const I2C_CR1_TXIE_MSK: usize = 0x1usize << I2C_CR1_TXIE_POS;
pub const I2C_CR1_TXIE: usize = I2C_CR1_TXIE_MSK;
pub const I2C_CR1_RXIE_POS: usize = 2usize;
pub const I2C_CR1_RXIE_MSK: usize = 0x1usize << I2C_CR1_RXIE_POS;
pub const I2C_CR1_RXIE: usize = I2C_CR1_RXIE_MSK;
pub const I2C_CR1_ADDRIE_POS: usize = 3usize;
pub const I2C_CR1_ADDRIE_MSK: usize = 0x1usize << I2C_CR1_ADDRIE_POS;
pub const I2C_CR1_ADDRIE: usize = I2C_CR1_ADDRIE_MSK;
pub const I2C_CR1_NACKIE_POS: usize = 4usize;
pub const I2C_CR1_NACKIE_MSK: usize = 0x1usize << I2C_CR1_NACKIE_POS;
pub const I2C_CR1_NACKIE: usize = I2C_CR1_NACKIE_MSK;
pub const I2C_CR1_STOPIE_POS: usize = 5usize;
pub const I2C_CR1_STOPIE_MSK: usize = 0x1usize << I2C_CR1_STOPIE_POS;
pub const I2C_CR1_STOPIE: usize = I2C_CR1_STOPIE_MSK;
pub const I2C_CR1_TCIE_POS: usize = 6usize;
pub const I2C_CR1_TCIE_MSK: usize = 0x1usize << I2C_CR1_TCIE_POS;
pub const I2C_CR1_TCIE: usize = I2C_CR1_TCIE_MSK;
pub const I2C_CR1_ERRIE_POS: usize = 7usize;
pub const I2C_CR1_ERRIE_MSK: usize = 0x1usize << I2C_CR1_ERRIE_POS;
pub const I2C_CR1_ERRIE: usize = I2C_CR1_ERRIE_MSK;
pub const I2C_CR1_DNF_POS: usize = 8usize;
pub const I2C_CR1_DNF_MSK: usize = 0xFusize << I2C_CR1_DNF_POS;
pub const I2C_CR1_DNF: usize = I2C_CR1_DNF_MSK;
pub const I2C_CR1_ANFOFF_POS: usize = 12usize;
pub const I2C_CR1_ANFOFF_MSK: usize = 0x1usize << I2C_CR1_ANFOFF_POS;
pub const I2C_CR1_ANFOFF: usize = I2C_CR1_ANFOFF_MSK;
pub const I2C_CR1_SWRST_POS: usize = 13usize;
pub const I2C_CR1_SWRST_MSK: usize = 0x1usize << I2C_CR1_SWRST_POS;
pub const I2C_CR1_SWRST: usize = I2C_CR1_SWRST_MSK;
pub const I2C_CR1_TXDMAEN_POS: usize = 14usize;
pub const I2C_CR1_TXDMAEN_MSK: usize = 0x1usize << I2C_CR1_TXDMAEN_POS;
pub const I2C_CR1_TXDMAEN: usize = I2C_CR1_TXDMAEN_MSK;
pub const I2C_CR1_RXDMAEN_POS: usize = 15usize;
pub const I2C_CR1_RXDMAEN_MSK: usize = 0x1usize << I2C_CR1_RXDMAEN_POS;
pub const I2C_CR1_RXDMAEN: usize = I2C_CR1_RXDMAEN_MSK;
pub const I2C_CR1_SBC_POS: usize = 16usize;
pub const I2C_CR1_SBC_MSK: usize = 0x1usize << I2C_CR1_SBC_POS;
pub const I2C_CR1_SBC: usize = I2C_CR1_SBC_MSK;
pub const I2C_CR1_NOSTRETCH_POS: usize = 17usize;
pub const I2C_CR1_NOSTRETCH_MSK: usize = 0x1usize << I2C_CR1_NOSTRETCH_POS;
pub const I2C_CR1_NOSTRETCH: usize = I2C_CR1_NOSTRETCH_MSK;
pub const I2C_CR1_GCEN_POS: usize = 19usize;
pub const I2C_CR1_GCEN_MSK: usize = 0x1usize << I2C_CR1_GCEN_POS;
pub const I2C_CR1_GCEN: usize = I2C_CR1_GCEN_MSK;
pub const I2C_CR1_SMBHEN_POS: usize = 20usize;
pub const I2C_CR1_SMBHEN_MSK: usize = 0x1usize << I2C_CR1_SMBHEN_POS;
pub const I2C_CR1_SMBHEN: usize = I2C_CR1_SMBHEN_MSK;
pub const I2C_CR1_SMBDEN_POS: usize = 21usize;
pub const I2C_CR1_SMBDEN_MSK: usize = 0x1usize << I2C_CR1_SMBDEN_POS;
pub const I2C_CR1_SMBDEN: usize = I2C_CR1_SMBDEN_MSK;
pub const I2C_CR1_ALERTEN_POS: usize = 22usize;
pub const I2C_CR1_ALERTEN_MSK: usize = 0x1usize << I2C_CR1_ALERTEN_POS;
pub const I2C_CR1_ALERTEN: usize = I2C_CR1_ALERTEN_MSK;
pub const I2C_CR1_PECEN_POS: usize = 23usize;
pub const I2C_CR1_PECEN_MSK: usize = 0x1usize << I2C_CR1_PECEN_POS;
pub const I2C_CR1_PECEN: usize = I2C_CR1_PECEN_MSK;
pub const I2C_CR2_SADD_POS: usize = 0usize;
pub const I2C_CR2_SADD_MSK: usize = 0x3FFusize << I2C_CR2_SADD_POS;
pub const I2C_CR2_SADD: usize = I2C_CR2_SADD_MSK;
pub const I2C_CR2_RD_WRN_POS: usize = 10usize;
pub const I2C_CR2_RD_WRN_MSK: usize = 0x1usize << I2C_CR2_RD_WRN_POS;
pub const I2C_CR2_RD_WRN: usize = I2C_CR2_RD_WRN_MSK;
pub const I2C_CR2_ADD10_POS: usize = 11usize;
pub const I2C_CR2_ADD10_MSK: usize = 0x1usize << I2C_CR2_ADD10_POS;
pub const I2C_CR2_ADD10: usize = I2C_CR2_ADD10_MSK;
pub const I2C_CR2_HEAD10R_POS: usize = 12usize;
pub const I2C_CR2_HEAD10R_MSK: usize = 0x1usize << I2C_CR2_HEAD10R_POS;
pub const I2C_CR2_HEAD10R: usize = I2C_CR2_HEAD10R_MSK;
pub const I2C_CR2_START_POS: usize = 13usize;
pub const I2C_CR2_START_MSK: usize = 0x1usize << I2C_CR2_START_POS;
pub const I2C_CR2_START: usize = I2C_CR2_START_MSK;
pub const I2C_CR2_STOP_POS: usize = 14usize;
pub const I2C_CR2_STOP_MSK: usize = 0x1usize << I2C_CR2_STOP_POS;
pub const I2C_CR2_STOP: usize = I2C_CR2_STOP_MSK;
pub const I2C_CR2_NACK_POS: usize = 15usize;
pub const I2C_CR2_NACK_MSK: usize = 0x1usize << I2C_CR2_NACK_POS;
pub const I2C_CR2_NACK: usize = I2C_CR2_NACK_MSK;
pub const I2C_CR2_NBYTES_POS: usize = 16usize;
pub const I2C_CR2_NBYTES_MSK: usize = 0xFFusize << I2C_CR2_NBYTES_POS;
pub const I2C_CR2_NBYTES: usize = I2C_CR2_NBYTES_MSK;
pub const I2C_CR2_RELOAD_POS: usize = 24usize;
pub const I2C_CR2_RELOAD_MSK: usize = 0x1usize << I2C_CR2_RELOAD_POS;
pub const I2C_CR2_RELOAD: usize = I2C_CR2_RELOAD_MSK;
pub const I2C_CR2_AUTOEND_POS: usize = 25usize;
pub const I2C_CR2_AUTOEND_MSK: usize = 0x1usize << I2C_CR2_AUTOEND_POS;
pub const I2C_CR2_AUTOEND: usize = I2C_CR2_AUTOEND_MSK;
pub const I2C_CR2_PECBYTE_POS: usize = 26usize;
pub const I2C_CR2_PECBYTE_MSK: usize = 0x1usize << I2C_CR2_PECBYTE_POS;
pub const I2C_CR2_PECBYTE: usize = I2C_CR2_PECBYTE_MSK;
pub const I2C_OAR1_OA1_POS: usize = 0usize;
pub const I2C_OAR1_OA1_MSK: usize = 0x3FFusize << I2C_OAR1_OA1_POS;
pub const I2C_OAR1_OA1: usize = I2C_OAR1_OA1_MSK;
pub const I2C_OAR1_OA1MODE_POS: usize = 10usize;
pub const I2C_OAR1_OA1MODE_MSK: usize = 0x1usize << I2C_OAR1_OA1MODE_POS;
pub const I2C_OAR1_OA1MODE: usize = I2C_OAR1_OA1MODE_MSK;
pub const I2C_OAR1_OA1EN_POS: usize = 15usize;
pub const I2C_OAR1_OA1EN_MSK: usize = 0x1usize << I2C_OAR1_OA1EN_POS;
pub const I2C_OAR1_OA1EN: usize = I2C_OAR1_OA1EN_MSK;
pub const I2C_OAR2_OA2_POS: usize = 1usize;
pub const I2C_OAR2_OA2_MSK: usize = 0x7Fusize << I2C_OAR2_OA2_POS;
pub const I2C_OAR2_OA2: usize = I2C_OAR2_OA2_MSK;
pub const I2C_OAR2_OA2MSK_POS: usize = 8usize;
pub const I2C_OAR2_OA2MSK_MSK: usize = 0x7usize << I2C_OAR2_OA2MSK_POS;
pub const I2C_OAR2_OA2MSK: usize = I2C_OAR2_OA2MSK_MSK;
pub const I2C_OAR2_OA2NOMASK: usize = 0x00000000usize;
pub const I2C_OAR2_OA2MASK01_POS: usize = 8usize;
pub const I2C_OAR2_OA2MASK01_MSK: usize = 0x1usize << I2C_OAR2_OA2MASK01_POS;
pub const I2C_OAR2_OA2MASK01: usize = I2C_OAR2_OA2MASK01_MSK;
pub const I2C_OAR2_OA2MASK02_POS: usize = 9usize;
pub const I2C_OAR2_OA2MASK02_MSK: usize = 0x1usize << I2C_OAR2_OA2MASK02_POS;
pub const I2C_OAR2_OA2MASK02: usize = I2C_OAR2_OA2MASK02_MSK;
pub const I2C_OAR2_OA2MASK03_POS: usize = 8usize;
pub const I2C_OAR2_OA2MASK03_MSK: usize = 0x3usize << I2C_OAR2_OA2MASK03_POS;
pub const I2C_OAR2_OA2MASK03: usize = I2C_OAR2_OA2MASK03_MSK;
pub const I2C_OAR2_OA2MASK04_POS: usize = 10usize;
pub const I2C_OAR2_OA2MASK04_MSK: usize = 0x1usize << I2C_OAR2_OA2MASK04_POS;
pub const I2C_OAR2_OA2MASK04: usize = I2C_OAR2_OA2MASK04_MSK;
pub const I2C_OAR2_OA2MASK05_POS: usize = 8usize;
pub const I2C_OAR2_OA2MASK05_MSK: usize = 0x5usize << I2C_OAR2_OA2MASK05_POS;
pub const I2C_OAR2_OA2MASK05: usize = I2C_OAR2_OA2MASK05_MSK;
pub const I2C_OAR2_OA2MASK06_POS: usize = 9usize;
pub const I2C_OAR2_OA2MASK06_MSK: usize = 0x3usize << I2C_OAR2_OA2MASK06_POS;
pub const I2C_OAR2_OA2MASK06: usize = I2C_OAR2_OA2MASK06_MSK;
pub const I2C_OAR2_OA2MASK07_POS: usize = 8usize;
pub const I2C_OAR2_OA2MASK07_MSK: usize = 0x7usize << I2C_OAR2_OA2MASK07_POS;
pub const I2C_OAR2_OA2MASK07: usize = I2C_OAR2_OA2MASK07_MSK;
pub const I2C_OAR2_OA2EN_POS: usize = 15usize;
pub const I2C_OAR2_OA2EN_MSK: usize = 0x1usize << I2C_OAR2_OA2EN_POS;
pub const I2C_OAR2_OA2EN: usize = I2C_OAR2_OA2EN_MSK;
pub const I2C_TIMINGR_SCLL_POS: usize = 0usize;
pub const I2C_TIMINGR_SCLL_MSK: usize = 0xFFusize << I2C_TIMINGR_SCLL_POS;
pub const I2C_TIMINGR_SCLL: usize = I2C_TIMINGR_SCLL_MSK;
pub const I2C_TIMINGR_SCLH_POS: usize = 8usize;
pub const I2C_TIMINGR_SCLH_MSK: usize = 0xFFusize << I2C_TIMINGR_SCLH_POS;
pub const I2C_TIMINGR_SCLH: usize = I2C_TIMINGR_SCLH_MSK;
pub const I2C_TIMINGR_SDADEL_POS: usize = 16usize;
pub const I2C_TIMINGR_SDADEL_MSK: usize = 0xFusize << I2C_TIMINGR_SDADEL_POS;
pub const I2C_TIMINGR_SDADEL: usize = I2C_TIMINGR_SDADEL_MSK;
pub const I2C_TIMINGR_SCLDEL_POS: usize = 20usize;
pub const I2C_TIMINGR_SCLDEL_MSK: usize = 0xFusize << I2C_TIMINGR_SCLDEL_POS;
pub const I2C_TIMINGR_SCLDEL: usize = I2C_TIMINGR_SCLDEL_MSK;
pub const I2C_TIMINGR_PRESC_POS: usize = 28usize;
pub const I2C_TIMINGR_PRESC_MSK: usize = 0xFusize << I2C_TIMINGR_PRESC_POS;
pub const I2C_TIMINGR_PRESC: usize = I2C_TIMINGR_PRESC_MSK;
pub const I2C_TIMEOUTR_TIMEOUTA_POS: usize = 0usize;
pub const I2C_TIMEOUTR_TIMEOUTA_MSK: usize = 0xFFFusize << I2C_TIMEOUTR_TIMEOUTA_POS;
pub const I2C_TIMEOUTR_TIMEOUTA: usize = I2C_TIMEOUTR_TIMEOUTA_MSK;
pub const I2C_TIMEOUTR_TIDLE_POS: usize = 12usize;
pub const I2C_TIMEOUTR_TIDLE_MSK: usize = 0x1usize << I2C_TIMEOUTR_TIDLE_POS;
pub const I2C_TIMEOUTR_TIDLE: usize = I2C_TIMEOUTR_TIDLE_MSK;
pub const I2C_TIMEOUTR_TIMOUTEN_POS: usize = 15usize;
pub const I2C_TIMEOUTR_TIMOUTEN_MSK: usize = 0x1usize << I2C_TIMEOUTR_TIMOUTEN_POS;
pub const I2C_TIMEOUTR_TIMOUTEN: usize = I2C_TIMEOUTR_TIMOUTEN_MSK;
pub const I2C_TIMEOUTR_TIMEOUTB_POS: usize = 16usize;
pub const I2C_TIMEOUTR_TIMEOUTB_MSK: usize = 0xFFFusize << I2C_TIMEOUTR_TIMEOUTB_POS;
pub const I2C_TIMEOUTR_TIMEOUTB: usize = I2C_TIMEOUTR_TIMEOUTB_MSK;
pub const I2C_TIMEOUTR_TEXTEN_POS: usize = 31usize;
pub const I2C_TIMEOUTR_TEXTEN_MSK: usize = 0x1usize << I2C_TIMEOUTR_TEXTEN_POS;
pub const I2C_TIMEOUTR_TEXTEN: usize = I2C_TIMEOUTR_TEXTEN_MSK;
pub const I2C_ISR_TXE_POS: usize = 0usize;
pub const I2C_ISR_TXE_MSK: usize = 0x1usize << I2C_ISR_TXE_POS;
pub const I2C_ISR_TXE: usize = I2C_ISR_TXE_MSK;
pub const I2C_ISR_RXNE_POS: usize = 2usize;
pub const I2C_ISR_RXNE_MSK: usize = 0x1usize << I2C_ISR_RXNE_POS;
pub const I2C_ISR_RXNE: usize = I2C_ISR_RXNE_MSK;
pub const I2C_ISR_ADDR_POS: usize = 3usize;
pub const I2C_ISR_ADDR_MSK: usize = 0x1usize << I2C_ISR_ADDR_POS;
pub const I2C_ISR_ADDR: usize = I2C_ISR_ADDR_MSK;
pub const I2C_ISR_NACKF_POS: usize = 4usize;
pub const I2C_ISR_NACKF_MSK: usize = 0x1usize << I2C_ISR_NACKF_POS;
pub const I2C_ISR_NACKF: usize = I2C_ISR_NACKF_MSK;
pub const I2C_ISR_STOPF_POS: usize = 5usize;
pub const I2C_ISR_STOPF_MSK: usize = 0x1usize << I2C_ISR_STOPF_POS;
pub const I2C_ISR_STOPF: usize = I2C_ISR_STOPF_MSK;
pub const I2C_ISR_TC_POS: usize = 6usize;
pub const I2C_ISR_TC_MSK: usize = 0x1usize << I2C_ISR_TC_POS;
pub const I2C_ISR_TC: usize = I2C_ISR_TC_MSK;
pub const I2C_ISR_TCR_POS: usize = 7usize;
pub const I2C_ISR_TCR_MSK: usize = 0x1usize << I2C_ISR_TCR_POS;
pub const I2C_ISR_TCR: usize = I2C_ISR_TCR_MSK;
pub const I2C_ISR_BERR_POS: usize = 8usize;
pub const I2C_ISR_BERR_MSK: usize = 0x1usize << I2C_ISR_BERR_POS;
pub const I2C_ISR_BERR: usize = I2C_ISR_BERR_MSK;
pub const I2C_ISR_ARLO_POS: usize = 9usize;
pub const I2C_ISR_ARLO_MSK: usize = 0x1usize << I2C_ISR_ARLO_POS;
pub const I2C_ISR_ARLO: usize = I2C_ISR_ARLO_MSK;
pub const I2C_ISR_OVR_POS: usize = 10usize;
pub const I2C_ISR_OVR_MSK: usize = 0x1usize << I2C_ISR_OVR_POS;
pub const I2C_ISR_OVR: usize = I2C_ISR_OVR_MSK;
pub const I2C_ISR_PECERR_POS: usize = 11usize;
pub const I2C_ISR_PECERR_MSK: usize = 0x1usize << I2C_ISR_PECERR_POS;
pub const I2C_ISR_PECERR: usize = I2C_ISR_PECERR_MSK;
pub const I2C_ISR_TIMEOUT_POS: usize = 12usize;
pub const I2C_ISR_TIMEOUT_MSK: usize = 0x1usize << I2C_ISR_TIMEOUT_POS;
pub const I2C_ISR_TIMEOUT: usize = I2C_ISR_TIMEOUT_MSK;
pub const I2C_ISR_ALERT_POS: usize = 13usize;
pub const I2C_ISR_ALERT_MSK: usize = 0x1usize << I2C_ISR_ALERT_POS;
pub const I2C_ISR_ALERT: usize = I2C_ISR_ALERT_MSK;
pub const I2C_ISR_BUSY_POS: usize = 15usize;
pub const I2C_ISR_BUSY_MSK: usize = 0x1usize << I2C_ISR_BUSY_POS;
pub const I2C_ISR_BUSY: usize = I2C_ISR_BUSY_MSK;
pub const I2C_ISR_DIR_POS: usize = 16usize;
pub const I2C_ISR_DIR_MSK: usize = 0x1usize << I2C_ISR_DIR_POS;
pub const I2C_ISR_DIR: usize = I2C_ISR_DIR_MSK;
pub const I2C_ISR_ADDCODE_POS: usize = 17usize;
pub const I2C_ISR_ADDCODE_MSK: usize = 0x7Fusize << I2C_ISR_ADDCODE_POS;
pub const I2C_ISR_ADDCODE: usize = I2C_ISR_ADDCODE_MSK;
pub const I2C_ICR_ADDRCF_POS: usize = 3usize;
pub const I2C_ICR_ADDRCF_MSK: usize = 0x1usize << I2C_ICR_ADDRCF_POS;
pub const I2C_ICR_ADDRCF: usize = I2C_ICR_ADDRCF_MSK;
pub const I2C_ICR_NACKCF_POS: usize = 4usize;
pub const I2C_ICR_NACKCF_MSK: usize = 0x1usize << I2C_ICR_NACKCF_POS;
pub const I2C_ICR_NACKCF: usize = I2C_ICR_NACKCF_MSK;
pub const I2C_ICR_STOPCF_POS: usize = 5usize;
pub const I2C_ICR_STOPCF_MSK: usize = 0x1usize << I2C_ICR_STOPCF_POS;
pub const I2C_ICR_STOPCF: usize = I2C_ICR_STOPCF_MSK;
pub const I2C_ICR_BERRCF_POS: usize = 8usize;
pub const I2C_ICR_BERRCF_MSK: usize = 0x1usize << I2C_ICR_BERRCF_POS;
pub const I2C_ICR_BERRCF: usize = I2C_ICR_BERRCF_MSK;
pub const I2C_ICR_ARLOCF_POS: usize = 9usize;
pub const I2C_ICR_ARLOCF_MSK: usize = 0x1usize << I2C_ICR_ARLOCF_POS;
pub const I2C_ICR_ARLOCF: usize = I2C_ICR_ARLOCF_MSK;
pub const I2C_ICR_OVRCF_POS: usize = 10usize;
pub const I2C_ICR_OVRCF_MSK: usize = 0x1usize << I2C_ICR_OVRCF_POS;
pub const I2C_ICR_OVRCF: usize = I2C_ICR_OVRCF_MSK;
pub const I2C_ICR_PECCF_POS: usize = 11usize;
pub const I2C_ICR_PECCF_MSK: usize = 0x1usize << I2C_ICR_PECCF_POS;
pub const I2C_ICR_PECCF: usize = I2C_ICR_PECCF_MSK;
pub const I2C_ICR_TIMOUTCF_POS: usize = 12usize;
pub const I2C_ICR_TIMOUTCF_MSK: usize = 0x1usize << I2C_ICR_TIMOUTCF_POS;
pub const I2C_ICR_TIMOUTCF: usize = I2C_ICR_TIMOUTCF_MSK;
pub const I2C_ICR_ALERTCF_POS: usize = 13usize;
pub const I2C_ICR_ALERTCF_MSK: usize = 0x1usize << I2C_ICR_ALERTCF_POS;
pub const I2C_ICR_ALERTCF: usize = I2C_ICR_ALERTCF_MSK;
pub const I2C_PECR_PEC_POS: usize = 0usize;
pub const I2C_PECR_PEC_MSK: usize = 0xFFusize << I2C_PECR_PEC_POS;
pub const I2C_PECR_PEC: usize = I2C_PECR_PEC_MSK;
pub const I2C_RXDR_RXDATA_POS: usize = 0usize;
pub const I2C_RXDR_RXDATA_MSK: usize = 0xFFusize << I2C_RXDR_RXDATA_POS;
pub const I2C_RXDR_RXDATA: usize = I2C_RXDR_RXDATA_MSK;
pub const I2C_TXDR_TXDATA_POS: usize = 0usize;
pub const I2C_TXDR_TXDATA_MSK: usize = 0xFFusize << I2C_TXDR_TXDATA_POS;
pub const I2C_TXDR_TXDATA: usize = I2C_TXDR_TXDATA_MSK;
pub const IWDG_KR_KEY_POS: usize = 0usize;
pub const IWDG_KR_KEY_MSK: usize = 0xFFFFusize << IWDG_KR_KEY_POS;
pub const IWDG_KR_KEY: usize = IWDG_KR_KEY_MSK;
pub const IWDG_PR_PR_POS: usize = 0usize;
pub const IWDG_PR_PR_MSK: usize = 0x7usize << IWDG_PR_PR_POS;
pub const IWDG_PR_PR: usize = IWDG_PR_PR_MSK;
pub const IWDG_PR_PR_0: usize = 0x1usize << IWDG_PR_PR_POS;
pub const IWDG_PR_PR_1: usize = 0x2usize << IWDG_PR_PR_POS;
pub const IWDG_PR_PR_2: usize = 0x4usize << IWDG_PR_PR_POS;
pub const IWDG_RLR_RL_POS: usize = 0usize;
pub const IWDG_RLR_RL_MSK: usize = 0xFFFusize << IWDG_RLR_RL_POS;
pub const IWDG_RLR_RL: usize = IWDG_RLR_RL_MSK;
pub const IWDG_SR_PVU_POS: usize = 0usize;
pub const IWDG_SR_PVU_MSK: usize = 0x1usize << IWDG_SR_PVU_POS;
pub const IWDG_SR_PVU: usize = IWDG_SR_PVU_MSK;
pub const IWDG_SR_RVU_POS: usize = 1usize;
pub const IWDG_SR_RVU_MSK: usize = 0x1usize << IWDG_SR_RVU_POS;
pub const IWDG_SR_RVU: usize = IWDG_SR_RVU_MSK;
pub const IWDG_SR_WVU_POS: usize = 2usize;
pub const IWDG_SR_WVU_MSK: usize = 0x1usize << IWDG_SR_WVU_POS;
pub const IWDG_SR_WVU: usize = IWDG_SR_WVU_MSK;
pub const IWDG_WINR_WIN_POS: usize = 0usize;
pub const IWDG_WINR_WIN_MSK: usize = 0xFFFusize << IWDG_WINR_WIN_POS;
pub const IWDG_WINR_WIN: usize = IWDG_WINR_WIN_MSK;
pub const PWR_CR_LPDS_POS: usize = 0usize;
pub const PWR_CR_LPDS_MSK: usize = 0x1usize << PWR_CR_LPDS_POS;
pub const PWR_CR_LPDS: usize = PWR_CR_LPDS_MSK;
pub const PWR_CR_PDDS_POS: usize = 1usize;
pub const PWR_CR_PDDS_MSK: usize = 0x1usize << PWR_CR_PDDS_POS;
pub const PWR_CR_PDDS: usize = PWR_CR_PDDS_MSK;
pub const PWR_CR_CWUF_POS: usize = 2usize;
pub const PWR_CR_CWUF_MSK: usize = 0x1usize << PWR_CR_CWUF_POS;
pub const PWR_CR_CWUF: usize = PWR_CR_CWUF_MSK;
pub const PWR_CR_CSBF_POS: usize = 3usize;
pub const PWR_CR_CSBF_MSK: usize = 0x1usize << PWR_CR_CSBF_POS;
pub const PWR_CR_CSBF: usize = PWR_CR_CSBF_MSK;
pub const PWR_CR_DBP_POS: usize = 8usize;
pub const PWR_CR_DBP_MSK: usize = 0x1usize << PWR_CR_DBP_POS;
pub const PWR_CR_DBP: usize = PWR_CR_DBP_MSK;
pub const PWR_CSR_WUF_POS: usize = 0usize;
pub const PWR_CSR_WUF_MSK: usize = 0x1usize << PWR_CSR_WUF_POS;
pub const PWR_CSR_WUF: usize = PWR_CSR_WUF_MSK;
pub const PWR_CSR_SBF_POS: usize = 1usize;
pub const PWR_CSR_SBF_MSK: usize = 0x1usize << PWR_CSR_SBF_POS;
pub const PWR_CSR_SBF: usize = PWR_CSR_SBF_MSK;
pub const PWR_CSR_EWUP1_POS: usize = 8usize;
pub const PWR_CSR_EWUP1_MSK: usize = 0x1usize << PWR_CSR_EWUP1_POS;
pub const PWR_CSR_EWUP1: usize = PWR_CSR_EWUP1_MSK;
pub const PWR_CSR_EWUP2_POS: usize = 9usize;
pub const PWR_CSR_EWUP2_MSK: usize = 0x1usize << PWR_CSR_EWUP2_POS;
pub const PWR_CSR_EWUP2: usize = PWR_CSR_EWUP2_MSK;
pub const RCC_CR_HSION_POS: usize = 0usize;
pub const RCC_CR_HSION_MSK: usize = 0x1usize << RCC_CR_HSION_POS;
pub const RCC_CR_HSION: usize = RCC_CR_HSION_MSK;
pub const RCC_CR_HSIRDY_POS: usize = 1usize;
pub const RCC_CR_HSIRDY_MSK: usize = 0x1usize << RCC_CR_HSIRDY_POS;
pub const RCC_CR_HSIRDY: usize = RCC_CR_HSIRDY_MSK;
pub const RCC_CR_HSITRIM_POS: usize = 3usize;
pub const RCC_CR_HSITRIM_MSK: usize = 0x1Fusize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSITRIM: usize = RCC_CR_HSITRIM_MSK;
pub const RCC_CR_HSITRIM_0: usize = 0x01usize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSITRIM_1: usize = 0x02usize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSITRIM_2: usize = 0x04usize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSITRIM_3: usize = 0x08usize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSITRIM_4: usize = 0x10usize << RCC_CR_HSITRIM_POS;
pub const RCC_CR_HSICAL_POS: usize = 8usize;
pub const RCC_CR_HSICAL_MSK: usize = 0xFFusize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL: usize = RCC_CR_HSICAL_MSK;
pub const RCC_CR_HSICAL_0: usize = 0x01usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_1: usize = 0x02usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_2: usize = 0x04usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_3: usize = 0x08usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_4: usize = 0x10usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_5: usize = 0x20usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_6: usize = 0x40usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSICAL_7: usize = 0x80usize << RCC_CR_HSICAL_POS;
pub const RCC_CR_HSEON_POS: usize = 16usize;
pub const RCC_CR_HSEON_MSK: usize = 0x1usize << RCC_CR_HSEON_POS;
pub const RCC_CR_HSEON: usize = RCC_CR_HSEON_MSK;
pub const RCC_CR_HSERDY_POS: usize = 17usize;
pub const RCC_CR_HSERDY_MSK: usize = 0x1usize << RCC_CR_HSERDY_POS;
pub const RCC_CR_HSERDY: usize = RCC_CR_HSERDY_MSK;
pub const RCC_CR_HSEBYP_POS: usize = 18usize;
pub const RCC_CR_HSEBYP_MSK: usize = 0x1usize << RCC_CR_HSEBYP_POS;
pub const RCC_CR_HSEBYP: usize = RCC_CR_HSEBYP_MSK;
pub const RCC_CR_CSSON_POS: usize = 19usize;
pub const RCC_CR_CSSON_MSK: usize = 0x1usize << RCC_CR_CSSON_POS;
pub const RCC_CR_CSSON: usize = RCC_CR_CSSON_MSK;
pub const RCC_CR_PLLON_POS: usize = 24usize;
pub const RCC_CR_PLLON_MSK: usize = 0x1usize << RCC_CR_PLLON_POS;
pub const RCC_CR_PLLON: usize = RCC_CR_PLLON_MSK;
pub const RCC_CR_PLLRDY_POS: usize = 25usize;
pub const RCC_CR_PLLRDY_MSK: usize = 0x1usize << RCC_CR_PLLRDY_POS;
pub const RCC_CR_PLLRDY: usize = RCC_CR_PLLRDY_MSK;
pub const RCC_CFGR_SW_POS: usize = 0usize;
pub const RCC_CFGR_SW_MSK: usize = 0x3usize << RCC_CFGR_SW_POS;
pub const RCC_CFGR_SW: usize = RCC_CFGR_SW_MSK;
pub const RCC_CFGR_SW_0: usize = 0x1usize << RCC_CFGR_SW_POS;
pub const RCC_CFGR_SW_1: usize = 0x2usize << RCC_CFGR_SW_POS;
pub const RCC_CFGR_SW_HSI: usize = 0x00000000usize;
pub const RCC_CFGR_SW_HSE: usize = 0x00000001usize;
pub const RCC_CFGR_SW_PLL: usize = 0x00000002usize;
pub const RCC_CFGR_SWS_POS: usize = 2usize;
pub const RCC_CFGR_SWS_MSK: usize = 0x3usize << RCC_CFGR_SWS_POS;
pub const RCC_CFGR_SWS: usize = RCC_CFGR_SWS_MSK;
pub const RCC_CFGR_SWS_0: usize = 0x1usize << RCC_CFGR_SWS_POS;
pub const RCC_CFGR_SWS_1: usize = 0x2usize << RCC_CFGR_SWS_POS;
pub const RCC_CFGR_SWS_HSI: usize = 0x00000000usize;
pub const RCC_CFGR_SWS_HSE: usize = 0x00000004usize;
pub const RCC_CFGR_SWS_PLL: usize = 0x00000008usize;
pub const RCC_CFGR_HPRE_POS: usize = 4usize;
pub const RCC_CFGR_HPRE_MSK: usize = 0xFusize << RCC_CFGR_HPRE_POS;
pub const RCC_CFGR_HPRE: usize = RCC_CFGR_HPRE_MSK;
pub const RCC_CFGR_HPRE_0: usize = 0x1usize << RCC_CFGR_HPRE_POS;
pub const RCC_CFGR_HPRE_1: usize = 0x2usize << RCC_CFGR_HPRE_POS;
pub const RCC_CFGR_HPRE_2: usize = 0x4usize << RCC_CFGR_HPRE_POS;
pub const RCC_CFGR_HPRE_3: usize = 0x8usize << RCC_CFGR_HPRE_POS;
pub const RCC_CFGR_HPRE_DIV1: usize = 0x00000000usize;
pub const RCC_CFGR_HPRE_DIV2: usize = 0x00000080usize;
pub const RCC_CFGR_HPRE_DIV4: usize = 0x00000090usize;
pub const RCC_CFGR_HPRE_DIV8: usize = 0x000000A0usize;
pub const RCC_CFGR_HPRE_DIV16: usize = 0x000000B0usize;
pub const RCC_CFGR_HPRE_DIV64: usize = 0x000000C0usize;
pub const RCC_CFGR_HPRE_DIV128: usize = 0x000000D0usize;
pub const RCC_CFGR_HPRE_DIV256: usize = 0x000000E0usize;
pub const RCC_CFGR_HPRE_DIV512: usize = 0x000000F0usize;
pub const RCC_CFGR_PPRE_POS: usize = 8usize;
pub const RCC_CFGR_PPRE_MSK: usize = 0x7usize << RCC_CFGR_PPRE_POS;
pub const RCC_CFGR_PPRE: usize = RCC_CFGR_PPRE_MSK;
pub const RCC_CFGR_PPRE_0: usize = 0x1usize << RCC_CFGR_PPRE_POS;
pub const RCC_CFGR_PPRE_1: usize = 0x2usize << RCC_CFGR_PPRE_POS;
pub const RCC_CFGR_PPRE_2: usize = 0x4usize << RCC_CFGR_PPRE_POS;
pub const RCC_CFGR_PPRE_DIV1: usize = 0x00000000usize;
pub const RCC_CFGR_PPRE_DIV2_POS: usize = 10usize;
pub const RCC_CFGR_PPRE_DIV2_MSK: usize = 0x1usize << RCC_CFGR_PPRE_DIV2_POS;
pub const RCC_CFGR_PPRE_DIV2: usize = RCC_CFGR_PPRE_DIV2_MSK;
pub const RCC_CFGR_PPRE_DIV4_POS: usize = 8usize;
pub const RCC_CFGR_PPRE_DIV4_MSK: usize = 0x5usize << RCC_CFGR_PPRE_DIV4_POS;
pub const RCC_CFGR_PPRE_DIV4: usize = RCC_CFGR_PPRE_DIV4_MSK;
pub const RCC_CFGR_PPRE_DIV8_POS: usize = 9usize;
pub const RCC_CFGR_PPRE_DIV8_MSK: usize = 0x3usize << RCC_CFGR_PPRE_DIV8_POS;
pub const RCC_CFGR_PPRE_DIV8: usize = RCC_CFGR_PPRE_DIV8_MSK;
pub const RCC_CFGR_PPRE_DIV16_POS: usize = 8usize;
pub const RCC_CFGR_PPRE_DIV16_MSK: usize = 0x7usize << RCC_CFGR_PPRE_DIV16_POS;
pub const RCC_CFGR_PPRE_DIV16: usize = RCC_CFGR_PPRE_DIV16_MSK;
pub const RCC_CFGR_ADCPRE_POS: usize = 14usize;
pub const RCC_CFGR_ADCPRE_MSK: usize = 0x1usize << RCC_CFGR_ADCPRE_POS;
pub const RCC_CFGR_ADCPRE: usize = RCC_CFGR_ADCPRE_MSK;
pub const RCC_CFGR_ADCPRE_DIV2: usize = 0x00000000usize;
pub const RCC_CFGR_ADCPRE_DIV4: usize = 0x00004000usize;
pub const RCC_CFGR_PLLSRC_POS: usize = 16usize;
pub const RCC_CFGR_PLLSRC_MSK: usize = 0x1usize << RCC_CFGR_PLLSRC_POS;
pub const RCC_CFGR_PLLSRC: usize = RCC_CFGR_PLLSRC_MSK;
pub const RCC_CFGR_PLLSRC_HSI_DIV2: usize = 0x00000000usize;
pub const RCC_CFGR_PLLSRC_HSE_PREDIV: usize = 0x00010000usize;
pub const RCC_CFGR_PLLXTPRE_POS: usize = 17usize;
pub const RCC_CFGR_PLLXTPRE_MSK: usize = 0x1usize << RCC_CFGR_PLLXTPRE_POS;
pub const RCC_CFGR_PLLXTPRE: usize = RCC_CFGR_PLLXTPRE_MSK;
pub const RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1: usize = 0x00000000usize;
pub const RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2: usize = 0x00020000usize;
pub const RCC_CFGR_PLLMUL_POS: usize = 18usize;
pub const RCC_CFGR_PLLMUL_MSK: usize = 0xFusize << RCC_CFGR_PLLMUL_POS;
pub const RCC_CFGR_PLLMUL: usize = RCC_CFGR_PLLMUL_MSK;
pub const RCC_CFGR_PLLMUL_0: usize = 0x1usize << RCC_CFGR_PLLMUL_POS;
pub const RCC_CFGR_PLLMUL_1: usize = 0x2usize << RCC_CFGR_PLLMUL_POS;
pub const RCC_CFGR_PLLMUL_2: usize = 0x4usize << RCC_CFGR_PLLMUL_POS;
pub const RCC_CFGR_PLLMUL_3: usize = 0x8usize << RCC_CFGR_PLLMUL_POS;
pub const RCC_CFGR_PLLMUL2: usize = 0x00000000usize;
pub const RCC_CFGR_PLLMUL3: usize = 0x00040000usize;
pub const RCC_CFGR_PLLMUL4: usize = 0x00080000usize;
pub const RCC_CFGR_PLLMUL5: usize = 0x000C0000usize;
pub const RCC_CFGR_PLLMUL6: usize = 0x00100000usize;
pub const RCC_CFGR_PLLMUL7: usize = 0x00140000usize;
pub const RCC_CFGR_PLLMUL8: usize = 0x00180000usize;
pub const RCC_CFGR_PLLMUL9: usize = 0x001C0000usize;
pub const RCC_CFGR_PLLMUL10: usize = 0x00200000usize;
pub const RCC_CFGR_PLLMUL11: usize = 0x00240000usize;
pub const RCC_CFGR_PLLMUL12: usize = 0x00280000usize;
pub const RCC_CFGR_PLLMUL13: usize = 0x002C0000usize;
pub const RCC_CFGR_PLLMUL14: usize = 0x00300000usize;
pub const RCC_CFGR_PLLMUL15: usize = 0x00340000usize;
pub const RCC_CFGR_PLLMUL16: usize = 0x00380000usize;
pub const RCC_CFGR_MCO_POS: usize = 24usize;
pub const RCC_CFGR_MCO_MSK: usize = 0xFusize << RCC_CFGR_MCO_POS;
pub const RCC_CFGR_MCO: usize = RCC_CFGR_MCO_MSK;
pub const RCC_CFGR_MCO_0: usize = 0x1usize << RCC_CFGR_MCO_POS;
pub const RCC_CFGR_MCO_1: usize = 0x2usize << RCC_CFGR_MCO_POS;
pub const RCC_CFGR_MCO_2: usize = 0x4usize << RCC_CFGR_MCO_POS;
pub const RCC_CFGR_MCO_NOCLOCK: usize = 0x00000000usize;
pub const RCC_CFGR_MCO_HSI14: usize = 0x01000000usize;
pub const RCC_CFGR_MCO_LSI: usize = 0x02000000usize;
pub const RCC_CFGR_MCO_LSE: usize = 0x03000000usize;
pub const RCC_CFGR_MCO_SYSCLK: usize = 0x04000000usize;
pub const RCC_CFGR_MCO_HSI: usize = 0x05000000usize;
pub const RCC_CFGR_MCO_HSE: usize = 0x06000000usize;
pub const RCC_CFGR_MCO_PLL: usize = 0x07000000usize;
pub const RCC_CFGR_MCOPRE_POS: usize = 28usize;
pub const RCC_CFGR_MCOPRE_MSK: usize = 0x7usize << RCC_CFGR_MCOPRE_POS;
pub const RCC_CFGR_MCOPRE: usize = RCC_CFGR_MCOPRE_MSK;
pub const RCC_CFGR_MCOPRE_DIV1: usize = 0x00000000usize;
pub const RCC_CFGR_MCOPRE_DIV2: usize = 0x10000000usize;
pub const RCC_CFGR_MCOPRE_DIV4: usize = 0x20000000usize;
pub const RCC_CFGR_MCOPRE_DIV8: usize = 0x30000000usize;
pub const RCC_CFGR_MCOPRE_DIV16: usize = 0x40000000usize;
pub const RCC_CFGR_MCOPRE_DIV32: usize = 0x50000000usize;
pub const RCC_CFGR_MCOPRE_DIV64: usize = 0x60000000usize;
pub const RCC_CFGR_MCOPRE_DIV128: usize = 0x70000000usize;
pub const RCC_CFGR_PLLNODIV_POS: usize = 31usize;
pub const RCC_CFGR_PLLNODIV_MSK: usize = 0x1usize << RCC_CFGR_PLLNODIV_POS;
pub const RCC_CFGR_PLLNODIV: usize = RCC_CFGR_PLLNODIV_MSK;
pub const RCC_CFGR_MCOSEL: usize = RCC_CFGR_MCO;
pub const RCC_CFGR_MCOSEL_0: usize = RCC_CFGR_MCO_0;
pub const RCC_CFGR_MCOSEL_1: usize = RCC_CFGR_MCO_1;
pub const RCC_CFGR_MCOSEL_2: usize = RCC_CFGR_MCO_2;
pub const RCC_CFGR_MCOSEL_NOCLOCK: usize = RCC_CFGR_MCO_NOCLOCK;
pub const RCC_CFGR_MCOSEL_HSI14: usize = RCC_CFGR_MCO_HSI14;
pub const RCC_CFGR_MCOSEL_LSI: usize = RCC_CFGR_MCO_LSI;
pub const RCC_CFGR_MCOSEL_LSE: usize = RCC_CFGR_MCO_LSE;
pub const RCC_CFGR_MCOSEL_SYSCLK: usize = RCC_CFGR_MCO_SYSCLK;
pub const RCC_CFGR_MCOSEL_HSI: usize = RCC_CFGR_MCO_HSI;
pub const RCC_CFGR_MCOSEL_HSE: usize = RCC_CFGR_MCO_HSE;
pub const RCC_CFGR_MCOSEL_PLL_DIV2: usize = RCC_CFGR_MCO_PLL;
pub const RCC_CIR_LSIRDYF_POS: usize = 0usize;
pub const RCC_CIR_LSIRDYF_MSK: usize = 0x1usize << RCC_CIR_LSIRDYF_POS;
pub const RCC_CIR_LSIRDYF: usize = RCC_CIR_LSIRDYF_MSK;
pub const RCC_CIR_LSERDYF_POS: usize = 1usize;
pub const RCC_CIR_LSERDYF_MSK: usize = 0x1usize << RCC_CIR_LSERDYF_POS;
pub const RCC_CIR_LSERDYF: usize = RCC_CIR_LSERDYF_MSK;
pub const RCC_CIR_HSIRDYF_POS: usize = 2usize;
pub const RCC_CIR_HSIRDYF_MSK: usize = 0x1usize << RCC_CIR_HSIRDYF_POS;
pub const RCC_CIR_HSIRDYF: usize = RCC_CIR_HSIRDYF_MSK;
pub const RCC_CIR_HSERDYF_POS: usize = 3usize;
pub const RCC_CIR_HSERDYF_MSK: usize = 0x1usize << RCC_CIR_HSERDYF_POS;
pub const RCC_CIR_HSERDYF: usize = RCC_CIR_HSERDYF_MSK;
pub const RCC_CIR_PLLRDYF_POS: usize = 4usize;
pub const RCC_CIR_PLLRDYF_MSK: usize = 0x1usize << RCC_CIR_PLLRDYF_POS;
pub const RCC_CIR_PLLRDYF: usize = RCC_CIR_PLLRDYF_MSK;
pub const RCC_CIR_HSI14RDYF_POS: usize = 5usize;
pub const RCC_CIR_HSI14RDYF_MSK: usize = 0x1usize << RCC_CIR_HSI14RDYF_POS;
pub const RCC_CIR_HSI14RDYF: usize = RCC_CIR_HSI14RDYF_MSK;
pub const RCC_CIR_CSSF_POS: usize = 7usize;
pub const RCC_CIR_CSSF_MSK: usize = 0x1usize << RCC_CIR_CSSF_POS;
pub const RCC_CIR_CSSF: usize = RCC_CIR_CSSF_MSK;
pub const RCC_CIR_LSIRDYIE_POS: usize = 8usize;
pub const RCC_CIR_LSIRDYIE_MSK: usize = 0x1usize << RCC_CIR_LSIRDYIE_POS;
pub const RCC_CIR_LSIRDYIE: usize = RCC_CIR_LSIRDYIE_MSK;
pub const RCC_CIR_LSERDYIE_POS: usize = 9usize;
pub const RCC_CIR_LSERDYIE_MSK: usize = 0x1usize << RCC_CIR_LSERDYIE_POS;
pub const RCC_CIR_LSERDYIE: usize = RCC_CIR_LSERDYIE_MSK;
pub const RCC_CIR_HSIRDYIE_POS: usize = 10usize;
pub const RCC_CIR_HSIRDYIE_MSK: usize = 0x1usize << RCC_CIR_HSIRDYIE_POS;
pub const RCC_CIR_HSIRDYIE: usize = RCC_CIR_HSIRDYIE_MSK;
pub const RCC_CIR_HSERDYIE_POS: usize = 11usize;
pub const RCC_CIR_HSERDYIE_MSK: usize = 0x1usize << RCC_CIR_HSERDYIE_POS;
pub const RCC_CIR_HSERDYIE: usize = RCC_CIR_HSERDYIE_MSK;
pub const RCC_CIR_PLLRDYIE_POS: usize = 12usize;
pub const RCC_CIR_PLLRDYIE_MSK: usize = 0x1usize << RCC_CIR_PLLRDYIE_POS;
pub const RCC_CIR_PLLRDYIE: usize = RCC_CIR_PLLRDYIE_MSK;
pub const RCC_CIR_HSI14RDYIE_POS: usize = 13usize;
pub const RCC_CIR_HSI14RDYIE_MSK: usize = 0x1usize << RCC_CIR_HSI14RDYIE_POS;
pub const RCC_CIR_HSI14RDYIE: usize = RCC_CIR_HSI14RDYIE_MSK;
pub const RCC_CIR_LSIRDYC_POS: usize = 16usize;
pub const RCC_CIR_LSIRDYC_MSK: usize = 0x1usize << RCC_CIR_LSIRDYC_POS;
pub const RCC_CIR_LSIRDYC: usize = RCC_CIR_LSIRDYC_MSK;
pub const RCC_CIR_LSERDYC_POS: usize = 17usize;
pub const RCC_CIR_LSERDYC_MSK: usize = 0x1usize << RCC_CIR_LSERDYC_POS;
pub const RCC_CIR_LSERDYC: usize = RCC_CIR_LSERDYC_MSK;
pub const RCC_CIR_HSIRDYC_POS: usize = 18usize;
pub const RCC_CIR_HSIRDYC_MSK: usize = 0x1usize << RCC_CIR_HSIRDYC_POS;
pub const RCC_CIR_HSIRDYC: usize = RCC_CIR_HSIRDYC_MSK;
pub const RCC_CIR_HSERDYC_POS: usize = 19usize;
pub const RCC_CIR_HSERDYC_MSK: usize = 0x1usize << RCC_CIR_HSERDYC_POS;
pub const RCC_CIR_HSERDYC: usize = RCC_CIR_HSERDYC_MSK;
pub const RCC_CIR_PLLRDYC_POS: usize = 20usize;
pub const RCC_CIR_PLLRDYC_MSK: usize = 0x1usize << RCC_CIR_PLLRDYC_POS;
pub const RCC_CIR_PLLRDYC: usize = RCC_CIR_PLLRDYC_MSK;
pub const RCC_CIR_HSI14RDYC_POS: usize = 21usize;
pub const RCC_CIR_HSI14RDYC_MSK: usize = 0x1usize << RCC_CIR_HSI14RDYC_POS;
pub const RCC_CIR_HSI14RDYC: usize = RCC_CIR_HSI14RDYC_MSK;
pub const RCC_CIR_CSSC_POS: usize = 23usize;
pub const RCC_CIR_CSSC_MSK: usize = 0x1usize << RCC_CIR_CSSC_POS;
pub const RCC_CIR_CSSC: usize = RCC_CIR_CSSC_MSK;
pub const RCC_APB2RSTR_SYSCFGRST_POS: usize = 0usize;
pub const RCC_APB2RSTR_SYSCFGRST_MSK: usize = 0x1usize << RCC_APB2RSTR_SYSCFGRST_POS;
pub const RCC_APB2RSTR_SYSCFGRST: usize = RCC_APB2RSTR_SYSCFGRST_MSK;
pub const RCC_APB2RSTR_ADCRST_POS: usize = 9usize;
pub const RCC_APB2RSTR_ADCRST_MSK: usize = 0x1usize << RCC_APB2RSTR_ADCRST_POS;
pub const RCC_APB2RSTR_ADCRST: usize = RCC_APB2RSTR_ADCRST_MSK;
pub const RCC_APB2RSTR_TIM1RST_POS: usize = 11usize;
pub const RCC_APB2RSTR_TIM1RST_MSK: usize = 0x1usize << RCC_APB2RSTR_TIM1RST_POS;
pub const RCC_APB2RSTR_TIM1RST: usize = RCC_APB2RSTR_TIM1RST_MSK;
pub const RCC_APB2RSTR_SPI1RST_POS: usize = 12usize;
pub const RCC_APB2RSTR_SPI1RST_MSK: usize = 0x1usize << RCC_APB2RSTR_SPI1RST_POS;
pub const RCC_APB2RSTR_SPI1RST: usize = RCC_APB2RSTR_SPI1RST_MSK;
pub const RCC_APB2RSTR_USART1RST_POS: usize = 14usize;
pub const RCC_APB2RSTR_USART1RST_MSK: usize = 0x1usize << RCC_APB2RSTR_USART1RST_POS;
pub const RCC_APB2RSTR_USART1RST: usize = RCC_APB2RSTR_USART1RST_MSK;
pub const RCC_APB2RSTR_TIM16RST_POS: usize = 17usize;
pub const RCC_APB2RSTR_TIM16RST_MSK: usize = 0x1usize << RCC_APB2RSTR_TIM16RST_POS;
pub const RCC_APB2RSTR_TIM16RST: usize = RCC_APB2RSTR_TIM16RST_MSK;
pub const RCC_APB2RSTR_TIM17RST_POS: usize = 18usize;
pub const RCC_APB2RSTR_TIM17RST_MSK: usize = 0x1usize << RCC_APB2RSTR_TIM17RST_POS;
pub const RCC_APB2RSTR_TIM17RST: usize = RCC_APB2RSTR_TIM17RST_MSK;
pub const RCC_APB2RSTR_DBGMCURST_POS: usize = 22usize;
pub const RCC_APB2RSTR_DBGMCURST_MSK: usize = 0x1usize << RCC_APB2RSTR_DBGMCURST_POS;
pub const RCC_APB2RSTR_DBGMCURST: usize = RCC_APB2RSTR_DBGMCURST_MSK;
pub const RCC_APB2RSTR_ADC1RST: usize = RCC_APB2RSTR_ADCRST;
pub const RCC_APB1RSTR_TIM3RST_POS: usize = 1usize;
pub const RCC_APB1RSTR_TIM3RST_MSK: usize = 0x1usize << RCC_APB1RSTR_TIM3RST_POS;
pub const RCC_APB1RSTR_TIM3RST: usize = RCC_APB1RSTR_TIM3RST_MSK;
pub const RCC_APB1RSTR_TIM14RST_POS: usize = 8usize;
pub const RCC_APB1RSTR_TIM14RST_MSK: usize = 0x1usize << RCC_APB1RSTR_TIM14RST_POS;
pub const RCC_APB1RSTR_TIM14RST: usize = RCC_APB1RSTR_TIM14RST_MSK;
pub const RCC_APB1RSTR_WWDGRST_POS: usize = 11usize;
pub const RCC_APB1RSTR_WWDGRST_MSK: usize = 0x1usize << RCC_APB1RSTR_WWDGRST_POS;
pub const RCC_APB1RSTR_WWDGRST: usize = RCC_APB1RSTR_WWDGRST_MSK;
pub const RCC_APB1RSTR_I2C1RST_POS: usize = 21usize;
pub const RCC_APB1RSTR_I2C1RST_MSK: usize = 0x1usize << RCC_APB1RSTR_I2C1RST_POS;
pub const RCC_APB1RSTR_I2C1RST: usize = RCC_APB1RSTR_I2C1RST_MSK;
pub const RCC_APB1RSTR_PWRRST_POS: usize = 28usize;
pub const RCC_APB1RSTR_PWRRST_MSK: usize = 0x1usize << RCC_APB1RSTR_PWRRST_POS;
pub const RCC_APB1RSTR_PWRRST: usize = RCC_APB1RSTR_PWRRST_MSK;
pub const RCC_AHBENR_DMAEN_POS: usize = 0usize;
pub const RCC_AHBENR_DMAEN_MSK: usize = 0x1usize << RCC_AHBENR_DMAEN_POS;
pub const RCC_AHBENR_DMAEN: usize = RCC_AHBENR_DMAEN_MSK;
pub const RCC_AHBENR_SRAMEN_POS: usize = 2usize;
pub const RCC_AHBENR_SRAMEN_MSK: usize = 0x1usize << RCC_AHBENR_SRAMEN_POS;
pub const RCC_AHBENR_SRAMEN: usize = RCC_AHBENR_SRAMEN_MSK;
pub const RCC_AHBENR_FLITFEN_POS: usize = 4usize;
pub const RCC_AHBENR_FLITFEN_MSK: usize = 0x1usize << RCC_AHBENR_FLITFEN_POS;
pub const RCC_AHBENR_FLITFEN: usize = RCC_AHBENR_FLITFEN_MSK;
pub const RCC_AHBENR_CRCEN_POS: usize = 6usize;
pub const RCC_AHBENR_CRCEN_MSK: usize = 0x1usize << RCC_AHBENR_CRCEN_POS;
pub const RCC_AHBENR_CRCEN: usize = RCC_AHBENR_CRCEN_MSK;
pub const RCC_AHBENR_GPIOAEN_POS: usize = 17usize;
pub const RCC_AHBENR_GPIOAEN_MSK: usize = 0x1usize << RCC_AHBENR_GPIOAEN_POS;
pub const RCC_AHBENR_GPIOAEN: usize = RCC_AHBENR_GPIOAEN_MSK;
pub const RCC_AHBENR_GPIOBEN_POS: usize = 18usize;
pub const RCC_AHBENR_GPIOBEN_MSK: usize = 0x1usize << RCC_AHBENR_GPIOBEN_POS;
pub const RCC_AHBENR_GPIOBEN: usize = RCC_AHBENR_GPIOBEN_MSK;
pub const RCC_AHBENR_GPIOCEN_POS: usize = 19usize;
pub const RCC_AHBENR_GPIOCEN_MSK: usize = 0x1usize << RCC_AHBENR_GPIOCEN_POS;
pub const RCC_AHBENR_GPIOCEN: usize = RCC_AHBENR_GPIOCEN_MSK;
pub const RCC_AHBENR_GPIODEN_POS: usize = 20usize;
pub const RCC_AHBENR_GPIODEN_MSK: usize = 0x1usize << RCC_AHBENR_GPIODEN_POS;
pub const RCC_AHBENR_GPIODEN: usize = RCC_AHBENR_GPIODEN_MSK;
pub const RCC_AHBENR_GPIOFEN_POS: usize = 22usize;
pub const RCC_AHBENR_GPIOFEN_MSK: usize = 0x1usize << RCC_AHBENR_GPIOFEN_POS;
pub const RCC_AHBENR_GPIOFEN: usize = RCC_AHBENR_GPIOFEN_MSK;
pub const RCC_AHBENR_DMA1EN: usize = RCC_AHBENR_DMAEN;
pub const RCC_APB2ENR_SYSCFGCOMPEN_POS: usize = 0usize;
pub const RCC_APB2ENR_SYSCFGCOMPEN_MSK: usize = 0x1usize << RCC_APB2ENR_SYSCFGCOMPEN_POS;
pub const RCC_APB2ENR_SYSCFGCOMPEN: usize = RCC_APB2ENR_SYSCFGCOMPEN_MSK;
pub const RCC_APB2ENR_ADCEN_POS: usize = 9usize;
pub const RCC_APB2ENR_ADCEN_MSK: usize = 0x1usize << RCC_APB2ENR_ADCEN_POS;
pub const RCC_APB2ENR_ADCEN: usize = RCC_APB2ENR_ADCEN_MSK;
pub const RCC_APB2ENR_TIM1EN_POS: usize = 11usize;
pub const RCC_APB2ENR_TIM1EN_MSK: usize = 0x1usize << RCC_APB2ENR_TIM1EN_POS;
pub const RCC_APB2ENR_TIM1EN: usize = RCC_APB2ENR_TIM1EN_MSK;
pub const RCC_APB2ENR_SPI1EN_POS: usize = 12usize;
pub const RCC_APB2ENR_SPI1EN_MSK: usize = 0x1usize << RCC_APB2ENR_SPI1EN_POS;
pub const RCC_APB2ENR_SPI1EN: usize = RCC_APB2ENR_SPI1EN_MSK;
pub const RCC_APB2ENR_USART1EN_POS: usize = 14usize;
pub const RCC_APB2ENR_USART1EN_MSK: usize = 0x1usize << RCC_APB2ENR_USART1EN_POS;
pub const RCC_APB2ENR_USART1EN: usize = RCC_APB2ENR_USART1EN_MSK;
pub const RCC_APB2ENR_TIM16EN_POS: usize = 17usize;
pub const RCC_APB2ENR_TIM16EN_MSK: usize = 0x1usize << RCC_APB2ENR_TIM16EN_POS;
pub const RCC_APB2ENR_TIM16EN: usize = RCC_APB2ENR_TIM16EN_MSK;
pub const RCC_APB2ENR_TIM17EN_POS: usize = 18usize;
pub const RCC_APB2ENR_TIM17EN_MSK: usize = 0x1usize << RCC_APB2ENR_TIM17EN_POS;
pub const RCC_APB2ENR_TIM17EN: usize = RCC_APB2ENR_TIM17EN_MSK;
pub const RCC_APB2ENR_DBGMCUEN_POS: usize = 22usize;
pub const RCC_APB2ENR_DBGMCUEN_MSK: usize = 0x1usize << RCC_APB2ENR_DBGMCUEN_POS;
pub const RCC_APB2ENR_DBGMCUEN: usize = RCC_APB2ENR_DBGMCUEN_MSK;
pub const RCC_APB2ENR_SYSCFGEN: usize = RCC_APB2ENR_SYSCFGCOMPEN;
pub const RCC_APB2ENR_ADC1EN: usize = RCC_APB2ENR_ADCEN;
pub const RCC_APB1ENR_TIM3EN_POS: usize = 1usize;
pub const RCC_APB1ENR_TIM3EN_MSK: usize = 0x1usize << RCC_APB1ENR_TIM3EN_POS;
pub const RCC_APB1ENR_TIM3EN: usize = RCC_APB1ENR_TIM3EN_MSK;
pub const RCC_APB1ENR_TIM14EN_POS: usize = 8usize;
pub const RCC_APB1ENR_TIM14EN_MSK: usize = 0x1usize << RCC_APB1ENR_TIM14EN_POS;
pub const RCC_APB1ENR_TIM14EN: usize = RCC_APB1ENR_TIM14EN_MSK;
pub const RCC_APB1ENR_WWDGEN_POS: usize = 11usize;
pub const RCC_APB1ENR_WWDGEN_MSK: usize = 0x1usize << RCC_APB1ENR_WWDGEN_POS;
pub const RCC_APB1ENR_WWDGEN: usize = RCC_APB1ENR_WWDGEN_MSK;
pub const RCC_APB1ENR_I2C1EN_POS: usize = 21usize;
pub const RCC_APB1ENR_I2C1EN_MSK: usize = 0x1usize << RCC_APB1ENR_I2C1EN_POS;
pub const RCC_APB1ENR_I2C1EN: usize = RCC_APB1ENR_I2C1EN_MSK;
pub const RCC_APB1ENR_PWREN_POS: usize = 28usize;
pub const RCC_APB1ENR_PWREN_MSK: usize = 0x1usize << RCC_APB1ENR_PWREN_POS;
pub const RCC_APB1ENR_PWREN: usize = RCC_APB1ENR_PWREN_MSK;
pub const RCC_BDCR_LSEON_POS: usize = 0usize;
pub const RCC_BDCR_LSEON_MSK: usize = 0x1usize << RCC_BDCR_LSEON_POS;
pub const RCC_BDCR_LSEON: usize = RCC_BDCR_LSEON_MSK;
pub const RCC_BDCR_LSERDY_POS: usize = 1usize;
pub const RCC_BDCR_LSERDY_MSK: usize = 0x1usize << RCC_BDCR_LSERDY_POS;
pub const RCC_BDCR_LSERDY: usize = RCC_BDCR_LSERDY_MSK;
pub const RCC_BDCR_LSEBYP_POS: usize = 2usize;
pub const RCC_BDCR_LSEBYP_MSK: usize = 0x1usize << RCC_BDCR_LSEBYP_POS;
pub const RCC_BDCR_LSEBYP: usize = RCC_BDCR_LSEBYP_MSK;
pub const RCC_BDCR_LSEDRV_POS: usize = 3usize;
pub const RCC_BDCR_LSEDRV_MSK: usize = 0x3usize << RCC_BDCR_LSEDRV_POS;
pub const RCC_BDCR_LSEDRV: usize = RCC_BDCR_LSEDRV_MSK;
pub const RCC_BDCR_LSEDRV_0: usize = 0x1usize << RCC_BDCR_LSEDRV_POS;
pub const RCC_BDCR_LSEDRV_1: usize = 0x2usize << RCC_BDCR_LSEDRV_POS;
pub const RCC_BDCR_RTCSEL_POS: usize = 8usize;
pub const RCC_BDCR_RTCSEL_MSK: usize = 0x3usize << RCC_BDCR_RTCSEL_POS;
pub const RCC_BDCR_RTCSEL: usize = RCC_BDCR_RTCSEL_MSK;
pub const RCC_BDCR_RTCSEL_0: usize = 0x1usize << RCC_BDCR_RTCSEL_POS;
pub const RCC_BDCR_RTCSEL_1: usize = 0x2usize << RCC_BDCR_RTCSEL_POS;
pub const RCC_BDCR_RTCSEL_NOCLOCK: usize = 0x00000000usize;
pub const RCC_BDCR_RTCSEL_LSE: usize = 0x00000100usize;
pub const RCC_BDCR_RTCSEL_LSI: usize = 0x00000200usize;
pub const RCC_BDCR_RTCSEL_HSE: usize = 0x00000300usize;
pub const RCC_BDCR_RTCEN_POS: usize = 15usize;
pub const RCC_BDCR_RTCEN_MSK: usize = 0x1usize << RCC_BDCR_RTCEN_POS;
pub const RCC_BDCR_RTCEN: usize = RCC_BDCR_RTCEN_MSK;
pub const RCC_BDCR_BDRST_POS: usize = 16usize;
pub const RCC_BDCR_BDRST_MSK: usize = 0x1usize << RCC_BDCR_BDRST_POS;
pub const RCC_BDCR_BDRST: usize = RCC_BDCR_BDRST_MSK;
pub const RCC_CSR_LSION_POS: usize = 0usize;
pub const RCC_CSR_LSION_MSK: usize = 0x1usize << RCC_CSR_LSION_POS;
pub const RCC_CSR_LSION: usize = RCC_CSR_LSION_MSK;
pub const RCC_CSR_LSIRDY_POS: usize = 1usize;
pub const RCC_CSR_LSIRDY_MSK: usize = 0x1usize << RCC_CSR_LSIRDY_POS;
pub const RCC_CSR_LSIRDY: usize = RCC_CSR_LSIRDY_MSK;
pub const RCC_CSR_V18PWRRSTF_POS: usize = 23usize;
pub const RCC_CSR_V18PWRRSTF_MSK: usize = 0x1usize << RCC_CSR_V18PWRRSTF_POS;
pub const RCC_CSR_V18PWRRSTF: usize = RCC_CSR_V18PWRRSTF_MSK;
pub const RCC_CSR_RMVF_POS: usize = 24usize;
pub const RCC_CSR_RMVF_MSK: usize = 0x1usize << RCC_CSR_RMVF_POS;
pub const RCC_CSR_RMVF: usize = RCC_CSR_RMVF_MSK;
pub const RCC_CSR_OBLRSTF_POS: usize = 25usize;
pub const RCC_CSR_OBLRSTF_MSK: usize = 0x1usize << RCC_CSR_OBLRSTF_POS;
pub const RCC_CSR_OBLRSTF: usize = RCC_CSR_OBLRSTF_MSK;
pub const RCC_CSR_PINRSTF_POS: usize = 26usize;
pub const RCC_CSR_PINRSTF_MSK: usize = 0x1usize << RCC_CSR_PINRSTF_POS;
pub const RCC_CSR_PINRSTF: usize = RCC_CSR_PINRSTF_MSK;
pub const RCC_CSR_PORRSTF_POS: usize = 27usize;
pub const RCC_CSR_PORRSTF_MSK: usize = 0x1usize << RCC_CSR_PORRSTF_POS;
pub const RCC_CSR_PORRSTF: usize = RCC_CSR_PORRSTF_MSK;
pub const RCC_CSR_SFTRSTF_POS: usize = 28usize;
pub const RCC_CSR_SFTRSTF_MSK: usize = 0x1usize << RCC_CSR_SFTRSTF_POS;
pub const RCC_CSR_SFTRSTF: usize = RCC_CSR_SFTRSTF_MSK;
pub const RCC_CSR_IWDGRSTF_POS: usize = 29usize;
pub const RCC_CSR_IWDGRSTF_MSK: usize = 0x1usize << RCC_CSR_IWDGRSTF_POS;
pub const RCC_CSR_IWDGRSTF: usize = RCC_CSR_IWDGRSTF_MSK;
pub const RCC_CSR_WWDGRSTF_POS: usize = 30usize;
pub const RCC_CSR_WWDGRSTF_MSK: usize = 0x1usize << RCC_CSR_WWDGRSTF_POS;
pub const RCC_CSR_WWDGRSTF: usize = RCC_CSR_WWDGRSTF_MSK;
pub const RCC_CSR_LPWRRSTF_POS: usize = 31usize;
pub const RCC_CSR_LPWRRSTF_MSK: usize = 0x1usize << RCC_CSR_LPWRRSTF_POS;
pub const RCC_CSR_LPWRRSTF: usize = RCC_CSR_LPWRRSTF_MSK;
pub const RCC_CSR_OBL: usize = RCC_CSR_OBLRSTF;
pub const RCC_AHBRSTR_GPIOARST_POS: usize = 17usize;
pub const RCC_AHBRSTR_GPIOARST_MSK: usize = 0x1usize << RCC_AHBRSTR_GPIOARST_POS;
pub const RCC_AHBRSTR_GPIOARST: usize = RCC_AHBRSTR_GPIOARST_MSK;
pub const RCC_AHBRSTR_GPIOBRST_POS: usize = 18usize;
pub const RCC_AHBRSTR_GPIOBRST_MSK: usize = 0x1usize << RCC_AHBRSTR_GPIOBRST_POS;
pub const RCC_AHBRSTR_GPIOBRST: usize = RCC_AHBRSTR_GPIOBRST_MSK;
pub const RCC_AHBRSTR_GPIOCRST_POS: usize = 19usize;
pub const RCC_AHBRSTR_GPIOCRST_MSK: usize = 0x1usize << RCC_AHBRSTR_GPIOCRST_POS;
pub const RCC_AHBRSTR_GPIOCRST: usize = RCC_AHBRSTR_GPIOCRST_MSK;
pub const RCC_AHBRSTR_GPIODRST_POS: usize = 20usize;
pub const RCC_AHBRSTR_GPIODRST_MSK: usize = 0x1usize << RCC_AHBRSTR_GPIODRST_POS;
pub const RCC_AHBRSTR_GPIODRST: usize = RCC_AHBRSTR_GPIODRST_MSK;
pub const RCC_AHBRSTR_GPIOFRST_POS: usize = 22usize;
pub const RCC_AHBRSTR_GPIOFRST_MSK: usize = 0x1usize << RCC_AHBRSTR_GPIOFRST_POS;
pub const RCC_AHBRSTR_GPIOFRST: usize = RCC_AHBRSTR_GPIOFRST_MSK;
pub const RCC_CFGR2_PREDIV_POS: usize = 0usize;
pub const RCC_CFGR2_PREDIV_MSK: usize = 0xFusize << RCC_CFGR2_PREDIV_POS;
pub const RCC_CFGR2_PREDIV: usize = RCC_CFGR2_PREDIV_MSK;
pub const RCC_CFGR2_PREDIV_0: usize = 0x1usize << RCC_CFGR2_PREDIV_POS;
pub const RCC_CFGR2_PREDIV_1: usize = 0x2usize << RCC_CFGR2_PREDIV_POS;
pub const RCC_CFGR2_PREDIV_2: usize = 0x4usize << RCC_CFGR2_PREDIV_POS;
pub const RCC_CFGR2_PREDIV_3: usize = 0x8usize << RCC_CFGR2_PREDIV_POS;
pub const RCC_CFGR2_PREDIV_DIV1: usize = 0x00000000usize;
pub const RCC_CFGR2_PREDIV_DIV2: usize = 0x00000001usize;
pub const RCC_CFGR2_PREDIV_DIV3: usize = 0x00000002usize;
pub const RCC_CFGR2_PREDIV_DIV4: usize = 0x00000003usize;
pub const RCC_CFGR2_PREDIV_DIV5: usize = 0x00000004usize;
pub const RCC_CFGR2_PREDIV_DIV6: usize = 0x00000005usize;
pub const RCC_CFGR2_PREDIV_DIV7: usize = 0x00000006usize;
pub const RCC_CFGR2_PREDIV_DIV8: usize = 0x00000007usize;
pub const RCC_CFGR2_PREDIV_DIV9: usize = 0x00000008usize;
pub const RCC_CFGR2_PREDIV_DIV10: usize = 0x00000009usize;
pub const RCC_CFGR2_PREDIV_DIV11: usize = 0x0000000Ausize;
pub const RCC_CFGR2_PREDIV_DIV12: usize = 0x0000000Busize;
pub const RCC_CFGR2_PREDIV_DIV13: usize = 0x0000000Cusize;
pub const RCC_CFGR2_PREDIV_DIV14: usize = 0x0000000Dusize;
pub const RCC_CFGR2_PREDIV_DIV15: usize = 0x0000000Eusize;
pub const RCC_CFGR2_PREDIV_DIV16: usize = 0x0000000Fusize;
pub const RCC_CFGR3_USART1SW_POS: usize = 0usize;
pub const RCC_CFGR3_USART1SW_MSK: usize = 0x3usize << RCC_CFGR3_USART1SW_POS;
pub const RCC_CFGR3_USART1SW: usize = RCC_CFGR3_USART1SW_MSK;
pub const RCC_CFGR3_USART1SW_0: usize = 0x1usize << RCC_CFGR3_USART1SW_POS;
pub const RCC_CFGR3_USART1SW_1: usize = 0x2usize << RCC_CFGR3_USART1SW_POS;
pub const RCC_CFGR3_USART1SW_PCLK: usize = 0x00000000usize;
pub const RCC_CFGR3_USART1SW_SYSCLK: usize = 0x00000001usize;
pub const RCC_CFGR3_USART1SW_LSE: usize = 0x00000002usize;
pub const RCC_CFGR3_USART1SW_HSI: usize = 0x00000003usize;
pub const RCC_CFGR3_I2C1SW_POS: usize = 4usize;
pub const RCC_CFGR3_I2C1SW_MSK: usize = 0x1usize << RCC_CFGR3_I2C1SW_POS;
pub const RCC_CFGR3_I2C1SW: usize = RCC_CFGR3_I2C1SW_MSK;
pub const RCC_CFGR3_I2C1SW_HSI: usize = 0x00000000usize;
pub const RCC_CFGR3_I2C1SW_SYSCLK_POS: usize = 4usize;
pub const RCC_CFGR3_I2C1SW_SYSCLK_MSK: usize = 0x1usize << RCC_CFGR3_I2C1SW_SYSCLK_POS;
pub const RCC_CFGR3_I2C1SW_SYSCLK: usize = RCC_CFGR3_I2C1SW_SYSCLK_MSK;
pub const RCC_CR2_HSI14ON_POS: usize = 0usize;
pub const RCC_CR2_HSI14ON_MSK: usize = 0x1usize << RCC_CR2_HSI14ON_POS;
pub const RCC_CR2_HSI14ON: usize = RCC_CR2_HSI14ON_MSK;
pub const RCC_CR2_HSI14RDY_POS: usize = 1usize;
pub const RCC_CR2_HSI14RDY_MSK: usize = 0x1usize << RCC_CR2_HSI14RDY_POS;
pub const RCC_CR2_HSI14RDY: usize = RCC_CR2_HSI14RDY_MSK;
pub const RCC_CR2_HSI14TRIM_POS: usize = 3usize;
pub const RCC_CR2_HSI14TRIM_MSK: usize = 0x1Fusize << RCC_CR2_HSI14TRIM_POS;
pub const RCC_CR2_HSI14TRIM: usize = RCC_CR2_HSI14TRIM_MSK;
pub const RCC_CR2_HSI14CAL_POS: usize = 8usize;
pub const RCC_CR2_HSI14CAL_MSK: usize = 0xFFusize << RCC_CR2_HSI14CAL_POS;
pub const RCC_CR2_HSI14CAL: usize = RCC_CR2_HSI14CAL_MSK;
pub const RTC_TR_PM_POS: usize = 22usize;
pub const RTC_TR_PM_MSK: usize = 0x1usize << RTC_TR_PM_POS;
pub const RTC_TR_PM: usize = RTC_TR_PM_MSK;
pub const RTC_TR_HT_POS: usize = 20usize;
pub const RTC_TR_HT_MSK: usize = 0x3usize << RTC_TR_HT_POS;
pub const RTC_TR_HT: usize = RTC_TR_HT_MSK;
pub const RTC_TR_HT_0: usize = 0x1usize << RTC_TR_HT_POS;
pub const RTC_TR_HT_1: usize = 0x2usize << RTC_TR_HT_POS;
pub const RTC_TR_HU_POS: usize = 16usize;
pub const RTC_TR_HU_MSK: usize = 0xFusize << RTC_TR_HU_POS;
pub const RTC_TR_HU: usize = RTC_TR_HU_MSK;
pub const RTC_TR_HU_0: usize = 0x1usize << RTC_TR_HU_POS;
pub const RTC_TR_HU_1: usize = 0x2usize << RTC_TR_HU_POS;
pub const RTC_TR_HU_2: usize = 0x4usize << RTC_TR_HU_POS;
pub const RTC_TR_HU_3: usize = 0x8usize << RTC_TR_HU_POS;
pub const RTC_TR_MNT_POS: usize = 12usize;
pub const RTC_TR_MNT_MSK: usize = 0x7usize << RTC_TR_MNT_POS;
pub const RTC_TR_MNT: usize = RTC_TR_MNT_MSK;
pub const RTC_TR_MNT_0: usize = 0x1usize << RTC_TR_MNT_POS;
pub const RTC_TR_MNT_1: usize = 0x2usize << RTC_TR_MNT_POS;
pub const RTC_TR_MNT_2: usize = 0x4usize << RTC_TR_MNT_POS;
pub const RTC_TR_MNU_POS: usize = 8usize;
pub const RTC_TR_MNU_MSK: usize = 0xFusize << RTC_TR_MNU_POS;
pub const RTC_TR_MNU: usize = RTC_TR_MNU_MSK;
pub const RTC_TR_MNU_0: usize = 0x1usize << RTC_TR_MNU_POS;
pub const RTC_TR_MNU_1: usize = 0x2usize << RTC_TR_MNU_POS;
pub const RTC_TR_MNU_2: usize = 0x4usize << RTC_TR_MNU_POS;
pub const RTC_TR_MNU_3: usize = 0x8usize << RTC_TR_MNU_POS;
pub const RTC_TR_ST_POS: usize = 4usize;
pub const RTC_TR_ST_MSK: usize = 0x7usize << RTC_TR_ST_POS;
pub const RTC_TR_ST: usize = RTC_TR_ST_MSK;
pub const RTC_TR_ST_0: usize = 0x1usize << RTC_TR_ST_POS;
pub const RTC_TR_ST_1: usize = 0x2usize << RTC_TR_ST_POS;
pub const RTC_TR_ST_2: usize = 0x4usize << RTC_TR_ST_POS;
pub const RTC_TR_SU_POS: usize = 0usize;
pub const RTC_TR_SU_MSK: usize = 0xFusize << RTC_TR_SU_POS;
pub const RTC_TR_SU: usize = RTC_TR_SU_MSK;
pub const RTC_TR_SU_0: usize = 0x1usize << RTC_TR_SU_POS;
pub const RTC_TR_SU_1: usize = 0x2usize << RTC_TR_SU_POS;
pub const RTC_TR_SU_2: usize = 0x4usize << RTC_TR_SU_POS;
pub const RTC_TR_SU_3: usize = 0x8usize << RTC_TR_SU_POS;
pub const RTC_DR_YT_POS: usize = 20usize;
pub const RTC_DR_YT_MSK: usize = 0xFusize << RTC_DR_YT_POS;
pub const RTC_DR_YT: usize = RTC_DR_YT_MSK;
pub const RTC_DR_YT_0: usize = 0x1usize << RTC_DR_YT_POS;
pub const RTC_DR_YT_1: usize = 0x2usize << RTC_DR_YT_POS;
pub const RTC_DR_YT_2: usize = 0x4usize << RTC_DR_YT_POS;
pub const RTC_DR_YT_3: usize = 0x8usize << RTC_DR_YT_POS;
pub const RTC_DR_YU_POS: usize = 16usize;
pub const RTC_DR_YU_MSK: usize = 0xFusize << RTC_DR_YU_POS;
pub const RTC_DR_YU: usize = RTC_DR_YU_MSK;
pub const RTC_DR_YU_0: usize = 0x1usize << RTC_DR_YU_POS;
pub const RTC_DR_YU_1: usize = 0x2usize << RTC_DR_YU_POS;
pub const RTC_DR_YU_2: usize = 0x4usize << RTC_DR_YU_POS;
pub const RTC_DR_YU_3: usize = 0x8usize << RTC_DR_YU_POS;
pub const RTC_DR_WDU_POS: usize = 13usize;
pub const RTC_DR_WDU_MSK: usize = 0x7usize << RTC_DR_WDU_POS;
pub const RTC_DR_WDU: usize = RTC_DR_WDU_MSK;
pub const RTC_DR_WDU_0: usize = 0x1usize << RTC_DR_WDU_POS;
pub const RTC_DR_WDU_1: usize = 0x2usize << RTC_DR_WDU_POS;
pub const RTC_DR_WDU_2: usize = 0x4usize << RTC_DR_WDU_POS;
pub const RTC_DR_MT_POS: usize = 12usize;
pub const RTC_DR_MT_MSK: usize = 0x1usize << RTC_DR_MT_POS;
pub const RTC_DR_MT: usize = RTC_DR_MT_MSK;
pub const RTC_DR_MU_POS: usize = 8usize;
pub const RTC_DR_MU_MSK: usize = 0xFusize << RTC_DR_MU_POS;
pub const RTC_DR_MU: usize = RTC_DR_MU_MSK;
pub const RTC_DR_MU_0: usize = 0x1usize << RTC_DR_MU_POS;
pub const RTC_DR_MU_1: usize = 0x2usize << RTC_DR_MU_POS;
pub const RTC_DR_MU_2: usize = 0x4usize << RTC_DR_MU_POS;
pub const RTC_DR_MU_3: usize = 0x8usize << RTC_DR_MU_POS;
pub const RTC_DR_DT_POS: usize = 4usize;
pub const RTC_DR_DT_MSK: usize = 0x3usize << RTC_DR_DT_POS;
pub const RTC_DR_DT: usize = RTC_DR_DT_MSK;
pub const RTC_DR_DT_0: usize = 0x1usize << RTC_DR_DT_POS;
pub const RTC_DR_DT_1: usize = 0x2usize << RTC_DR_DT_POS;
pub const RTC_DR_DU_POS: usize = 0usize;
pub const RTC_DR_DU_MSK: usize = 0xFusize << RTC_DR_DU_POS;
pub const RTC_DR_DU: usize = RTC_DR_DU_MSK;
pub const RTC_DR_DU_0: usize = 0x1usize << RTC_DR_DU_POS;
pub const RTC_DR_DU_1: usize = 0x2usize << RTC_DR_DU_POS;
pub const RTC_DR_DU_2: usize = 0x4usize << RTC_DR_DU_POS;
pub const RTC_DR_DU_3: usize = 0x8usize << RTC_DR_DU_POS;
pub const RTC_CR_COE_POS: usize = 23usize;
pub const RTC_CR_COE_MSK: usize = 0x1usize << RTC_CR_COE_POS;
pub const RTC_CR_COE: usize = RTC_CR_COE_MSK;
pub const RTC_CR_OSEL_POS: usize = 21usize;
pub const RTC_CR_OSEL_MSK: usize = 0x3usize << RTC_CR_OSEL_POS;
pub const RTC_CR_OSEL: usize = RTC_CR_OSEL_MSK;
pub const RTC_CR_OSEL_0: usize = 0x1usize << RTC_CR_OSEL_POS;
pub const RTC_CR_OSEL_1: usize = 0x2usize << RTC_CR_OSEL_POS;
pub const RTC_CR_POL_POS: usize = 20usize;
pub const RTC_CR_POL_MSK: usize = 0x1usize << RTC_CR_POL_POS;
pub const RTC_CR_POL: usize = RTC_CR_POL_MSK;
pub const RTC_CR_COSEL_POS: usize = 19usize;
pub const RTC_CR_COSEL_MSK: usize = 0x1usize << RTC_CR_COSEL_POS;
pub const RTC_CR_COSEL: usize = RTC_CR_COSEL_MSK;
pub const RTC_CR_BKP_POS: usize = 18usize;
pub const RTC_CR_BKP_MSK: usize = 0x1usize << RTC_CR_BKP_POS;
pub const RTC_CR_BKP: usize = RTC_CR_BKP_MSK;
pub const RTC_CR_SUB1H_POS: usize = 17usize;
pub const RTC_CR_SUB1H_MSK: usize = 0x1usize << RTC_CR_SUB1H_POS;
pub const RTC_CR_SUB1H: usize = RTC_CR_SUB1H_MSK;
pub const RTC_CR_ADD1H_POS: usize = 16usize;
pub const RTC_CR_ADD1H_MSK: usize = 0x1usize << RTC_CR_ADD1H_POS;
pub const RTC_CR_ADD1H: usize = RTC_CR_ADD1H_MSK;
pub const RTC_CR_TSIE_POS: usize = 15usize;
pub const RTC_CR_TSIE_MSK: usize = 0x1usize << RTC_CR_TSIE_POS;
pub const RTC_CR_TSIE: usize = RTC_CR_TSIE_MSK;
pub const RTC_CR_ALRAIE_POS: usize = 12usize;
pub const RTC_CR_ALRAIE_MSK: usize = 0x1usize << RTC_CR_ALRAIE_POS;
pub const RTC_CR_ALRAIE: usize = RTC_CR_ALRAIE_MSK;
pub const RTC_CR_TSE_POS: usize = 11usize;
pub const RTC_CR_TSE_MSK: usize = 0x1usize << RTC_CR_TSE_POS;
pub const RTC_CR_TSE: usize = RTC_CR_TSE_MSK;
pub const RTC_CR_ALRAE_POS: usize = 8usize;
pub const RTC_CR_ALRAE_MSK: usize = 0x1usize << RTC_CR_ALRAE_POS;
pub const RTC_CR_ALRAE: usize = RTC_CR_ALRAE_MSK;
pub const RTC_CR_FMT_POS: usize = 6usize;
pub const RTC_CR_FMT_MSK: usize = 0x1usize << RTC_CR_FMT_POS;
pub const RTC_CR_FMT: usize = RTC_CR_FMT_MSK;
pub const RTC_CR_BYPSHAD_POS: usize = 5usize;
pub const RTC_CR_BYPSHAD_MSK: usize = 0x1usize << RTC_CR_BYPSHAD_POS;
pub const RTC_CR_BYPSHAD: usize = RTC_CR_BYPSHAD_MSK;
pub const RTC_CR_REFCKON_POS: usize = 4usize;
pub const RTC_CR_REFCKON_MSK: usize = 0x1usize << RTC_CR_REFCKON_POS;
pub const RTC_CR_REFCKON: usize = RTC_CR_REFCKON_MSK;
pub const RTC_CR_TSEDGE_POS: usize = 3usize;
pub const RTC_CR_TSEDGE_MSK: usize = 0x1usize << RTC_CR_TSEDGE_POS;
pub const RTC_CR_TSEDGE: usize = RTC_CR_TSEDGE_MSK;
pub const RTC_CR_BCK_POS: usize = RTC_CR_BKP_POS;
pub const RTC_CR_BCK_MSK: usize = RTC_CR_BKP_MSK;
pub const RTC_CR_BCK: usize = RTC_CR_BKP;
pub const RTC_ISR_RECALPF_POS: usize = 16usize;
pub const RTC_ISR_RECALPF_MSK: usize = 0x1usize << RTC_ISR_RECALPF_POS;
pub const RTC_ISR_RECALPF: usize = RTC_ISR_RECALPF_MSK;
pub const RTC_ISR_TAMP2F_POS: usize = 14usize;
pub const RTC_ISR_TAMP2F_MSK: usize = 0x1usize << RTC_ISR_TAMP2F_POS;
pub const RTC_ISR_TAMP2F: usize = RTC_ISR_TAMP2F_MSK;
pub const RTC_ISR_TAMP1F_POS: usize = 13usize;
pub const RTC_ISR_TAMP1F_MSK: usize = 0x1usize << RTC_ISR_TAMP1F_POS;
pub const RTC_ISR_TAMP1F: usize = RTC_ISR_TAMP1F_MSK;
pub const RTC_ISR_TSOVF_POS: usize = 12usize;
pub const RTC_ISR_TSOVF_MSK: usize = 0x1usize << RTC_ISR_TSOVF_POS;
pub const RTC_ISR_TSOVF: usize = RTC_ISR_TSOVF_MSK;
pub const RTC_ISR_TSF_POS: usize = 11usize;
pub const RTC_ISR_TSF_MSK: usize = 0x1usize << RTC_ISR_TSF_POS;
pub const RTC_ISR_TSF: usize = RTC_ISR_TSF_MSK;
pub const RTC_ISR_ALRAF_POS: usize = 8usize;
pub const RTC_ISR_ALRAF_MSK: usize = 0x1usize << RTC_ISR_ALRAF_POS;
pub const RTC_ISR_ALRAF: usize = RTC_ISR_ALRAF_MSK;
pub const RTC_ISR_INIT_POS: usize = 7usize;
pub const RTC_ISR_INIT_MSK: usize = 0x1usize << RTC_ISR_INIT_POS;
pub const RTC_ISR_INIT: usize = RTC_ISR_INIT_MSK;
pub const RTC_ISR_INITF_POS: usize = 6usize;
pub const RTC_ISR_INITF_MSK: usize = 0x1usize << RTC_ISR_INITF_POS;
pub const RTC_ISR_INITF: usize = RTC_ISR_INITF_MSK;
pub const RTC_ISR_RSF_POS: usize = 5usize;
pub const RTC_ISR_RSF_MSK: usize = 0x1usize << RTC_ISR_RSF_POS;
pub const RTC_ISR_RSF: usize = RTC_ISR_RSF_MSK;
pub const RTC_ISR_INITS_POS: usize = 4usize;
pub const RTC_ISR_INITS_MSK: usize = 0x1usize << RTC_ISR_INITS_POS;
pub const RTC_ISR_INITS: usize = RTC_ISR_INITS_MSK;
pub const RTC_ISR_SHPF_POS: usize = 3usize;
pub const RTC_ISR_SHPF_MSK: usize = 0x1usize << RTC_ISR_SHPF_POS;
pub const RTC_ISR_SHPF: usize = RTC_ISR_SHPF_MSK;
pub const RTC_ISR_ALRAWF_POS: usize = 0usize;
pub const RTC_ISR_ALRAWF_MSK: usize = 0x1usize << RTC_ISR_ALRAWF_POS;
pub const RTC_ISR_ALRAWF: usize = RTC_ISR_ALRAWF_MSK;
pub const RTC_PRER_PREDIV_A_POS: usize = 16usize;
pub const RTC_PRER_PREDIV_A_MSK: usize = 0x7Fusize << RTC_PRER_PREDIV_A_POS;
pub const RTC_PRER_PREDIV_A: usize = RTC_PRER_PREDIV_A_MSK;
pub const RTC_PRER_PREDIV_S_POS: usize = 0usize;
pub const RTC_PRER_PREDIV_S_MSK: usize = 0x7FFFusize << RTC_PRER_PREDIV_S_POS;
pub const RTC_PRER_PREDIV_S: usize = RTC_PRER_PREDIV_S_MSK;
pub const RTC_ALRMAR_MSK4_POS: usize = 31usize;
pub const RTC_ALRMAR_MSK4_MSK: usize = 0x1usize << RTC_ALRMAR_MSK4_POS;
pub const RTC_ALRMAR_MSK4: usize = RTC_ALRMAR_MSK4_MSK;
pub const RTC_ALRMAR_WDSEL_POS: usize = 30usize;
pub const RTC_ALRMAR_WDSEL_MSK: usize = 0x1usize << RTC_ALRMAR_WDSEL_POS;
pub const RTC_ALRMAR_WDSEL: usize = RTC_ALRMAR_WDSEL_MSK;
pub const RTC_ALRMAR_DT_POS: usize = 28usize;
pub const RTC_ALRMAR_DT_MSK: usize = 0x3usize << RTC_ALRMAR_DT_POS;
pub const RTC_ALRMAR_DT: usize = RTC_ALRMAR_DT_MSK;
pub const RTC_ALRMAR_DT_0: usize = 0x1usize << RTC_ALRMAR_DT_POS;
pub const RTC_ALRMAR_DT_1: usize = 0x2usize << RTC_ALRMAR_DT_POS;
pub const RTC_ALRMAR_DU_POS: usize = 24usize;
pub const RTC_ALRMAR_DU_MSK: usize = 0xFusize << RTC_ALRMAR_DU_POS;
pub const RTC_ALRMAR_DU: usize = RTC_ALRMAR_DU_MSK;
pub const RTC_ALRMAR_DU_0: usize = 0x1usize << RTC_ALRMAR_DU_POS;
pub const RTC_ALRMAR_DU_1: usize = 0x2usize << RTC_ALRMAR_DU_POS;
pub const RTC_ALRMAR_DU_2: usize = 0x4usize << RTC_ALRMAR_DU_POS;
pub const RTC_ALRMAR_DU_3: usize = 0x8usize << RTC_ALRMAR_DU_POS;
pub const RTC_ALRMAR_MSK3_POS: usize = 23usize;
pub const RTC_ALRMAR_MSK3_MSK: usize = 0x1usize << RTC_ALRMAR_MSK3_POS;
pub const RTC_ALRMAR_MSK3: usize = RTC_ALRMAR_MSK3_MSK;
pub const RTC_ALRMAR_PM_POS: usize = 22usize;
pub const RTC_ALRMAR_PM_MSK: usize = 0x1usize << RTC_ALRMAR_PM_POS;
pub const RTC_ALRMAR_PM: usize = RTC_ALRMAR_PM_MSK;
pub const RTC_ALRMAR_HT_POS: usize = 20usize;
pub const RTC_ALRMAR_HT_MSK: usize = 0x3usize << RTC_ALRMAR_HT_POS;
pub const RTC_ALRMAR_HT: usize = RTC_ALRMAR_HT_MSK;
pub const RTC_ALRMAR_HT_0: usize = 0x1usize << RTC_ALRMAR_HT_POS;
pub const RTC_ALRMAR_HT_1: usize = 0x2usize << RTC_ALRMAR_HT_POS;
pub const RTC_ALRMAR_HU_POS: usize = 16usize;
pub const RTC_ALRMAR_HU_MSK: usize = 0xFusize << RTC_ALRMAR_HU_POS;
pub const RTC_ALRMAR_HU: usize = RTC_ALRMAR_HU_MSK;
pub const RTC_ALRMAR_HU_0: usize = 0x1usize << RTC_ALRMAR_HU_POS;
pub const RTC_ALRMAR_HU_1: usize = 0x2usize << RTC_ALRMAR_HU_POS;
pub const RTC_ALRMAR_HU_2: usize = 0x4usize << RTC_ALRMAR_HU_POS;
pub const RTC_ALRMAR_HU_3: usize = 0x8usize << RTC_ALRMAR_HU_POS;
pub const RTC_ALRMAR_MSK2_POS: usize = 15usize;
pub const RTC_ALRMAR_MSK2_MSK: usize = 0x1usize << RTC_ALRMAR_MSK2_POS;
pub const RTC_ALRMAR_MSK2: usize = RTC_ALRMAR_MSK2_MSK;
pub const RTC_ALRMAR_MNT_POS: usize = 12usize;
pub const RTC_ALRMAR_MNT_MSK: usize = 0x7usize << RTC_ALRMAR_MNT_POS;
pub const RTC_ALRMAR_MNT: usize = RTC_ALRMAR_MNT_MSK;
pub const RTC_ALRMAR_MNT_0: usize = 0x1usize << RTC_ALRMAR_MNT_POS;
pub const RTC_ALRMAR_MNT_1: usize = 0x2usize << RTC_ALRMAR_MNT_POS;
pub const RTC_ALRMAR_MNT_2: usize = 0x4usize << RTC_ALRMAR_MNT_POS;
pub const RTC_ALRMAR_MNU_POS: usize = 8usize;
pub const RTC_ALRMAR_MNU_MSK: usize = 0xFusize << RTC_ALRMAR_MNU_POS;
pub const RTC_ALRMAR_MNU: usize = RTC_ALRMAR_MNU_MSK;
pub const RTC_ALRMAR_MNU_0: usize = 0x1usize << RTC_ALRMAR_MNU_POS;
pub const RTC_ALRMAR_MNU_1: usize = 0x2usize << RTC_ALRMAR_MNU_POS;
pub const RTC_ALRMAR_MNU_2: usize = 0x4usize << RTC_ALRMAR_MNU_POS;
pub const RTC_ALRMAR_MNU_3: usize = 0x8usize << RTC_ALRMAR_MNU_POS;
pub const RTC_ALRMAR_MSK1_POS: usize = 7usize;
pub const RTC_ALRMAR_MSK1_MSK: usize = 0x1usize << RTC_ALRMAR_MSK1_POS;
pub const RTC_ALRMAR_MSK1: usize = RTC_ALRMAR_MSK1_MSK;
pub const RTC_ALRMAR_ST_POS: usize = 4usize;
pub const RTC_ALRMAR_ST_MSK: usize = 0x7usize << RTC_ALRMAR_ST_POS;
pub const RTC_ALRMAR_ST: usize = RTC_ALRMAR_ST_MSK;
pub const RTC_ALRMAR_ST_0: usize = 0x1usize << RTC_ALRMAR_ST_POS;
pub const RTC_ALRMAR_ST_1: usize = 0x2usize << RTC_ALRMAR_ST_POS;
pub const RTC_ALRMAR_ST_2: usize = 0x4usize << RTC_ALRMAR_ST_POS;
pub const RTC_ALRMAR_SU_POS: usize = 0usize;
pub const RTC_ALRMAR_SU_MSK: usize = 0xFusize << RTC_ALRMAR_SU_POS;
pub const RTC_ALRMAR_SU: usize = RTC_ALRMAR_SU_MSK;
pub const RTC_ALRMAR_SU_0: usize = 0x1usize << RTC_ALRMAR_SU_POS;
pub const RTC_ALRMAR_SU_1: usize = 0x2usize << RTC_ALRMAR_SU_POS;
pub const RTC_ALRMAR_SU_2: usize = 0x4usize << RTC_ALRMAR_SU_POS;
pub const RTC_ALRMAR_SU_3: usize = 0x8usize << RTC_ALRMAR_SU_POS;
pub const RTC_WPR_KEY_POS: usize = 0usize;
pub const RTC_WPR_KEY_MSK: usize = 0xFFusize << RTC_WPR_KEY_POS;
pub const RTC_WPR_KEY: usize = RTC_WPR_KEY_MSK;
pub const RTC_SSR_SS_POS: usize = 0usize;
pub const RTC_SSR_SS_MSK: usize = 0xFFFFusize << RTC_SSR_SS_POS;
pub const RTC_SSR_SS: usize = RTC_SSR_SS_MSK;
pub const RTC_SHIFTR_SUBFS_POS: usize = 0usize;
pub const RTC_SHIFTR_SUBFS_MSK: usize = 0x7FFFusize << RTC_SHIFTR_SUBFS_POS;
pub const RTC_SHIFTR_SUBFS: usize = RTC_SHIFTR_SUBFS_MSK;
pub const RTC_SHIFTR_ADD1S_POS: usize = 31usize;
pub const RTC_SHIFTR_ADD1S_MSK: usize = 0x1usize << RTC_SHIFTR_ADD1S_POS;
pub const RTC_SHIFTR_ADD1S: usize = RTC_SHIFTR_ADD1S_MSK;
pub const RTC_TSTR_PM_POS: usize = 22usize;
pub const RTC_TSTR_PM_MSK: usize = 0x1usize << RTC_TSTR_PM_POS;
pub const RTC_TSTR_PM: usize = RTC_TSTR_PM_MSK;
pub const RTC_TSTR_HT_POS: usize = 20usize;
pub const RTC_TSTR_HT_MSK: usize = 0x3usize << RTC_TSTR_HT_POS;
pub const RTC_TSTR_HT: usize = RTC_TSTR_HT_MSK;
pub const RTC_TSTR_HT_0: usize = 0x1usize << RTC_TSTR_HT_POS;
pub const RTC_TSTR_HT_1: usize = 0x2usize << RTC_TSTR_HT_POS;
pub const RTC_TSTR_HU_POS: usize = 16usize;
pub const RTC_TSTR_HU_MSK: usize = 0xFusize << RTC_TSTR_HU_POS;
pub const RTC_TSTR_HU: usize = RTC_TSTR_HU_MSK;
pub const RTC_TSTR_HU_0: usize = 0x1usize << RTC_TSTR_HU_POS;
pub const RTC_TSTR_HU_1: usize = 0x2usize << RTC_TSTR_HU_POS;
pub const RTC_TSTR_HU_2: usize = 0x4usize << RTC_TSTR_HU_POS;
pub const RTC_TSTR_HU_3: usize = 0x8usize << RTC_TSTR_HU_POS;
pub const RTC_TSTR_MNT_POS: usize = 12usize;
pub const RTC_TSTR_MNT_MSK: usize = 0x7usize << RTC_TSTR_MNT_POS;
pub const RTC_TSTR_MNT: usize = RTC_TSTR_MNT_MSK;
pub const RTC_TSTR_MNT_0: usize = 0x1usize << RTC_TSTR_MNT_POS;
pub const RTC_TSTR_MNT_1: usize = 0x2usize << RTC_TSTR_MNT_POS;
pub const RTC_TSTR_MNT_2: usize = 0x4usize << RTC_TSTR_MNT_POS;
pub const RTC_TSTR_MNU_POS: usize = 8usize;
pub const RTC_TSTR_MNU_MSK: usize = 0xFusize << RTC_TSTR_MNU_POS;
pub const RTC_TSTR_MNU: usize = RTC_TSTR_MNU_MSK;
pub const RTC_TSTR_MNU_0: usize = 0x1usize << RTC_TSTR_MNU_POS;
pub const RTC_TSTR_MNU_1: usize = 0x2usize << RTC_TSTR_MNU_POS;
pub const RTC_TSTR_MNU_2: usize = 0x4usize << RTC_TSTR_MNU_POS;
pub const RTC_TSTR_MNU_3: usize = 0x8usize << RTC_TSTR_MNU_POS;
pub const RTC_TSTR_ST_POS: usize = 4usize;
pub const RTC_TSTR_ST_MSK: usize = 0x7usize << RTC_TSTR_ST_POS;
pub const RTC_TSTR_ST: usize = RTC_TSTR_ST_MSK;
pub const RTC_TSTR_ST_0: usize = 0x1usize << RTC_TSTR_ST_POS;
pub const RTC_TSTR_ST_1: usize = 0x2usize << RTC_TSTR_ST_POS;
pub const RTC_TSTR_ST_2: usize = 0x4usize << RTC_TSTR_ST_POS;
pub const RTC_TSTR_SU_POS: usize = 0usize;
pub const RTC_TSTR_SU_MSK: usize = 0xFusize << RTC_TSTR_SU_POS;
pub const RTC_TSTR_SU: usize = RTC_TSTR_SU_MSK;
pub const RTC_TSTR_SU_0: usize = 0x1usize << RTC_TSTR_SU_POS;
pub const RTC_TSTR_SU_1: usize = 0x2usize << RTC_TSTR_SU_POS;
pub const RTC_TSTR_SU_2: usize = 0x4usize << RTC_TSTR_SU_POS;
pub const RTC_TSTR_SU_3: usize = 0x8usize << RTC_TSTR_SU_POS;
pub const RTC_TSDR_WDU_POS: usize = 13usize;
pub const RTC_TSDR_WDU_MSK: usize = 0x7usize << RTC_TSDR_WDU_POS;
pub const RTC_TSDR_WDU: usize = RTC_TSDR_WDU_MSK;
pub const RTC_TSDR_WDU_0: usize = 0x1usize << RTC_TSDR_WDU_POS;
pub const RTC_TSDR_WDU_1: usize = 0x2usize << RTC_TSDR_WDU_POS;
pub const RTC_TSDR_WDU_2: usize = 0x4usize << RTC_TSDR_WDU_POS;
pub const RTC_TSDR_MT_POS: usize = 12usize;
pub const RTC_TSDR_MT_MSK: usize = 0x1usize << RTC_TSDR_MT_POS;
pub const RTC_TSDR_MT: usize = RTC_TSDR_MT_MSK;
pub const RTC_TSDR_MU_POS: usize = 8usize;
pub const RTC_TSDR_MU_MSK: usize = 0xFusize << RTC_TSDR_MU_POS;
pub const RTC_TSDR_MU: usize = RTC_TSDR_MU_MSK;
pub const RTC_TSDR_MU_0: usize = 0x1usize << RTC_TSDR_MU_POS;
pub const RTC_TSDR_MU_1: usize = 0x2usize << RTC_TSDR_MU_POS;
pub const RTC_TSDR_MU_2: usize = 0x4usize << RTC_TSDR_MU_POS;
pub const RTC_TSDR_MU_3: usize = 0x8usize << RTC_TSDR_MU_POS;
pub const RTC_TSDR_DT_POS: usize = 4usize;
pub const RTC_TSDR_DT_MSK: usize = 0x3usize << RTC_TSDR_DT_POS;
pub const RTC_TSDR_DT: usize = RTC_TSDR_DT_MSK;
pub const RTC_TSDR_DT_0: usize = 0x1usize << RTC_TSDR_DT_POS;
pub const RTC_TSDR_DT_1: usize = 0x2usize << RTC_TSDR_DT_POS;
pub const RTC_TSDR_DU_POS: usize = 0usize;
pub const RTC_TSDR_DU_MSK: usize = 0xFusize << RTC_TSDR_DU_POS;
pub const RTC_TSDR_DU: usize = RTC_TSDR_DU_MSK;
pub const RTC_TSDR_DU_0: usize = 0x1usize << RTC_TSDR_DU_POS;
pub const RTC_TSDR_DU_1: usize = 0x2usize << RTC_TSDR_DU_POS;
pub const RTC_TSDR_DU_2: usize = 0x4usize << RTC_TSDR_DU_POS;
pub const RTC_TSDR_DU_3: usize = 0x8usize << RTC_TSDR_DU_POS;
pub const RTC_TSSSR_SS_POS: usize = 0usize;
pub const RTC_TSSSR_SS_MSK: usize = 0xFFFFusize << RTC_TSSSR_SS_POS;
pub const RTC_TSSSR_SS: usize = RTC_TSSSR_SS_MSK;
pub const RTC_CALR_CALP_POS: usize = 15usize;
pub const RTC_CALR_CALP_MSK: usize = 0x1usize << RTC_CALR_CALP_POS;
pub const RTC_CALR_CALP: usize = RTC_CALR_CALP_MSK;
pub const RTC_CALR_CALW8_POS: usize = 14usize;
pub const RTC_CALR_CALW8_MSK: usize = 0x1usize << RTC_CALR_CALW8_POS;
pub const RTC_CALR_CALW8: usize = RTC_CALR_CALW8_MSK;
pub const RTC_CALR_CALW16_POS: usize = 13usize;
pub const RTC_CALR_CALW16_MSK: usize = 0x1usize << RTC_CALR_CALW16_POS;
pub const RTC_CALR_CALW16: usize = RTC_CALR_CALW16_MSK;
pub const RTC_CALR_CALM_POS: usize = 0usize;
pub const RTC_CALR_CALM_MSK: usize = 0x1FFusize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM: usize = RTC_CALR_CALM_MSK;
pub const RTC_CALR_CALM_0: usize = 0x001usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_1: usize = 0x002usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_2: usize = 0x004usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_3: usize = 0x008usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_4: usize = 0x010usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_5: usize = 0x020usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_6: usize = 0x040usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_7: usize = 0x080usize << RTC_CALR_CALM_POS;
pub const RTC_CALR_CALM_8: usize = 0x100usize << RTC_CALR_CALM_POS;
pub const RTC_TAFCR_PC15MODE_POS: usize = 23usize;
pub const RTC_TAFCR_PC15MODE_MSK: usize = 0x1usize << RTC_TAFCR_PC15MODE_POS;
pub const RTC_TAFCR_PC15MODE: usize = RTC_TAFCR_PC15MODE_MSK;
pub const RTC_TAFCR_PC15VALUE_POS: usize = 22usize;
pub const RTC_TAFCR_PC15VALUE_MSK: usize = 0x1usize << RTC_TAFCR_PC15VALUE_POS;
pub const RTC_TAFCR_PC15VALUE: usize = RTC_TAFCR_PC15VALUE_MSK;
pub const RTC_TAFCR_PC14MODE_POS: usize = 21usize;
pub const RTC_TAFCR_PC14MODE_MSK: usize = 0x1usize << RTC_TAFCR_PC14MODE_POS;
pub const RTC_TAFCR_PC14MODE: usize = RTC_TAFCR_PC14MODE_MSK;
pub const RTC_TAFCR_PC14VALUE_POS: usize = 20usize;
pub const RTC_TAFCR_PC14VALUE_MSK: usize = 0x1usize << RTC_TAFCR_PC14VALUE_POS;
pub const RTC_TAFCR_PC14VALUE: usize = RTC_TAFCR_PC14VALUE_MSK;
pub const RTC_TAFCR_PC13MODE_POS: usize = 19usize;
pub const RTC_TAFCR_PC13MODE_MSK: usize = 0x1usize << RTC_TAFCR_PC13MODE_POS;
pub const RTC_TAFCR_PC13MODE: usize = RTC_TAFCR_PC13MODE_MSK;
pub const RTC_TAFCR_PC13VALUE_POS: usize = 18usize;
pub const RTC_TAFCR_PC13VALUE_MSK: usize = 0x1usize << RTC_TAFCR_PC13VALUE_POS;
pub const RTC_TAFCR_PC13VALUE: usize = RTC_TAFCR_PC13VALUE_MSK;
pub const RTC_TAFCR_TAMPPRCH_POS: usize = 13usize;
pub const RTC_TAFCR_TAMPPRCH_MSK: usize = 0x3usize << RTC_TAFCR_TAMPPRCH_POS;
pub const RTC_TAFCR_TAMPPRCH: usize = RTC_TAFCR_TAMPPRCH_MSK;
pub const RTC_TAFCR_TAMPPRCH_0: usize = 0x1usize << RTC_TAFCR_TAMPPRCH_POS;
pub const RTC_TAFCR_TAMPPRCH_1: usize = 0x2usize << RTC_TAFCR_TAMPPRCH_POS;
pub const RTC_TAFCR_TAMPFLT_POS: usize = 11usize;
pub const RTC_TAFCR_TAMPFLT_MSK: usize = 0x3usize << RTC_TAFCR_TAMPFLT_POS;
pub const RTC_TAFCR_TAMPFLT: usize = RTC_TAFCR_TAMPFLT_MSK;
pub const RTC_TAFCR_TAMPFLT_0: usize = 0x1usize << RTC_TAFCR_TAMPFLT_POS;
pub const RTC_TAFCR_TAMPFLT_1: usize = 0x2usize << RTC_TAFCR_TAMPFLT_POS;
pub const RTC_TAFCR_TAMPFREQ_POS: usize = 8usize;
pub const RTC_TAFCR_TAMPFREQ_MSK: usize = 0x7usize << RTC_TAFCR_TAMPFREQ_POS;
pub const RTC_TAFCR_TAMPFREQ: usize = RTC_TAFCR_TAMPFREQ_MSK;
pub const RTC_TAFCR_TAMPFREQ_0: usize = 0x1usize << RTC_TAFCR_TAMPFREQ_POS;
pub const RTC_TAFCR_TAMPFREQ_1: usize = 0x2usize << RTC_TAFCR_TAMPFREQ_POS;
pub const RTC_TAFCR_TAMPFREQ_2: usize = 0x4usize << RTC_TAFCR_TAMPFREQ_POS;
pub const RTC_TAFCR_TAMPTS_POS: usize = 7usize;
pub const RTC_TAFCR_TAMPTS_MSK: usize = 0x1usize << RTC_TAFCR_TAMPTS_POS;
pub const RTC_TAFCR_TAMPTS: usize = RTC_TAFCR_TAMPTS_MSK;
pub const RTC_TAFCR_TAMP2TRG_POS: usize = 4usize;
pub const RTC_TAFCR_TAMP2TRG_MSK: usize = 0x1usize << RTC_TAFCR_TAMP2TRG_POS;
pub const RTC_TAFCR_TAMP2TRG: usize = RTC_TAFCR_TAMP2TRG_MSK;
pub const RTC_TAFCR_TAMP2E_POS: usize = 3usize;
pub const RTC_TAFCR_TAMP2E_MSK: usize = 0x1usize << RTC_TAFCR_TAMP2E_POS;
pub const RTC_TAFCR_TAMP2E: usize = RTC_TAFCR_TAMP2E_MSK;
pub const RTC_TAFCR_TAMPIE_POS: usize = 2usize;
pub const RTC_TAFCR_TAMPIE_MSK: usize = 0x1usize << RTC_TAFCR_TAMPIE_POS;
pub const RTC_TAFCR_TAMPIE: usize = RTC_TAFCR_TAMPIE_MSK;
pub const RTC_TAFCR_TAMP1TRG_POS: usize = 1usize;
pub const RTC_TAFCR_TAMP1TRG_MSK: usize = 0x1usize << RTC_TAFCR_TAMP1TRG_POS;
pub const RTC_TAFCR_TAMP1TRG: usize = RTC_TAFCR_TAMP1TRG_MSK;
pub const RTC_TAFCR_TAMP1E_POS: usize = 0usize;
pub const RTC_TAFCR_TAMP1E_MSK: usize = 0x1usize << RTC_TAFCR_TAMP1E_POS;
pub const RTC_TAFCR_TAMP1E: usize = RTC_TAFCR_TAMP1E_MSK;
pub const RTC_TAFCR_ALARMOUTTYPE: usize = RTC_TAFCR_PC13VALUE;
pub const RTC_ALRMASSR_MASKSS_POS: usize = 24usize;
pub const RTC_ALRMASSR_MASKSS_MSK: usize = 0xFusize << RTC_ALRMASSR_MASKSS_POS;
pub const RTC_ALRMASSR_MASKSS: usize = RTC_ALRMASSR_MASKSS_MSK;
pub const RTC_ALRMASSR_MASKSS_0: usize = 0x1usize << RTC_ALRMASSR_MASKSS_POS;
pub const RTC_ALRMASSR_MASKSS_1: usize = 0x2usize << RTC_ALRMASSR_MASKSS_POS;
pub const RTC_ALRMASSR_MASKSS_2: usize = 0x4usize << RTC_ALRMASSR_MASKSS_POS;
pub const RTC_ALRMASSR_MASKSS_3: usize = 0x8usize << RTC_ALRMASSR_MASKSS_POS;
pub const RTC_ALRMASSR_SS_POS: usize = 0usize;
pub const RTC_ALRMASSR_SS_MSK: usize = 0x7FFFusize << RTC_ALRMASSR_SS_POS;
pub const RTC_ALRMASSR_SS: usize = RTC_ALRMASSR_SS_MSK;
pub const SPI_CR1_CPHA_POS: usize = 0usize;
pub const SPI_CR1_CPHA_MSK: usize = 0x1usize << SPI_CR1_CPHA_POS;
pub const SPI_CR1_CPHA: usize = SPI_CR1_CPHA_MSK;
pub const SPI_CR1_CPOL_POS: usize = 1usize;
pub const SPI_CR1_CPOL_MSK: usize = 0x1usize << SPI_CR1_CPOL_POS;
pub const SPI_CR1_CPOL: usize = SPI_CR1_CPOL_MSK;
pub const SPI_CR1_MSTR_POS: usize = 2usize;
pub const SPI_CR1_MSTR_MSK: usize = 0x1usize << SPI_CR1_MSTR_POS;
pub const SPI_CR1_MSTR: usize = SPI_CR1_MSTR_MSK;
pub const SPI_CR1_BR_POS: usize = 3usize;
pub const SPI_CR1_BR_MSK: usize = 0x7usize << SPI_CR1_BR_POS;
pub const SPI_CR1_BR: usize = SPI_CR1_BR_MSK;
pub const SPI_CR1_BR_0: usize = 0x1usize << SPI_CR1_BR_POS;
pub const SPI_CR1_BR_1: usize = 0x2usize << SPI_CR1_BR_POS;
pub const SPI_CR1_BR_2: usize = 0x4usize << SPI_CR1_BR_POS;
pub const SPI_CR1_SPE_POS: usize = 6usize;
pub const SPI_CR1_SPE_MSK: usize = 0x1usize << SPI_CR1_SPE_POS;
pub const SPI_CR1_SPE: usize = SPI_CR1_SPE_MSK;
pub const SPI_CR1_LSBFIRST_POS: usize = 7usize;
pub const SPI_CR1_LSBFIRST_MSK: usize = 0x1usize << SPI_CR1_LSBFIRST_POS;
pub const SPI_CR1_LSBFIRST: usize = SPI_CR1_LSBFIRST_MSK;
pub const SPI_CR1_SSI_POS: usize = 8usize;
pub const SPI_CR1_SSI_MSK: usize = 0x1usize << SPI_CR1_SSI_POS;
pub const SPI_CR1_SSI: usize = SPI_CR1_SSI_MSK;
pub const SPI_CR1_SSM_POS: usize = 9usize;
pub const SPI_CR1_SSM_MSK: usize = 0x1usize << SPI_CR1_SSM_POS;
pub const SPI_CR1_SSM: usize = SPI_CR1_SSM_MSK;
pub const SPI_CR1_RXONLY_POS: usize = 10usize;
pub const SPI_CR1_RXONLY_MSK: usize = 0x1usize << SPI_CR1_RXONLY_POS;
pub const SPI_CR1_RXONLY: usize = SPI_CR1_RXONLY_MSK;
pub const SPI_CR1_CRCL_POS: usize = 11usize;
pub const SPI_CR1_CRCL_MSK: usize = 0x1usize << SPI_CR1_CRCL_POS;
pub const SPI_CR1_CRCL: usize = SPI_CR1_CRCL_MSK;
pub const SPI_CR1_CRCNEXT_POS: usize = 12usize;
pub const SPI_CR1_CRCNEXT_MSK: usize = 0x1usize << SPI_CR1_CRCNEXT_POS;
pub const SPI_CR1_CRCNEXT: usize = SPI_CR1_CRCNEXT_MSK;
pub const SPI_CR1_CRCEN_POS: usize = 13usize;
pub const SPI_CR1_CRCEN_MSK: usize = 0x1usize << SPI_CR1_CRCEN_POS;
pub const SPI_CR1_CRCEN: usize = SPI_CR1_CRCEN_MSK;
pub const SPI_CR1_BIDIOE_POS: usize = 14usize;
pub const SPI_CR1_BIDIOE_MSK: usize = 0x1usize << SPI_CR1_BIDIOE_POS;
pub const SPI_CR1_BIDIOE: usize = SPI_CR1_BIDIOE_MSK;
pub const SPI_CR1_BIDIMODE_POS: usize = 15usize;
pub const SPI_CR1_BIDIMODE_MSK: usize = 0x1usize << SPI_CR1_BIDIMODE_POS;
pub const SPI_CR1_BIDIMODE: usize = SPI_CR1_BIDIMODE_MSK;
pub const SPI_CR2_RXDMAEN_POS: usize = 0usize;
pub const SPI_CR2_RXDMAEN_MSK: usize = 0x1usize << SPI_CR2_RXDMAEN_POS;
pub const SPI_CR2_RXDMAEN: usize = SPI_CR2_RXDMAEN_MSK;
pub const SPI_CR2_TXDMAEN_POS: usize = 1usize;
pub const SPI_CR2_TXDMAEN_MSK: usize = 0x1usize << SPI_CR2_TXDMAEN_POS;
pub const SPI_CR2_TXDMAEN: usize = SPI_CR2_TXDMAEN_MSK;
pub const SPI_CR2_SSOE_POS: usize = 2usize;
pub const SPI_CR2_SSOE_MSK: usize = 0x1usize << SPI_CR2_SSOE_POS;
pub const SPI_CR2_SSOE: usize = SPI_CR2_SSOE_MSK;
pub const SPI_CR2_NSSP_POS: usize = 3usize;
pub const SPI_CR2_NSSP_MSK: usize = 0x1usize << SPI_CR2_NSSP_POS;
pub const SPI_CR2_NSSP: usize = SPI_CR2_NSSP_MSK;
pub const SPI_CR2_FRF_POS: usize = 4usize;
pub const SPI_CR2_FRF_MSK: usize = 0x1usize << SPI_CR2_FRF_POS;
pub const SPI_CR2_FRF: usize = SPI_CR2_FRF_MSK;
pub const SPI_CR2_ERRIE_POS: usize = 5usize;
pub const SPI_CR2_ERRIE_MSK: usize = 0x1usize << SPI_CR2_ERRIE_POS;
pub const SPI_CR2_ERRIE: usize = SPI_CR2_ERRIE_MSK;
pub const SPI_CR2_RXNEIE_POS: usize = 6usize;
pub const SPI_CR2_RXNEIE_MSK: usize = 0x1usize << SPI_CR2_RXNEIE_POS;
pub const SPI_CR2_RXNEIE: usize = SPI_CR2_RXNEIE_MSK;
pub const SPI_CR2_TXEIE_POS: usize = 7usize;
pub const SPI_CR2_TXEIE_MSK: usize = 0x1usize << SPI_CR2_TXEIE_POS;
pub const SPI_CR2_TXEIE: usize = SPI_CR2_TXEIE_MSK;
pub const SPI_CR2_DS_POS: usize = 8usize;
pub const SPI_CR2_DS_MSK: usize = 0xFusize << SPI_CR2_DS_POS;
pub const SPI_CR2_DS: usize = SPI_CR2_DS_MSK;
pub const SPI_CR2_DS_0: usize = 0x1usize << SPI_CR2_DS_POS;
pub const SPI_CR2_DS_1: usize = 0x2usize << SPI_CR2_DS_POS;
pub const SPI_CR2_DS_2: usize = 0x4usize << SPI_CR2_DS_POS;
pub const SPI_CR2_DS_3: usize = 0x8usize << SPI_CR2_DS_POS;
pub const SPI_CR2_FRXTH_POS: usize = 12usize;
pub const SPI_CR2_FRXTH_MSK: usize = 0x1usize << SPI_CR2_FRXTH_POS;
pub const SPI_CR2_FRXTH: usize = SPI_CR2_FRXTH_MSK;
pub const SPI_CR2_LDMARX_POS: usize = 13usize;
pub const SPI_CR2_LDMARX_MSK: usize = 0x1usize << SPI_CR2_LDMARX_POS;
pub const SPI_CR2_LDMARX: usize = SPI_CR2_LDMARX_MSK;
pub const SPI_CR2_LDMATX_POS: usize = 14usize;
pub const SPI_CR2_LDMATX_MSK: usize = 0x1usize << SPI_CR2_LDMATX_POS;
pub const SPI_CR2_LDMATX: usize = SPI_CR2_LDMATX_MSK;
pub const SPI_SR_RXNE_POS: usize = 0usize;
pub const SPI_SR_RXNE_MSK: usize = 0x1usize << SPI_SR_RXNE_POS;
pub const SPI_SR_RXNE: usize = SPI_SR_RXNE_MSK;
pub const SPI_SR_TXE_POS: usize = 1usize;
pub const SPI_SR_TXE_MSK: usize = 0x1usize << SPI_SR_TXE_POS;
pub const SPI_SR_TXE: usize = SPI_SR_TXE_MSK;
pub const SPI_SR_CRCERR_POS: usize = 4usize;
pub const SPI_SR_CRCERR_MSK: usize = 0x1usize << SPI_SR_CRCERR_POS;
pub const SPI_SR_CRCERR: usize = SPI_SR_CRCERR_MSK;
pub const SPI_SR_MODF_POS: usize = 5usize;
pub const SPI_SR_MODF_MSK: usize = 0x1usize << SPI_SR_MODF_POS;
pub const SPI_SR_MODF: usize = SPI_SR_MODF_MSK;
pub const SPI_SR_OVR_POS: usize = 6usize;
pub const SPI_SR_OVR_MSK: usize = 0x1usize << SPI_SR_OVR_POS;
pub const SPI_SR_OVR: usize = SPI_SR_OVR_MSK;
pub const SPI_SR_BSY_POS: usize = 7usize;
pub const SPI_SR_BSY_MSK: usize = 0x1usize << SPI_SR_BSY_POS;
pub const SPI_SR_BSY: usize = SPI_SR_BSY_MSK;
pub const SPI_SR_FRE_POS: usize = 8usize;
pub const SPI_SR_FRE_MSK: usize = 0x1usize << SPI_SR_FRE_POS;
pub const SPI_SR_FRE: usize = SPI_SR_FRE_MSK;
pub const SPI_SR_FRLVL_POS: usize = 9usize;
pub const SPI_SR_FRLVL_MSK: usize = 0x3usize << SPI_SR_FRLVL_POS;
pub const SPI_SR_FRLVL: usize = SPI_SR_FRLVL_MSK;
pub const SPI_SR_FRLVL_0: usize = 0x1usize << SPI_SR_FRLVL_POS;
pub const SPI_SR_FRLVL_1: usize = 0x2usize << SPI_SR_FRLVL_POS;
pub const SPI_SR_FTLVL_POS: usize = 11usize;
pub const SPI_SR_FTLVL_MSK: usize = 0x3usize << SPI_SR_FTLVL_POS;
pub const SPI_SR_FTLVL: usize = SPI_SR_FTLVL_MSK;
pub const SPI_SR_FTLVL_0: usize = 0x1usize << SPI_SR_FTLVL_POS;
pub const SPI_SR_FTLVL_1: usize = 0x2usize << SPI_SR_FTLVL_POS;
pub const SPI_DR_DR_POS: usize = 0usize;
pub const SPI_DR_DR_MSK: usize = 0xFFFFFFFFusize << SPI_DR_DR_POS;
pub const SPI_DR_DR: usize = SPI_DR_DR_MSK;
pub const SPI_CRCPR_CRCPOLY_POS: usize = 0usize;
pub const SPI_CRCPR_CRCPOLY_MSK: usize = 0xFFFFFFFFusize << SPI_CRCPR_CRCPOLY_POS;
pub const SPI_CRCPR_CRCPOLY: usize = SPI_CRCPR_CRCPOLY_MSK;
pub const SPI_RXCRCR_RXCRC_POS: usize = 0usize;
pub const SPI_RXCRCR_RXCRC_MSK: usize = 0xFFFFFFFFusize << SPI_RXCRCR_RXCRC_POS;
pub const SPI_RXCRCR_RXCRC: usize = SPI_RXCRCR_RXCRC_MSK;
pub const SPI_TXCRCR_TXCRC_POS: usize = 0usize;
pub const SPI_TXCRCR_TXCRC_MSK: usize = 0xFFFFFFFFusize << SPI_TXCRCR_TXCRC_POS;
pub const SPI_TXCRCR_TXCRC: usize = SPI_TXCRCR_TXCRC_MSK;
pub const SPI_I2SCFGR_I2SMOD_POS: usize = 11usize;
pub const SPI_I2SCFGR_I2SMOD_MSK: usize = 0x1usize << SPI_I2SCFGR_I2SMOD_POS;
pub const SPI_I2SCFGR_I2SMOD: usize = SPI_I2SCFGR_I2SMOD_MSK;
pub const SYSCFG_CFGR1_MEM_MODE_POS: usize = 0usize;
pub const SYSCFG_CFGR1_MEM_MODE_MSK: usize = 0x3usize << SYSCFG_CFGR1_MEM_MODE_POS;
pub const SYSCFG_CFGR1_MEM_MODE: usize = SYSCFG_CFGR1_MEM_MODE_MSK;
pub const SYSCFG_CFGR1_MEM_MODE_0: usize = 0x1usize << SYSCFG_CFGR1_MEM_MODE_POS;
pub const SYSCFG_CFGR1_MEM_MODE_1: usize = 0x2usize << SYSCFG_CFGR1_MEM_MODE_POS;
pub const SYSCFG_CFGR1_DMA_RMP_POS: usize = 8usize;
pub const SYSCFG_CFGR1_DMA_RMP_MSK: usize = 0x1Fusize << SYSCFG_CFGR1_DMA_RMP_POS;
pub const SYSCFG_CFGR1_DMA_RMP: usize = SYSCFG_CFGR1_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_ADC_DMA_RMP_POS: usize = 8usize;
pub const SYSCFG_CFGR1_ADC_DMA_RMP_MSK: usize = 0x1usize << SYSCFG_CFGR1_ADC_DMA_RMP_POS;
pub const SYSCFG_CFGR1_ADC_DMA_RMP: usize = SYSCFG_CFGR1_ADC_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_USART1TX_DMA_RMP_POS: usize = 9usize;
pub const SYSCFG_CFGR1_USART1TX_DMA_RMP_MSK: usize = 0x1usize << SYSCFG_CFGR1_USART1TX_DMA_RMP_POS;
pub const SYSCFG_CFGR1_USART1TX_DMA_RMP: usize = SYSCFG_CFGR1_USART1TX_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_USART1RX_DMA_RMP_POS: usize = 10usize;
pub const SYSCFG_CFGR1_USART1RX_DMA_RMP_MSK: usize = 0x1usize << SYSCFG_CFGR1_USART1RX_DMA_RMP_POS;
pub const SYSCFG_CFGR1_USART1RX_DMA_RMP: usize = SYSCFG_CFGR1_USART1RX_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP_POS: usize = 11usize;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP_MSK: usize = 0x1usize << SYSCFG_CFGR1_TIM16_DMA_RMP_POS;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP: usize = SYSCFG_CFGR1_TIM16_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP_POS: usize = 12usize;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP_MSK: usize = 0x1usize << SYSCFG_CFGR1_TIM17_DMA_RMP_POS;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP: usize = SYSCFG_CFGR1_TIM17_DMA_RMP_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PB6_POS: usize = 16usize;
pub const SYSCFG_CFGR1_I2C_FMP_PB6_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PB6_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PB6: usize = SYSCFG_CFGR1_I2C_FMP_PB6_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PB7_POS: usize = 17usize;
pub const SYSCFG_CFGR1_I2C_FMP_PB7_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PB7_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PB7: usize = SYSCFG_CFGR1_I2C_FMP_PB7_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PB8_POS: usize = 18usize;
pub const SYSCFG_CFGR1_I2C_FMP_PB8_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PB8_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PB8: usize = SYSCFG_CFGR1_I2C_FMP_PB8_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PB9_POS: usize = 19usize;
pub const SYSCFG_CFGR1_I2C_FMP_PB9_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PB9_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PB9: usize = SYSCFG_CFGR1_I2C_FMP_PB9_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_I2C1_POS: usize = 20usize;
pub const SYSCFG_CFGR1_I2C_FMP_I2C1_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_I2C1_POS;
pub const SYSCFG_CFGR1_I2C_FMP_I2C1: usize = SYSCFG_CFGR1_I2C_FMP_I2C1_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PA9_POS: usize = 22usize;
pub const SYSCFG_CFGR1_I2C_FMP_PA9_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PA9_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PA9: usize = SYSCFG_CFGR1_I2C_FMP_PA9_MSK;
pub const SYSCFG_CFGR1_I2C_FMP_PA10_POS: usize = 23usize;
pub const SYSCFG_CFGR1_I2C_FMP_PA10_MSK: usize = 0x1usize << SYSCFG_CFGR1_I2C_FMP_PA10_POS;
pub const SYSCFG_CFGR1_I2C_FMP_PA10: usize = SYSCFG_CFGR1_I2C_FMP_PA10_MSK;
pub const SYSCFG_EXTICR1_EXTI0_POS: usize = 0usize;
pub const SYSCFG_EXTICR1_EXTI0_MSK: usize = 0xFusize << SYSCFG_EXTICR1_EXTI0_POS;
pub const SYSCFG_EXTICR1_EXTI0: usize = SYSCFG_EXTICR1_EXTI0_MSK;
pub const SYSCFG_EXTICR1_EXTI1_POS: usize = 4usize;
pub const SYSCFG_EXTICR1_EXTI1_MSK: usize = 0xFusize << SYSCFG_EXTICR1_EXTI1_POS;
pub const SYSCFG_EXTICR1_EXTI1: usize = SYSCFG_EXTICR1_EXTI1_MSK;
pub const SYSCFG_EXTICR1_EXTI2_POS: usize = 8usize;
pub const SYSCFG_EXTICR1_EXTI2_MSK: usize = 0xFusize << SYSCFG_EXTICR1_EXTI2_POS;
pub const SYSCFG_EXTICR1_EXTI2: usize = SYSCFG_EXTICR1_EXTI2_MSK;
pub const SYSCFG_EXTICR1_EXTI3_POS: usize = 12usize;
pub const SYSCFG_EXTICR1_EXTI3_MSK: usize = 0xFusize << SYSCFG_EXTICR1_EXTI3_POS;
pub const SYSCFG_EXTICR1_EXTI3: usize = SYSCFG_EXTICR1_EXTI3_MSK;
pub const SYSCFG_EXTICR1_EXTI0_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR1_EXTI0_PB: usize = 0x00000001usize;
pub const SYSCFG_EXTICR1_EXTI0_PC: usize = 0x00000002usize;
pub const SYSCFG_EXTICR1_EXTI0_PD: usize = 0x00000003usize;
pub const SYSCFG_EXTICR1_EXTI0_PF: usize = 0x00000005usize;
pub const SYSCFG_EXTICR1_EXTI1_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR1_EXTI1_PB: usize = 0x00000010usize;
pub const SYSCFG_EXTICR1_EXTI1_PC: usize = 0x00000020usize;
pub const SYSCFG_EXTICR1_EXTI1_PD: usize = 0x00000030usize;
pub const SYSCFG_EXTICR1_EXTI1_PF: usize = 0x00000050usize;
pub const SYSCFG_EXTICR1_EXTI2_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR1_EXTI2_PB: usize = 0x00000100usize;
pub const SYSCFG_EXTICR1_EXTI2_PC: usize = 0x00000200usize;
pub const SYSCFG_EXTICR1_EXTI2_PD: usize = 0x00000300usize;
pub const SYSCFG_EXTICR1_EXTI2_PF: usize = 0x00000500usize;
pub const SYSCFG_EXTICR1_EXTI3_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR1_EXTI3_PB: usize = 0x00001000usize;
pub const SYSCFG_EXTICR1_EXTI3_PC: usize = 0x00002000usize;
pub const SYSCFG_EXTICR1_EXTI3_PD: usize = 0x00003000usize;
pub const SYSCFG_EXTICR1_EXTI3_PF: usize = 0x00005000usize;
pub const SYSCFG_EXTICR2_EXTI4_POS: usize = 0usize;
pub const SYSCFG_EXTICR2_EXTI4_MSK: usize = 0xFusize << SYSCFG_EXTICR2_EXTI4_POS;
pub const SYSCFG_EXTICR2_EXTI4: usize = SYSCFG_EXTICR2_EXTI4_MSK;
pub const SYSCFG_EXTICR2_EXTI5_POS: usize = 4usize;
pub const SYSCFG_EXTICR2_EXTI5_MSK: usize = 0xFusize << SYSCFG_EXTICR2_EXTI5_POS;
pub const SYSCFG_EXTICR2_EXTI5: usize = SYSCFG_EXTICR2_EXTI5_MSK;
pub const SYSCFG_EXTICR2_EXTI6_POS: usize = 8usize;
pub const SYSCFG_EXTICR2_EXTI6_MSK: usize = 0xFusize << SYSCFG_EXTICR2_EXTI6_POS;
pub const SYSCFG_EXTICR2_EXTI6: usize = SYSCFG_EXTICR2_EXTI6_MSK;
pub const SYSCFG_EXTICR2_EXTI7_POS: usize = 12usize;
pub const SYSCFG_EXTICR2_EXTI7_MSK: usize = 0xFusize << SYSCFG_EXTICR2_EXTI7_POS;
pub const SYSCFG_EXTICR2_EXTI7: usize = SYSCFG_EXTICR2_EXTI7_MSK;
pub const SYSCFG_EXTICR2_EXTI4_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR2_EXTI4_PB: usize = 0x00000001usize;
pub const SYSCFG_EXTICR2_EXTI4_PC: usize = 0x00000002usize;
pub const SYSCFG_EXTICR2_EXTI4_PD: usize = 0x00000003usize;
pub const SYSCFG_EXTICR2_EXTI4_PF: usize = 0x00000005usize;
pub const SYSCFG_EXTICR2_EXTI5_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR2_EXTI5_PB: usize = 0x00000010usize;
pub const SYSCFG_EXTICR2_EXTI5_PC: usize = 0x00000020usize;
pub const SYSCFG_EXTICR2_EXTI5_PD: usize = 0x00000030usize;
pub const SYSCFG_EXTICR2_EXTI5_PF: usize = 0x00000050usize;
pub const SYSCFG_EXTICR2_EXTI6_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR2_EXTI6_PB: usize = 0x00000100usize;
pub const SYSCFG_EXTICR2_EXTI6_PC: usize = 0x00000200usize;
pub const SYSCFG_EXTICR2_EXTI6_PD: usize = 0x00000300usize;
pub const SYSCFG_EXTICR2_EXTI6_PF: usize = 0x00000500usize;
pub const SYSCFG_EXTICR2_EXTI7_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR2_EXTI7_PB: usize = 0x00001000usize;
pub const SYSCFG_EXTICR2_EXTI7_PC: usize = 0x00002000usize;
pub const SYSCFG_EXTICR2_EXTI7_PD: usize = 0x00003000usize;
pub const SYSCFG_EXTICR2_EXTI7_PF: usize = 0x00005000usize;
pub const SYSCFG_EXTICR3_EXTI8_POS: usize = 0usize;
pub const SYSCFG_EXTICR3_EXTI8_MSK: usize = 0xFusize << SYSCFG_EXTICR3_EXTI8_POS;
pub const SYSCFG_EXTICR3_EXTI8: usize = SYSCFG_EXTICR3_EXTI8_MSK;
pub const SYSCFG_EXTICR3_EXTI9_POS: usize = 4usize;
pub const SYSCFG_EXTICR3_EXTI9_MSK: usize = 0xFusize << SYSCFG_EXTICR3_EXTI9_POS;
pub const SYSCFG_EXTICR3_EXTI9: usize = SYSCFG_EXTICR3_EXTI9_MSK;
pub const SYSCFG_EXTICR3_EXTI10_POS: usize = 8usize;
pub const SYSCFG_EXTICR3_EXTI10_MSK: usize = 0xFusize << SYSCFG_EXTICR3_EXTI10_POS;
pub const SYSCFG_EXTICR3_EXTI10: usize = SYSCFG_EXTICR3_EXTI10_MSK;
pub const SYSCFG_EXTICR3_EXTI11_POS: usize = 12usize;
pub const SYSCFG_EXTICR3_EXTI11_MSK: usize = 0xFusize << SYSCFG_EXTICR3_EXTI11_POS;
pub const SYSCFG_EXTICR3_EXTI11: usize = SYSCFG_EXTICR3_EXTI11_MSK;
pub const SYSCFG_EXTICR3_EXTI8_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR3_EXTI8_PB: usize = 0x00000001usize;
pub const SYSCFG_EXTICR3_EXTI8_PC: usize = 0x00000002usize;
pub const SYSCFG_EXTICR3_EXTI8_PD: usize = 0x00000003usize;
pub const SYSCFG_EXTICR3_EXTI8_PF: usize = 0x00000005usize;
pub const SYSCFG_EXTICR3_EXTI9_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR3_EXTI9_PB: usize = 0x00000010usize;
pub const SYSCFG_EXTICR3_EXTI9_PC: usize = 0x00000020usize;
pub const SYSCFG_EXTICR3_EXTI9_PD: usize = 0x00000030usize;
pub const SYSCFG_EXTICR3_EXTI9_PF: usize = 0x00000050usize;
pub const SYSCFG_EXTICR3_EXTI10_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR3_EXTI10_PB: usize = 0x00000100usize;
pub const SYSCFG_EXTICR3_EXTI10_PC: usize = 0x00000200usize;
pub const SYSCFG_EXTICR3_EXTI10_PD: usize = 0x00000300usize;
pub const SYSCFG_EXTICR3_EXTI10_PF: usize = 0x00000500usize;
pub const SYSCFG_EXTICR3_EXTI11_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR3_EXTI11_PB: usize = 0x00001000usize;
pub const SYSCFG_EXTICR3_EXTI11_PC: usize = 0x00002000usize;
pub const SYSCFG_EXTICR3_EXTI11_PD: usize = 0x00003000usize;
pub const SYSCFG_EXTICR3_EXTI11_PF: usize = 0x00005000usize;
pub const SYSCFG_EXTICR4_EXTI12_POS: usize = 0usize;
pub const SYSCFG_EXTICR4_EXTI12_MSK: usize = 0xFusize << SYSCFG_EXTICR4_EXTI12_POS;
pub const SYSCFG_EXTICR4_EXTI12: usize = SYSCFG_EXTICR4_EXTI12_MSK;
pub const SYSCFG_EXTICR4_EXTI13_POS: usize = 4usize;
pub const SYSCFG_EXTICR4_EXTI13_MSK: usize = 0xFusize << SYSCFG_EXTICR4_EXTI13_POS;
pub const SYSCFG_EXTICR4_EXTI13: usize = SYSCFG_EXTICR4_EXTI13_MSK;
pub const SYSCFG_EXTICR4_EXTI14_POS: usize = 8usize;
pub const SYSCFG_EXTICR4_EXTI14_MSK: usize = 0xFusize << SYSCFG_EXTICR4_EXTI14_POS;
pub const SYSCFG_EXTICR4_EXTI14: usize = SYSCFG_EXTICR4_EXTI14_MSK;
pub const SYSCFG_EXTICR4_EXTI15_POS: usize = 12usize;
pub const SYSCFG_EXTICR4_EXTI15_MSK: usize = 0xFusize << SYSCFG_EXTICR4_EXTI15_POS;
pub const SYSCFG_EXTICR4_EXTI15: usize = SYSCFG_EXTICR4_EXTI15_MSK;
pub const SYSCFG_EXTICR4_EXTI12_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR4_EXTI12_PB: usize = 0x00000001usize;
pub const SYSCFG_EXTICR4_EXTI12_PC: usize = 0x00000002usize;
pub const SYSCFG_EXTICR4_EXTI12_PD: usize = 0x00000003usize;
pub const SYSCFG_EXTICR4_EXTI12_PF: usize = 0x00000005usize;
pub const SYSCFG_EXTICR4_EXTI13_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR4_EXTI13_PB: usize = 0x00000010usize;
pub const SYSCFG_EXTICR4_EXTI13_PC: usize = 0x00000020usize;
pub const SYSCFG_EXTICR4_EXTI13_PD: usize = 0x00000030usize;
pub const SYSCFG_EXTICR4_EXTI13_PF: usize = 0x00000050usize;
pub const SYSCFG_EXTICR4_EXTI14_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR4_EXTI14_PB: usize = 0x00000100usize;
pub const SYSCFG_EXTICR4_EXTI14_PC: usize = 0x00000200usize;
pub const SYSCFG_EXTICR4_EXTI14_PD: usize = 0x00000300usize;
pub const SYSCFG_EXTICR4_EXTI14_PF: usize = 0x00000500usize;
pub const SYSCFG_EXTICR4_EXTI15_PA: usize = 0x00000000usize;
pub const SYSCFG_EXTICR4_EXTI15_PB: usize = 0x00001000usize;
pub const SYSCFG_EXTICR4_EXTI15_PC: usize = 0x00002000usize;
pub const SYSCFG_EXTICR4_EXTI15_PD: usize = 0x00003000usize;
pub const SYSCFG_EXTICR4_EXTI15_PF: usize = 0x00005000usize;
pub const SYSCFG_CFGR2_LOCKUP_LOCK_POS: usize = 0usize;
pub const SYSCFG_CFGR2_LOCKUP_LOCK_MSK: usize = 0x1usize << SYSCFG_CFGR2_LOCKUP_LOCK_POS;
pub const SYSCFG_CFGR2_LOCKUP_LOCK: usize = SYSCFG_CFGR2_LOCKUP_LOCK_MSK;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK_POS: usize = 1usize;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK_MSK: usize = 0x1usize << SYSCFG_CFGR2_SRAM_PARITY_LOCK_POS;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK: usize = SYSCFG_CFGR2_SRAM_PARITY_LOCK_MSK;
pub const SYSCFG_CFGR2_SRAM_PEF_POS: usize = 8usize;
pub const SYSCFG_CFGR2_SRAM_PEF_MSK: usize = 0x1usize << SYSCFG_CFGR2_SRAM_PEF_POS;
pub const SYSCFG_CFGR2_SRAM_PEF: usize = SYSCFG_CFGR2_SRAM_PEF_MSK;
pub const SYSCFG_CFGR2_SRAM_PE: usize = SYSCFG_CFGR2_SRAM_PEF;
pub const TIM_CR1_CEN_POS: usize = 0usize;
pub const TIM_CR1_CEN_MSK: usize = 0x1usize << TIM_CR1_CEN_POS;
pub const TIM_CR1_CEN: usize = TIM_CR1_CEN_MSK;
pub const TIM_CR1_URS_POS: usize = 2usize;
pub const TIM_CR1_URS_MSK: usize = 0x1usize << TIM_CR1_URS_POS;
pub const TIM_CR1_URS: usize = TIM_CR1_URS_MSK;
pub const TIM_CR1_OPM_POS: usize = 3usize;
pub const TIM_CR1_OPM_MSK: usize = 0x1usize << TIM_CR1_OPM_POS;
pub const TIM_CR1_OPM: usize = TIM_CR1_OPM_MSK;
pub const TIM_CR1_DIR_POS: usize = 4usize;
pub const TIM_CR1_DIR_MSK: usize = 0x1usize << TIM_CR1_DIR_POS;
pub const TIM_CR1_DIR: usize = TIM_CR1_DIR_MSK;
pub const TIM_CR1_CMS_POS: usize = 5usize;
pub const TIM_CR1_CMS_MSK: usize = 0x3usize << TIM_CR1_CMS_POS;
pub const TIM_CR1_CMS: usize = TIM_CR1_CMS_MSK;
pub const TIM_CR1_CMS_0: usize = 0x1usize << TIM_CR1_CMS_POS;
pub const TIM_CR1_CMS_1: usize = 0x2usize << TIM_CR1_CMS_POS;
pub const TIM_CR1_ARPE_POS: usize = 7usize;
pub const TIM_CR1_ARPE_MSK: usize = 0x1usize << TIM_CR1_ARPE_POS;
pub const TIM_CR1_ARPE: usize = TIM_CR1_ARPE_MSK;
pub const TIM_CR1_CKD_POS: usize = 8usize;
pub const TIM_CR1_CKD_MSK: usize = 0x3usize << TIM_CR1_CKD_POS;
pub const TIM_CR1_CKD: usize = TIM_CR1_CKD_MSK;
pub const TIM_CR1_CKD_0: usize = 0x1usize << TIM_CR1_CKD_POS;
pub const TIM_CR1_CKD_1: usize = 0x2usize << TIM_CR1_CKD_POS;
pub const TIM_CR2_CCPC_POS: usize = 0usize;
pub const TIM_CR2_CCPC_MSK: usize = 0x1usize << TIM_CR2_CCPC_POS;
pub const TIM_CR2_CCPC: usize = TIM_CR2_CCPC_MSK;
pub const TIM_CR2_CCUS_POS: usize = 2usize;
pub const TIM_CR2_CCUS_MSK: usize = 0x1usize << TIM_CR2_CCUS_POS;
pub const TIM_CR2_CCUS: usize = TIM_CR2_CCUS_MSK;
pub const TIM_CR2_CCDS_POS: usize = 3usize;
pub const TIM_CR2_CCDS_MSK: usize = 0x1usize << TIM_CR2_CCDS_POS;
pub const TIM_CR2_CCDS: usize = TIM_CR2_CCDS_MSK;
pub const TIM_CR2_MMS_POS: usize = 4usize;
pub const TIM_CR2_MMS_MSK: usize = 0x7usize << TIM_CR2_MMS_POS;
pub const TIM_CR2_MMS: usize = TIM_CR2_MMS_MSK;
pub const TIM_CR2_MMS_0: usize = 0x1usize << TIM_CR2_MMS_POS;
pub const TIM_CR2_MMS_1: usize = 0x2usize << TIM_CR2_MMS_POS;
pub const TIM_CR2_MMS_2: usize = 0x4usize << TIM_CR2_MMS_POS;
pub const TIM_CR2_TI1S_POS: usize = 7usize;
pub const TIM_CR2_TI1S_MSK: usize = 0x1usize << TIM_CR2_TI1S_POS;
pub const TIM_CR2_TI1S: usize = TIM_CR2_TI1S_MSK;
pub const TIM_CR2_OIS1_POS: usize = 8usize;
pub const TIM_CR2_OIS1_MSK: usize = 0x1usize << TIM_CR2_OIS1_POS;
pub const TIM_CR2_OIS1: usize = TIM_CR2_OIS1_MSK;
pub const TIM_CR2_OIS1N_POS: usize = 9usize;
pub const TIM_CR2_OIS1N_MSK: usize = 0x1usize << TIM_CR2_OIS1N_POS;
pub const TIM_CR2_OIS1N: usize = TIM_CR2_OIS1N_MSK;
pub const TIM_CR2_OIS2_POS: usize = 10usize;
pub const TIM_CR2_OIS2_MSK: usize = 0x1usize << TIM_CR2_OIS2_POS;
pub const TIM_CR2_OIS2: usize = TIM_CR2_OIS2_MSK;
pub const TIM_CR2_OIS2N_POS: usize = 11usize;
pub const TIM_CR2_OIS2N_MSK: usize = 0x1usize << TIM_CR2_OIS2N_POS;
pub const TIM_CR2_OIS2N: usize = TIM_CR2_OIS2N_MSK;
pub const TIM_CR2_OIS3_POS: usize = 12usize;
pub const TIM_CR2_OIS3_MSK: usize = 0x1usize << TIM_CR2_OIS3_POS;
pub const TIM_CR2_OIS3: usize = TIM_CR2_OIS3_MSK;
pub const TIM_CR2_OIS3N_POS: usize = 13usize;
pub const TIM_CR2_OIS3N_MSK: usize = 0x1usize << TIM_CR2_OIS3N_POS;
pub const TIM_CR2_OIS3N: usize = TIM_CR2_OIS3N_MSK;
pub const TIM_CR2_OIS4_POS: usize = 14usize;
pub const TIM_CR2_OIS4_MSK: usize = 0x1usize << TIM_CR2_OIS4_POS;
pub const TIM_CR2_OIS4: usize = TIM_CR2_OIS4_MSK;
pub const TIM_SMCR_SMS_POS: usize = 0usize;
pub const TIM_SMCR_SMS_MSK: usize = 0x7usize << TIM_SMCR_SMS_POS;
pub const TIM_SMCR_SMS: usize = TIM_SMCR_SMS_MSK;
pub const TIM_SMCR_SMS_0: usize = 0x1usize << TIM_SMCR_SMS_POS;
pub const TIM_SMCR_SMS_1: usize = 0x2usize << TIM_SMCR_SMS_POS;
pub const TIM_SMCR_SMS_2: usize = 0x4usize << TIM_SMCR_SMS_POS;
pub const TIM_SMCR_OCCS_POS: usize = 3usize;
pub const TIM_SMCR_OCCS_MSK: usize = 0x1usize << TIM_SMCR_OCCS_POS;
pub const TIM_SMCR_OCCS: usize = TIM_SMCR_OCCS_MSK;
pub const TIM_SMCR_TS_POS: usize = 4usize;
pub const TIM_SMCR_TS_MSK: usize = 0x7usize << TIM_SMCR_TS_POS;
pub const TIM_SMCR_TS: usize = TIM_SMCR_TS_MSK;
pub const TIM_SMCR_TS_0: usize = 0x1usize << TIM_SMCR_TS_POS;
pub const TIM_SMCR_TS_1: usize = 0x2usize << TIM_SMCR_TS_POS;
pub const TIM_SMCR_TS_2: usize = 0x4usize << TIM_SMCR_TS_POS;
pub const TIM_SMCR_MSM_POS: usize = 7usize;
pub const TIM_SMCR_MSM_MSK: usize = 0x1usize << TIM_SMCR_MSM_POS;
pub const TIM_SMCR_MSM: usize = TIM_SMCR_MSM_MSK;
pub const TIM_SMCR_ETF_POS: usize = 8usize;
pub const TIM_SMCR_ETF_MSK: usize = 0xFusize << TIM_SMCR_ETF_POS;
pub const TIM_SMCR_ETF: usize = TIM_SMCR_ETF_MSK;
pub const TIM_SMCR_ETF_0: usize = 0x1usize << TIM_SMCR_ETF_POS;
pub const TIM_SMCR_ETF_1: usize = 0x2usize << TIM_SMCR_ETF_POS;
pub const TIM_SMCR_ETF_2: usize = 0x4usize << TIM_SMCR_ETF_POS;
pub const TIM_SMCR_ETF_3: usize = 0x8usize << TIM_SMCR_ETF_POS;
pub const TIM_SMCR_ETPS_POS: usize = 12usize;
pub const TIM_SMCR_ETPS_MSK: usize = 0x3usize << TIM_SMCR_ETPS_POS;
pub const TIM_SMCR_ETPS: usize = TIM_SMCR_ETPS_MSK;
pub const TIM_SMCR_ETPS_0: usize = 0x1usize << TIM_SMCR_ETPS_POS;
pub const TIM_SMCR_ETPS_1: usize = 0x2usize << TIM_SMCR_ETPS_POS;
pub const TIM_SMCR_ECE_POS: usize = 14usize;
pub const TIM_SMCR_ECE_MSK: usize = 0x1usize << TIM_SMCR_ECE_POS;
pub const TIM_SMCR_ECE: usize = TIM_SMCR_ECE_MSK;
pub const TIM_SMCR_ETP_POS: usize = 15usize;
pub const TIM_SMCR_ETP_MSK: usize = 0x1usize << TIM_SMCR_ETP_POS;
pub const TIM_SMCR_ETP: usize = TIM_SMCR_ETP_MSK;
pub const TIM_DIER_UIE_POS: usize = 0usize;
pub const TIM_DIER_UIE_MSK: usize = 0x1usize << TIM_DIER_UIE_POS;
pub const TIM_DIER_UIE: usize = TIM_DIER_UIE_MSK;
pub const TIM_DIER_CC1IE_POS: usize = 1usize;
pub const TIM_DIER_CC1IE_MSK: usize = 0x1usize << TIM_DIER_CC1IE_POS;
pub const TIM_DIER_CC1IE: usize = TIM_DIER_CC1IE_MSK;
pub const TIM_DIER_CC2IE_POS: usize = 2usize;
pub const TIM_DIER_CC2IE_MSK: usize = 0x1usize << TIM_DIER_CC2IE_POS;
pub const TIM_DIER_CC2IE: usize = TIM_DIER_CC2IE_MSK;
pub const TIM_DIER_CC3IE_POS: usize = 3usize;
pub const TIM_DIER_CC3IE_MSK: usize = 0x1usize << TIM_DIER_CC3IE_POS;
pub const TIM_DIER_CC3IE: usize = TIM_DIER_CC3IE_MSK;
pub const TIM_DIER_CC4IE_POS: usize = 4usize;
pub const TIM_DIER_CC4IE_MSK: usize = 0x1usize << TIM_DIER_CC4IE_POS;
pub const TIM_DIER_CC4IE: usize = TIM_DIER_CC4IE_MSK;
pub const TIM_DIER_COMIE_POS: usize = 5usize;
pub const TIM_DIER_COMIE_MSK: usize = 0x1usize << TIM_DIER_COMIE_POS;
pub const TIM_DIER_COMIE: usize = TIM_DIER_COMIE_MSK;
pub const TIM_DIER_TIE_POS: usize = 6usize;
pub const TIM_DIER_TIE_MSK: usize = 0x1usize << TIM_DIER_TIE_POS;
pub const TIM_DIER_TIE: usize = TIM_DIER_TIE_MSK;
pub const TIM_DIER_BIE_POS: usize = 7usize;
pub const TIM_DIER_BIE_MSK: usize = 0x1usize << TIM_DIER_BIE_POS;
pub const TIM_DIER_BIE: usize = TIM_DIER_BIE_MSK;
pub const TIM_DIER_UDE_POS: usize = 8usize;
pub const TIM_DIER_UDE_MSK: usize = 0x1usize << TIM_DIER_UDE_POS;
pub const TIM_DIER_UDE: usize = TIM_DIER_UDE_MSK;
pub const TIM_DIER_CC1DE_POS: usize = 9usize;
pub const TIM_DIER_CC1DE_MSK: usize = 0x1usize << TIM_DIER_CC1DE_POS;
pub const TIM_DIER_CC1DE: usize = TIM_DIER_CC1DE_MSK;
pub const TIM_DIER_CC2DE_POS: usize = 10usize;
pub const TIM_DIER_CC2DE_MSK: usize = 0x1usize << TIM_DIER_CC2DE_POS;
pub const TIM_DIER_CC2DE: usize = TIM_DIER_CC2DE_MSK;
pub const TIM_DIER_CC3DE_POS: usize = 11usize;
pub const TIM_DIER_CC3DE_MSK: usize = 0x1usize << TIM_DIER_CC3DE_POS;
pub const TIM_DIER_CC3DE: usize = TIM_DIER_CC3DE_MSK;
pub const TIM_DIER_CC4DE_POS: usize = 12usize;
pub const TIM_DIER_CC4DE_MSK: usize = 0x1usize << TIM_DIER_CC4DE_POS;
pub const TIM_DIER_CC4DE: usize = TIM_DIER_CC4DE_MSK;
pub const TIM_DIER_COMDE_POS: usize = 13usize;
pub const TIM_DIER_COMDE_MSK: usize = 0x1usize << TIM_DIER_COMDE_POS;
pub const TIM_DIER_COMDE: usize = TIM_DIER_COMDE_MSK;
pub const TIM_DIER_TDE_POS: usize = 14usize;
pub const TIM_DIER_TDE_MSK: usize = 0x1usize << TIM_DIER_TDE_POS;
pub const TIM_DIER_TDE: usize = TIM_DIER_TDE_MSK;
pub const TIM_SR_UIF_POS: usize = 0usize;
pub const TIM_SR_UIF_MSK: usize = 0x1usize << TIM_SR_UIF_POS;
pub const TIM_SR_UIF: usize = TIM_SR_UIF_MSK;
pub const TIM_SR_CC1IF_POS: usize = 1usize;
pub const TIM_SR_CC1IF_MSK: usize = 0x1usize << TIM_SR_CC1IF_POS;
pub const TIM_SR_CC1IF: usize = TIM_SR_CC1IF_MSK;
pub const TIM_SR_CC2IF_POS: usize = 2usize;
pub const TIM_SR_CC2IF_MSK: usize = 0x1usize << TIM_SR_CC2IF_POS;
pub const TIM_SR_CC2IF: usize = TIM_SR_CC2IF_MSK;
pub const TIM_SR_CC3IF_POS: usize = 3usize;
pub const TIM_SR_CC3IF_MSK: usize = 0x1usize << TIM_SR_CC3IF_POS;
pub const TIM_SR_CC3IF: usize = TIM_SR_CC3IF_MSK;
pub const TIM_SR_CC4IF_POS: usize = 4usize;
pub const TIM_SR_CC4IF_MSK: usize = 0x1usize << TIM_SR_CC4IF_POS;
pub const TIM_SR_CC4IF: usize = TIM_SR_CC4IF_MSK;
pub const TIM_SR_COMIF_POS: usize = 5usize;
pub const TIM_SR_COMIF_MSK: usize = 0x1usize << TIM_SR_COMIF_POS;
pub const TIM_SR_COMIF: usize = TIM_SR_COMIF_MSK;
pub const TIM_SR_TIF_POS: usize = 6usize;
pub const TIM_SR_TIF_MSK: usize = 0x1usize << TIM_SR_TIF_POS;
pub const TIM_SR_TIF: usize = TIM_SR_TIF_MSK;
pub const TIM_SR_BIF_POS: usize = 7usize;
pub const TIM_SR_BIF_MSK: usize = 0x1usize << TIM_SR_BIF_POS;
pub const TIM_SR_BIF: usize = TIM_SR_BIF_MSK;
pub const TIM_SR_CC1OF_POS: usize = 9usize;
pub const TIM_SR_CC1OF_MSK: usize = 0x1usize << TIM_SR_CC1OF_POS;
pub const TIM_SR_CC1OF: usize = TIM_SR_CC1OF_MSK;
pub const TIM_SR_CC2OF_POS: usize = 10usize;
pub const TIM_SR_CC2OF_MSK: usize = 0x1usize << TIM_SR_CC2OF_POS;
pub const TIM_SR_CC2OF: usize = TIM_SR_CC2OF_MSK;
pub const TIM_SR_CC3OF_POS: usize = 11usize;
pub const TIM_SR_CC3OF_MSK: usize = 0x1usize << TIM_SR_CC3OF_POS;
pub const TIM_SR_CC3OF: usize = TIM_SR_CC3OF_MSK;
pub const TIM_SR_CC4OF_POS: usize = 12usize;
pub const TIM_SR_CC4OF_MSK: usize = 0x1usize << TIM_SR_CC4OF_POS;
pub const TIM_SR_CC4OF: usize = TIM_SR_CC4OF_MSK;
pub const TIM_EGR_UG_POS: usize = 0usize;
pub const TIM_EGR_UG_MSK: usize = 0x1usize << TIM_EGR_UG_POS;
pub const TIM_EGR_UG: usize = TIM_EGR_UG_MSK;
pub const TIM_EGR_CC1G_POS: usize = 1usize;
pub const TIM_EGR_CC1G_MSK: usize = 0x1usize << TIM_EGR_CC1G_POS;
pub const TIM_EGR_CC1G: usize = TIM_EGR_CC1G_MSK;
pub const TIM_EGR_CC2G_POS: usize = 2usize;
pub const TIM_EGR_CC2G_MSK: usize = 0x1usize << TIM_EGR_CC2G_POS;
pub const TIM_EGR_CC2G: usize = TIM_EGR_CC2G_MSK;
pub const TIM_EGR_CC3G_POS: usize = 3usize;
pub const TIM_EGR_CC3G_MSK: usize = 0x1usize << TIM_EGR_CC3G_POS;
pub const TIM_EGR_CC3G: usize = TIM_EGR_CC3G_MSK;
pub const TIM_EGR_CC4G_POS: usize = 4usize;
pub const TIM_EGR_CC4G_MSK: usize = 0x1usize << TIM_EGR_CC4G_POS;
pub const TIM_EGR_CC4G: usize = TIM_EGR_CC4G_MSK;
pub const TIM_EGR_COMG_POS: usize = 5usize;
pub const TIM_EGR_COMG_MSK: usize = 0x1usize << TIM_EGR_COMG_POS;
pub const TIM_EGR_COMG: usize = TIM_EGR_COMG_MSK;
pub const TIM_EGR_TG_POS: usize = 6usize;
pub const TIM_EGR_TG_MSK: usize = 0x1usize << TIM_EGR_TG_POS;
pub const TIM_EGR_TG: usize = TIM_EGR_TG_MSK;
pub const TIM_EGR_BG_POS: usize = 7usize;
pub const TIM_EGR_BG_MSK: usize = 0x1usize << TIM_EGR_BG_POS;
pub const TIM_EGR_BG: usize = TIM_EGR_BG_MSK;
pub const TIM_CCMR1_CC1S_POS: usize = 0usize;
pub const TIM_CCMR1_CC1S_MSK: usize = 0x3usize << TIM_CCMR1_CC1S_POS;
pub const TIM_CCMR1_CC1S: usize = TIM_CCMR1_CC1S_MSK;
pub const TIM_CCMR1_CC1S_0: usize = 0x1usize << TIM_CCMR1_CC1S_POS;
pub const TIM_CCMR1_CC1S_1: usize = 0x2usize << TIM_CCMR1_CC1S_POS;
pub const TIM_CCMR1_OC1FE_POS: usize = 2usize;
pub const TIM_CCMR1_OC1FE_MSK: usize = 0x1usize << TIM_CCMR1_OC1FE_POS;
pub const TIM_CCMR1_OC1FE: usize = TIM_CCMR1_OC1FE_MSK;
pub const TIM_CCMR1_OC1PE_POS: usize = 3usize;
pub const TIM_CCMR1_OC1PE_MSK: usize = 0x1usize << TIM_CCMR1_OC1PE_POS;
pub const TIM_CCMR1_OC1PE: usize = TIM_CCMR1_OC1PE_MSK;
pub const TIM_CCMR1_OC1M_POS: usize = 4usize;
pub const TIM_CCMR1_OC1M_MSK: usize = 0x7usize << TIM_CCMR1_OC1M_POS;
pub const TIM_CCMR1_OC1M: usize = TIM_CCMR1_OC1M_MSK;
pub const TIM_CCMR1_OC1M_0: usize = 0x1usize << TIM_CCMR1_OC1M_POS;
pub const TIM_CCMR1_OC1M_1: usize = 0x2usize << TIM_CCMR1_OC1M_POS;
pub const TIM_CCMR1_OC1M_2: usize = 0x4usize << TIM_CCMR1_OC1M_POS;
pub const TIM_CCMR1_OC1CE_POS: usize = 7usize;
pub const TIM_CCMR1_OC1CE_MSK: usize = 0x1usize << TIM_CCMR1_OC1CE_POS;
pub const TIM_CCMR1_OC1CE: usize = TIM_CCMR1_OC1CE_MSK;
pub const TIM_CCMR1_CC2S_POS: usize = 8usize;
pub const TIM_CCMR1_CC2S_MSK: usize = 0x3usize << TIM_CCMR1_CC2S_POS;
pub const TIM_CCMR1_CC2S: usize = TIM_CCMR1_CC2S_MSK;
pub const TIM_CCMR1_CC2S_0: usize = 0x1usize << TIM_CCMR1_CC2S_POS;
pub const TIM_CCMR1_CC2S_1: usize = 0x2usize << TIM_CCMR1_CC2S_POS;
pub const TIM_CCMR1_OC2FE_POS: usize = 10usize;
pub const TIM_CCMR1_OC2FE_MSK: usize = 0x1usize << TIM_CCMR1_OC2FE_POS;
pub const TIM_CCMR1_OC2FE: usize = TIM_CCMR1_OC2FE_MSK;
pub const TIM_CCMR1_OC2PE_POS: usize = 11usize;
pub const TIM_CCMR1_OC2PE_MSK: usize = 0x1usize << TIM_CCMR1_OC2PE_POS;
pub const TIM_CCMR1_OC2PE: usize = TIM_CCMR1_OC2PE_MSK;
pub const TIM_CCMR1_OC2M_POS: usize = 12usize;
pub const TIM_CCMR1_OC2M_MSK: usize = 0x7usize << TIM_CCMR1_OC2M_POS;
pub const TIM_CCMR1_OC2M: usize = TIM_CCMR1_OC2M_MSK;
pub const TIM_CCMR1_OC2M_0: usize = 0x1usize << TIM_CCMR1_OC2M_POS;
pub const TIM_CCMR1_OC2M_1: usize = 0x2usize << TIM_CCMR1_OC2M_POS;
pub const TIM_CCMR1_OC2M_2: usize = 0x4usize << TIM_CCMR1_OC2M_POS;
pub const TIM_CCMR1_OC2CE_POS: usize = 15usize;
pub const TIM_CCMR1_OC2CE_MSK: usize = 0x1usize << TIM_CCMR1_OC2CE_POS;
pub const TIM_CCMR1_OC2CE: usize = TIM_CCMR1_OC2CE_MSK;
pub const TIM_CCMR1_IC1PSC_POS: usize = 2usize;
pub const TIM_CCMR1_IC1PSC_MSK: usize = 0x3usize << TIM_CCMR1_IC1PSC_POS;
pub const TIM_CCMR1_IC1PSC: usize = TIM_CCMR1_IC1PSC_MSK;
pub const TIM_CCMR1_IC1PSC_0: usize = 0x1usize << TIM_CCMR1_IC1PSC_POS;
pub const TIM_CCMR1_IC1PSC_1: usize = 0x2usize << TIM_CCMR1_IC1PSC_POS;
pub const TIM_CCMR1_IC1F_POS: usize = 4usize;
pub const TIM_CCMR1_IC1F_MSK: usize = 0xFusize << TIM_CCMR1_IC1F_POS;
pub const TIM_CCMR1_IC1F: usize = TIM_CCMR1_IC1F_MSK;
pub const TIM_CCMR1_IC1F_0: usize = 0x1usize << TIM_CCMR1_IC1F_POS;
pub const TIM_CCMR1_IC1F_1: usize = 0x2usize << TIM_CCMR1_IC1F_POS;
pub const TIM_CCMR1_IC1F_2: usize = 0x4usize << TIM_CCMR1_IC1F_POS;
pub const TIM_CCMR1_IC1F_3: usize = 0x8usize << TIM_CCMR1_IC1F_POS;
pub const TIM_CCMR1_IC2PSC_POS: usize = 10usize;
pub const TIM_CCMR1_IC2PSC_MSK: usize = 0x3usize << TIM_CCMR1_IC2PSC_POS;
pub const TIM_CCMR1_IC2PSC: usize = TIM_CCMR1_IC2PSC_MSK;
pub const TIM_CCMR1_IC2PSC_0: usize = 0x1usize << TIM_CCMR1_IC2PSC_POS;
pub const TIM_CCMR1_IC2PSC_1: usize = 0x2usize << TIM_CCMR1_IC2PSC_POS;
pub const TIM_CCMR1_IC2F_POS: usize = 12usize;
pub const TIM_CCMR1_IC2F_MSK: usize = 0xFusize << TIM_CCMR1_IC2F_POS;
pub const TIM_CCMR1_IC2F: usize = TIM_CCMR1_IC2F_MSK;
pub const TIM_CCMR1_IC2F_0: usize = 0x1usize << TIM_CCMR1_IC2F_POS;
pub const TIM_CCMR1_IC2F_1: usize = 0x2usize << TIM_CCMR1_IC2F_POS;
pub const TIM_CCMR1_IC2F_2: usize = 0x4usize << TIM_CCMR1_IC2F_POS;
pub const TIM_CCMR1_IC2F_3: usize = 0x8usize << TIM_CCMR1_IC2F_POS;
pub const TIM_CCMR2_CC3S_POS: usize = 0usize;
pub const TIM_CCMR2_CC3S_MSK: usize = 0x3usize << TIM_CCMR2_CC3S_POS;
pub const TIM_CCMR2_CC3S: usize = TIM_CCMR2_CC3S_MSK;
pub const TIM_CCMR2_CC3S_0: usize = 0x1usize << TIM_CCMR2_CC3S_POS;
pub const TIM_CCMR2_CC3S_1: usize = 0x2usize << TIM_CCMR2_CC3S_POS;
pub const TIM_CCMR2_OC3FE_POS: usize = 2usize;
pub const TIM_CCMR2_OC3FE_MSK: usize = 0x1usize << TIM_CCMR2_OC3FE_POS;
pub const TIM_CCMR2_OC3FE: usize = TIM_CCMR2_OC3FE_MSK;
pub const TIM_CCMR2_OC3PE_POS: usize = 3usize;
pub const TIM_CCMR2_OC3PE_MSK: usize = 0x1usize << TIM_CCMR2_OC3PE_POS;
pub const TIM_CCMR2_OC3PE: usize = TIM_CCMR2_OC3PE_MSK;
pub const TIM_CCMR2_OC3M_POS: usize = 4usize;
pub const TIM_CCMR2_OC3M_MSK: usize = 0x7usize << TIM_CCMR2_OC3M_POS;
pub const TIM_CCMR2_OC3M: usize = TIM_CCMR2_OC3M_MSK;
pub const TIM_CCMR2_OC3M_0: usize = 0x1usize << TIM_CCMR2_OC3M_POS;
pub const TIM_CCMR2_OC3M_1: usize = 0x2usize << TIM_CCMR2_OC3M_POS;
pub const TIM_CCMR2_OC3M_2: usize = 0x4usize << TIM_CCMR2_OC3M_POS;
pub const TIM_CCMR2_OC3CE_POS: usize = 7usize;
pub const TIM_CCMR2_OC3CE_MSK: usize = 0x1usize << TIM_CCMR2_OC3CE_POS;
pub const TIM_CCMR2_OC3CE: usize = TIM_CCMR2_OC3CE_MSK;
pub const TIM_CCMR2_CC4S_POS: usize = 8usize;
pub const TIM_CCMR2_CC4S_MSK: usize = 0x3usize << TIM_CCMR2_CC4S_POS;
pub const TIM_CCMR2_CC4S: usize = TIM_CCMR2_CC4S_MSK;
pub const TIM_CCMR2_CC4S_0: usize = 0x1usize << TIM_CCMR2_CC4S_POS;
pub const TIM_CCMR2_CC4S_1: usize = 0x2usize << TIM_CCMR2_CC4S_POS;
pub const TIM_CCMR2_OC4FE_POS: usize = 10usize;
pub const TIM_CCMR2_OC4FE_MSK: usize = 0x1usize << TIM_CCMR2_OC4FE_POS;
pub const TIM_CCMR2_OC4FE: usize = TIM_CCMR2_OC4FE_MSK;
pub const TIM_CCMR2_OC4PE_POS: usize = 11usize;
pub const TIM_CCMR2_OC4PE_MSK: usize = 0x1usize << TIM_CCMR2_OC4PE_POS;
pub const TIM_CCMR2_OC4PE: usize = TIM_CCMR2_OC4PE_MSK;
pub const TIM_CCMR2_OC4M_POS: usize = 12usize;
pub const TIM_CCMR2_OC4M_MSK: usize = 0x7usize << TIM_CCMR2_OC4M_POS;
pub const TIM_CCMR2_OC4M: usize = TIM_CCMR2_OC4M_MSK;
pub const TIM_CCMR2_OC4M_0: usize = 0x1usize << TIM_CCMR2_OC4M_POS;
pub const TIM_CCMR2_OC4M_1: usize = 0x2usize << TIM_CCMR2_OC4M_POS;
pub const TIM_CCMR2_OC4M_2: usize = 0x4usize << TIM_CCMR2_OC4M_POS;
pub const TIM_CCMR2_OC4CE_POS: usize = 15usize;
pub const TIM_CCMR2_OC4CE_MSK: usize = 0x1usize << TIM_CCMR2_OC4CE_POS;
pub const TIM_CCMR2_OC4CE: usize = TIM_CCMR2_OC4CE_MSK;
pub const TIM_CCMR2_IC3PSC_POS: usize = 2usize;
pub const TIM_CCMR2_IC3PSC_MSK: usize = 0x3usize << TIM_CCMR2_IC3PSC_POS;
pub const TIM_CCMR2_IC3PSC: usize = TIM_CCMR2_IC3PSC_MSK;
pub const TIM_CCMR2_IC3PSC_0: usize = 0x1usize << TIM_CCMR2_IC3PSC_POS;
pub const TIM_CCMR2_IC3PSC_1: usize = 0x2usize << TIM_CCMR2_IC3PSC_POS;
pub const TIM_CCMR2_IC3F_POS: usize = 4usize;
pub const TIM_CCMR2_IC3F_MSK: usize = 0xFusize << TIM_CCMR2_IC3F_POS;
pub const TIM_CCMR2_IC3F: usize = TIM_CCMR2_IC3F_MSK;
pub const TIM_CCMR2_IC3F_0: usize = 0x1usize << TIM_CCMR2_IC3F_POS;
pub const TIM_CCMR2_IC3F_1: usize = 0x2usize << TIM_CCMR2_IC3F_POS;
pub const TIM_CCMR2_IC3F_2: usize = 0x4usize << TIM_CCMR2_IC3F_POS;
pub const TIM_CCMR2_IC3F_3: usize = 0x8usize << TIM_CCMR2_IC3F_POS;
pub const TIM_CCMR2_IC4PSC_POS: usize = 10usize;
pub const TIM_CCMR2_IC4PSC_MSK: usize = 0x3usize << TIM_CCMR2_IC4PSC_POS;
pub const TIM_CCMR2_IC4PSC: usize = TIM_CCMR2_IC4PSC_MSK;
pub const TIM_CCMR2_IC4PSC_0: usize = 0x1usize << TIM_CCMR2_IC4PSC_POS;
pub const TIM_CCMR2_IC4PSC_1: usize = 0x2usize << TIM_CCMR2_IC4PSC_POS;
pub const TIM_CCMR2_IC4F_POS: usize = 12usize;
pub const TIM_CCMR2_IC4F_MSK: usize = 0xFusize << TIM_CCMR2_IC4F_POS;
pub const TIM_CCMR2_IC4F: usize = TIM_CCMR2_IC4F_MSK;
pub const TIM_CCMR2_IC4F_0: usize = 0x1usize << TIM_CCMR2_IC4F_POS;
pub const TIM_CCMR2_IC4F_1: usize = 0x2usize << TIM_CCMR2_IC4F_POS;
pub const TIM_CCMR2_IC4F_2: usize = 0x4usize << TIM_CCMR2_IC4F_POS;
pub const TIM_CCMR2_IC4F_3: usize = 0x8usize << TIM_CCMR2_IC4F_POS;
pub const TIM_CCER_CC1E_POS: usize = 0usize;
pub const TIM_CCER_CC1E_MSK: usize = 0x1usize << TIM_CCER_CC1E_POS;
pub const TIM_CCER_CC1E: usize = TIM_CCER_CC1E_MSK;
pub const TIM_CCER_CC1P_POS: usize = 1usize;
pub const TIM_CCER_CC1P_MSK: usize = 0x1usize << TIM_CCER_CC1P_POS;
pub const TIM_CCER_CC1P: usize = TIM_CCER_CC1P_MSK;
pub const TIM_CCER_CC1NE_POS: usize = 2usize;
pub const TIM_CCER_CC1NE_MSK: usize = 0x1usize << TIM_CCER_CC1NE_POS;
pub const TIM_CCER_CC1NE: usize = TIM_CCER_CC1NE_MSK;
pub const TIM_CCER_CC1NP_POS: usize = 3usize;
pub const TIM_CCER_CC1NP_MSK: usize = 0x1usize << TIM_CCER_CC1NP_POS;
pub const TIM_CCER_CC1NP: usize = TIM_CCER_CC1NP_MSK;
pub const TIM_CCER_CC2E_POS: usize = 4usize;
pub const TIM_CCER_CC2E_MSK: usize = 0x1usize << TIM_CCER_CC2E_POS;
pub const TIM_CCER_CC2E: usize = TIM_CCER_CC2E_MSK;
pub const TIM_CCER_CC2P_POS: usize = 5usize;
pub const TIM_CCER_CC2P_MSK: usize = 0x1usize << TIM_CCER_CC2P_POS;
pub const TIM_CCER_CC2P: usize = TIM_CCER_CC2P_MSK;
pub const TIM_CCER_CC2NE_POS: usize = 6usize;
pub const TIM_CCER_CC2NE_MSK: usize = 0x1usize << TIM_CCER_CC2NE_POS;
pub const TIM_CCER_CC2NE: usize = TIM_CCER_CC2NE_MSK;
pub const TIM_CCER_CC2NP_POS: usize = 7usize;
pub const TIM_CCER_CC2NP_MSK: usize = 0x1usize << TIM_CCER_CC2NP_POS;
pub const TIM_CCER_CC2NP: usize = TIM_CCER_CC2NP_MSK;
pub const TIM_CCER_CC3E_POS: usize = 8usize;
pub const TIM_CCER_CC3E_MSK: usize = 0x1usize << TIM_CCER_CC3E_POS;
pub const TIM_CCER_CC3E: usize = TIM_CCER_CC3E_MSK;
pub const TIM_CCER_CC3P_POS: usize = 9usize;
pub const TIM_CCER_CC3P_MSK: usize = 0x1usize << TIM_CCER_CC3P_POS;
pub const TIM_CCER_CC3P: usize = TIM_CCER_CC3P_MSK;
pub const TIM_CCER_CC3NE_POS: usize = 10usize;
pub const TIM_CCER_CC3NE_MSK: usize = 0x1usize << TIM_CCER_CC3NE_POS;
pub const TIM_CCER_CC3NE: usize = TIM_CCER_CC3NE_MSK;
pub const TIM_CCER_CC3NP_POS: usize = 11usize;
pub const TIM_CCER_CC3NP_MSK: usize = 0x1usize << TIM_CCER_CC3NP_POS;
pub const TIM_CCER_CC3NP: usize = TIM_CCER_CC3NP_MSK;
pub const TIM_CCER_CC4E_POS: usize = 12usize;
pub const TIM_CCER_CC4E_MSK: usize = 0x1usize << TIM_CCER_CC4E_POS;
pub const TIM_CCER_CC4E: usize = TIM_CCER_CC4E_MSK;
pub const TIM_CCER_CC4P_POS: usize = 13usize;
pub const TIM_CCER_CC4P_MSK: usize = 0x1usize << TIM_CCER_CC4P_POS;
pub const TIM_CCER_CC4P: usize = TIM_CCER_CC4P_MSK;
pub const TIM_CCER_CC4NP_POS: usize = 15usize;
pub const TIM_CCER_CC4NP_MSK: usize = 0x1usize << TIM_CCER_CC4NP_POS;
pub const TIM_CCER_CC4NP: usize = TIM_CCER_CC4NP_MSK;
pub const TIM_CNT_CNT_POS: usize = 0usize;
pub const TIM_CNT_CNT_MSK: usize = 0xFFFFFFFFusize << TIM_CNT_CNT_POS;
pub const TIM_CNT_CNT: usize = TIM_CNT_CNT_MSK;
pub const TIM_PSC_PSC_POS: usize = 0usize;
pub const TIM_PSC_PSC_MSK: usize = 0xFFFFusize << TIM_PSC_PSC_POS;
pub const TIM_PSC_PSC: usize = TIM_PSC_PSC_MSK;
pub const TIM_ARR_ARR_POS: usize = 0usize;
pub const TIM_ARR_ARR_MSK: usize = 0xFFFFFFFFusize << TIM_ARR_ARR_POS;
pub const TIM_ARR_ARR: usize = TIM_ARR_ARR_MSK;
pub const TIM_RCR_REP_POS: usize = 0usize;
pub const TIM_RCR_REP_MSK: usize = 0xFFusize << TIM_RCR_REP_POS;
pub const TIM_RCR_REP: usize = TIM_RCR_REP_MSK;
pub const TIM_CCR1_CCR1_POS: usize = 0usize;
pub const TIM_CCR1_CCR1_MSK: usize = 0xFFFFusize << TIM_CCR1_CCR1_POS;
pub const TIM_CCR1_CCR1: usize = TIM_CCR1_CCR1_MSK;
pub const TIM_CCR2_CCR2_POS: usize = 0usize;
pub const TIM_CCR2_CCR2_MSK: usize = 0xFFFFusize << TIM_CCR2_CCR2_POS;
pub const TIM_CCR2_CCR2: usize = TIM_CCR2_CCR2_MSK;
pub const TIM_CCR3_CCR3_POS: usize = 0usize;
pub const TIM_CCR3_CCR3_MSK: usize = 0xFFFFusize << TIM_CCR3_CCR3_POS;
pub const TIM_CCR3_CCR3: usize = TIM_CCR3_CCR3_MSK;
pub const TIM_CCR4_CCR4_POS: usize = 0usize;
pub const TIM_CCR4_CCR4_MSK: usize = 0xFFFFusize << TIM_CCR4_CCR4_POS;
pub const TIM_CCR4_CCR4: usize = TIM_CCR4_CCR4_MSK;
pub const TIM_BDTR_DTG_POS: usize = 0usize;
pub const TIM_BDTR_DTG_MSK: usize = 0xFFusize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG: usize = TIM_BDTR_DTG_MSK;
pub const TIM_BDTR_DTG_0: usize = 0x01usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_1: usize = 0x02usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_2: usize = 0x04usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_3: usize = 0x08usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_4: usize = 0x10usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_5: usize = 0x20usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_6: usize = 0x40usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_DTG_7: usize = 0x80usize << TIM_BDTR_DTG_POS;
pub const TIM_BDTR_LOCK_POS: usize = 8usize;
pub const TIM_BDTR_LOCK_MSK: usize = 0x3usize << TIM_BDTR_LOCK_POS;
pub const TIM_BDTR_LOCK: usize = TIM_BDTR_LOCK_MSK;
pub const TIM_BDTR_LOCK_0: usize = 0x1usize << TIM_BDTR_LOCK_POS;
pub const TIM_BDTR_LOCK_1: usize = 0x2usize << TIM_BDTR_LOCK_POS;
pub const TIM_BDTR_OSSI_POS: usize = 10usize;
pub const TIM_BDTR_OSSI_MSK: usize = 0x1usize << TIM_BDTR_OSSI_POS;
pub const TIM_BDTR_OSSI: usize = TIM_BDTR_OSSI_MSK;
pub const TIM_BDTR_OSSR_POS: usize = 11usize;
pub const TIM_BDTR_OSSR_MSK: usize = 0x1usize << TIM_BDTR_OSSR_POS;
pub const TIM_BDTR_OSSR: usize = TIM_BDTR_OSSR_MSK;
pub const TIM_BDTR_BKE_POS: usize = 12usize;
pub const TIM_BDTR_BKE_MSK: usize = 0x1usize << TIM_BDTR_BKE_POS;
pub const TIM_BDTR_BKE: usize = TIM_BDTR_BKE_MSK;
pub const TIM_BDTR_BKP_POS: usize = 13usize;
pub const TIM_BDTR_BKP_MSK: usize = 0x1usize << TIM_BDTR_BKP_POS;
pub const TIM_BDTR_BKP: usize = TIM_BDTR_BKP_MSK;
pub const TIM_BDTR_AOE_POS: usize = 14usize;
pub const TIM_BDTR_AOE_MSK: usize = 0x1usize << TIM_BDTR_AOE_POS;
pub const TIM_BDTR_AOE: usize = TIM_BDTR_AOE_MSK;
pub const TIM_BDTR_MOE_POS: usize = 15usize;
pub const TIM_BDTR_MOE_MSK: usize = 0x1usize << TIM_BDTR_MOE_POS;
pub const TIM_BDTR_MOE: usize = TIM_BDTR_MOE_MSK;
pub const TIM_DCR_DBA_POS: usize = 0usize;
pub const TIM_DCR_DBA_MSK: usize = 0x1Fusize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBA: usize = TIM_DCR_DBA_MSK;
pub const TIM_DCR_DBA_0: usize = 0x01usize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBA_1: usize = 0x02usize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBA_2: usize = 0x04usize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBA_3: usize = 0x08usize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBA_4: usize = 0x10usize << TIM_DCR_DBA_POS;
pub const TIM_DCR_DBL_POS: usize = 8usize;
pub const TIM_DCR_DBL_MSK: usize = 0x1Fusize << TIM_DCR_DBL_POS;
pub const TIM_DCR_DBL: usize = TIM_DCR_DBL_MSK;
pub const TIM_DCR_DBL_0: usize = 0x01usize << TIM_DCR_DBL_POS;
pub const TIM_DCR_DBL_1: usize = 0x02usize << TIM_DCR_DBL_POS;
pub const TIM_DCR_DBL_2: usize = 0x04usize << TIM_DCR_DBL_POS;
pub const TIM_DCR_DBL_3: usize = 0x08usize << TIM_DCR_DBL_POS;
pub const TIM_DCR_DBL_4: usize = 0x10usize << TIM_DCR_DBL_POS;
pub const TIM_DMAR_DMAB_POS: usize = 0usize;
pub const TIM_DMAR_DMAB_MSK: usize = 0xFFFFusize << TIM_DMAR_DMAB_POS;
pub const TIM_DMAR_DMAB: usize = TIM_DMAR_DMAB_MSK;
pub const TIM14_OR_TI1_RMP_POS: usize = 0usize;
pub const TIM14_OR_TI1_RMP_MSK: usize = 0x3usize << TIM14_OR_TI1_RMP_POS;
pub const TIM14_OR_TI1_RMP: usize = TIM14_OR_TI1_RMP_MSK;
pub const TIM14_OR_TI1_RMP_0: usize = 0x1usize << TIM14_OR_TI1_RMP_POS;
pub const TIM14_OR_TI1_RMP_1: usize = 0x2usize << TIM14_OR_TI1_RMP_POS;
pub const USART_CR1_UE_POS: usize = 0usize;
pub const USART_CR1_UE_MSK: usize = 0x1usize << USART_CR1_UE_POS;
pub const USART_CR1_UE: usize = USART_CR1_UE_MSK;
pub const USART_CR1_RE_POS: usize = 2usize;
pub const USART_CR1_RE_MSK: usize = 0x1usize << USART_CR1_RE_POS;
pub const USART_CR1_RE: usize = USART_CR1_RE_MSK;
pub const USART_CR1_TE_POS: usize = 3usize;
pub const USART_CR1_TE_MSK: usize = 0x1usize << USART_CR1_TE_POS;
pub const USART_CR1_TE: usize = USART_CR1_TE_MSK;
pub const USART_CR1_IDLEIE_POS: usize = 4usize;
pub const USART_CR1_IDLEIE_MSK: usize = 0x1usize << USART_CR1_IDLEIE_POS;
pub const USART_CR1_IDLEIE: usize = USART_CR1_IDLEIE_MSK;
pub const USART_CR1_RXNEIE_POS: usize = 5usize;
pub const USART_CR1_RXNEIE_MSK: usize = 0x1usize << USART_CR1_RXNEIE_POS;
pub const USART_CR1_RXNEIE: usize = USART_CR1_RXNEIE_MSK;
pub const USART_CR1_TCIE_POS: usize = 6usize;
pub const USART_CR1_TCIE_MSK: usize = 0x1usize << USART_CR1_TCIE_POS;
pub const USART_CR1_TCIE: usize = USART_CR1_TCIE_MSK;
pub const USART_CR1_TXEIE_POS: usize = 7usize;
pub const USART_CR1_TXEIE_MSK: usize = 0x1usize << USART_CR1_TXEIE_POS;
pub const USART_CR1_TXEIE: usize = USART_CR1_TXEIE_MSK;
pub const USART_CR1_PEIE_POS: usize = 8usize;
pub const USART_CR1_PEIE_MSK: usize = 0x1usize << USART_CR1_PEIE_POS;
pub const USART_CR1_PEIE: usize = USART_CR1_PEIE_MSK;
pub const USART_CR1_PS_POS: usize = 9usize;
pub const USART_CR1_PS_MSK: usize = 0x1usize << USART_CR1_PS_POS;
pub const USART_CR1_PS: usize = USART_CR1_PS_MSK;
pub const USART_CR1_PCE_POS: usize = 10usize;
pub const USART_CR1_PCE_MSK: usize = 0x1usize << USART_CR1_PCE_POS;
pub const USART_CR1_PCE: usize = USART_CR1_PCE_MSK;
pub const USART_CR1_WAKE_POS: usize = 11usize;
pub const USART_CR1_WAKE_MSK: usize = 0x1usize << USART_CR1_WAKE_POS;
pub const USART_CR1_WAKE: usize = USART_CR1_WAKE_MSK;
pub const USART_CR1_M_POS: usize = 12usize;
pub const USART_CR1_M_MSK: usize = 0x1usize << USART_CR1_M_POS;
pub const USART_CR1_M: usize = USART_CR1_M_MSK;
pub const USART_CR1_MME_POS: usize = 13usize;
pub const USART_CR1_MME_MSK: usize = 0x1usize << USART_CR1_MME_POS;
pub const USART_CR1_MME: usize = USART_CR1_MME_MSK;
pub const USART_CR1_CMIE_POS: usize = 14usize;
pub const USART_CR1_CMIE_MSK: usize = 0x1usize << USART_CR1_CMIE_POS;
pub const USART_CR1_CMIE: usize = USART_CR1_CMIE_MSK;
pub const USART_CR1_OVER8_POS: usize = 15usize;
pub const USART_CR1_OVER8_MSK: usize = 0x1usize << USART_CR1_OVER8_POS;
pub const USART_CR1_OVER8: usize = USART_CR1_OVER8_MSK;
pub const USART_CR1_DEDT_POS: usize = 16usize;
pub const USART_CR1_DEDT_MSK: usize = 0x1Fusize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEDT: usize = USART_CR1_DEDT_MSK;
pub const USART_CR1_DEDT_0: usize = 0x01usize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEDT_1: usize = 0x02usize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEDT_2: usize = 0x04usize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEDT_3: usize = 0x08usize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEDT_4: usize = 0x10usize << USART_CR1_DEDT_POS;
pub const USART_CR1_DEAT_POS: usize = 21usize;
pub const USART_CR1_DEAT_MSK: usize = 0x1Fusize << USART_CR1_DEAT_POS;
pub const USART_CR1_DEAT: usize = USART_CR1_DEAT_MSK;
pub const USART_CR1_DEAT_0: usize = 0x01usize << USART_CR1_DEAT_POS;
pub const USART_CR1_DEAT_1: usize = 0x02usize << USART_CR1_DEAT_POS;
pub const USART_CR1_DEAT_2: usize = 0x04usize << USART_CR1_DEAT_POS;
pub const USART_CR1_DEAT_3: usize = 0x08usize << USART_CR1_DEAT_POS;
pub const USART_CR1_DEAT_4: usize = 0x10usize << USART_CR1_DEAT_POS;
pub const USART_CR1_RTOIE_POS: usize = 26usize;
pub const USART_CR1_RTOIE_MSK: usize = 0x1usize << USART_CR1_RTOIE_POS;
pub const USART_CR1_RTOIE: usize = USART_CR1_RTOIE_MSK;
pub const USART_CR1_EOBIE_POS: usize = 27usize;
pub const USART_CR1_EOBIE_MSK: usize = 0x1usize << USART_CR1_EOBIE_POS;
pub const USART_CR1_EOBIE: usize = USART_CR1_EOBIE_MSK;
pub const USART_CR2_ADDM7_POS: usize = 4usize;
pub const USART_CR2_ADDM7_MSK: usize = 0x1usize << USART_CR2_ADDM7_POS;
pub const USART_CR2_ADDM7: usize = USART_CR2_ADDM7_MSK;
pub const USART_CR2_LBCL_POS: usize = 8usize;
pub const USART_CR2_LBCL_MSK: usize = 0x1usize << USART_CR2_LBCL_POS;
pub const USART_CR2_LBCL: usize = USART_CR2_LBCL_MSK;
pub const USART_CR2_CPHA_POS: usize = 9usize;
pub const USART_CR2_CPHA_MSK: usize = 0x1usize << USART_CR2_CPHA_POS;
pub const USART_CR2_CPHA: usize = USART_CR2_CPHA_MSK;
pub const USART_CR2_CPOL_POS: usize = 10usize;
pub const USART_CR2_CPOL_MSK: usize = 0x1usize << USART_CR2_CPOL_POS;
pub const USART_CR2_CPOL: usize = USART_CR2_CPOL_MSK;
pub const USART_CR2_CLKEN_POS: usize = 11usize;
pub const USART_CR2_CLKEN_MSK: usize = 0x1usize << USART_CR2_CLKEN_POS;
pub const USART_CR2_CLKEN: usize = USART_CR2_CLKEN_MSK;
pub const USART_CR2_STOP_POS: usize = 12usize;
pub const USART_CR2_STOP_MSK: usize = 0x3usize << USART_CR2_STOP_POS;
pub const USART_CR2_STOP: usize = USART_CR2_STOP_MSK;
pub const USART_CR2_STOP_0: usize = 0x1usize << USART_CR2_STOP_POS;
pub const USART_CR2_STOP_1: usize = 0x2usize << USART_CR2_STOP_POS;
pub const USART_CR2_SWAP_POS: usize = 15usize;
pub const USART_CR2_SWAP_MSK: usize = 0x1usize << USART_CR2_SWAP_POS;
pub const USART_CR2_SWAP: usize = USART_CR2_SWAP_MSK;
pub const USART_CR2_RXINV_POS: usize = 16usize;
pub const USART_CR2_RXINV_MSK: usize = 0x1usize << USART_CR2_RXINV_POS;
pub const USART_CR2_RXINV: usize = USART_CR2_RXINV_MSK;
pub const USART_CR2_TXINV_POS: usize = 17usize;
pub const USART_CR2_TXINV_MSK: usize = 0x1usize << USART_CR2_TXINV_POS;
pub const USART_CR2_TXINV: usize = USART_CR2_TXINV_MSK;
pub const USART_CR2_DATAINV_POS: usize = 18usize;
pub const USART_CR2_DATAINV_MSK: usize = 0x1usize << USART_CR2_DATAINV_POS;
pub const USART_CR2_DATAINV: usize = USART_CR2_DATAINV_MSK;
pub const USART_CR2_MSBFIRST_POS: usize = 19usize;
pub const USART_CR2_MSBFIRST_MSK: usize = 0x1usize << USART_CR2_MSBFIRST_POS;
pub const USART_CR2_MSBFIRST: usize = USART_CR2_MSBFIRST_MSK;
pub const USART_CR2_ABREN_POS: usize = 20usize;
pub const USART_CR2_ABREN_MSK: usize = 0x1usize << USART_CR2_ABREN_POS;
pub const USART_CR2_ABREN: usize = USART_CR2_ABREN_MSK;
pub const USART_CR2_ABRMODE_POS: usize = 21usize;
pub const USART_CR2_ABRMODE_MSK: usize = 0x3usize << USART_CR2_ABRMODE_POS;
pub const USART_CR2_ABRMODE: usize = USART_CR2_ABRMODE_MSK;
pub const USART_CR2_ABRMODE_0: usize = 0x1usize << USART_CR2_ABRMODE_POS;
pub const USART_CR2_ABRMODE_1: usize = 0x2usize << USART_CR2_ABRMODE_POS;
pub const USART_CR2_RTOEN_POS: usize = 23usize;
pub const USART_CR2_RTOEN_MSK: usize = 0x1usize << USART_CR2_RTOEN_POS;
pub const USART_CR2_RTOEN: usize = USART_CR2_RTOEN_MSK;
pub const USART_CR2_ADD_POS: usize = 24usize;
pub const USART_CR2_ADD_MSK: usize = 0xFFusize << USART_CR2_ADD_POS;
pub const USART_CR2_ADD: usize = USART_CR2_ADD_MSK;
pub const USART_CR3_EIE_POS: usize = 0usize;
pub const USART_CR3_EIE_MSK: usize = 0x1usize << USART_CR3_EIE_POS;
pub const USART_CR3_EIE: usize = USART_CR3_EIE_MSK;
pub const USART_CR3_HDSEL_POS: usize = 3usize;
pub const USART_CR3_HDSEL_MSK: usize = 0x1usize << USART_CR3_HDSEL_POS;
pub const USART_CR3_HDSEL: usize = USART_CR3_HDSEL_MSK;
pub const USART_CR3_DMAR_POS: usize = 6usize;
pub const USART_CR3_DMAR_MSK: usize = 0x1usize << USART_CR3_DMAR_POS;
pub const USART_CR3_DMAR: usize = USART_CR3_DMAR_MSK;
pub const USART_CR3_DMAT_POS: usize = 7usize;
pub const USART_CR3_DMAT_MSK: usize = 0x1usize << USART_CR3_DMAT_POS;
pub const USART_CR3_DMAT: usize = USART_CR3_DMAT_MSK;
pub const USART_CR3_RTSE_POS: usize = 8usize;
pub const USART_CR3_RTSE_MSK: usize = 0x1usize << USART_CR3_RTSE_POS;
pub const USART_CR3_RTSE: usize = USART_CR3_RTSE_MSK;
pub const USART_CR3_CTSE_POS: usize = 9usize;
pub const USART_CR3_CTSE_MSK: usize = 0x1usize << USART_CR3_CTSE_POS;
pub const USART_CR3_CTSE: usize = USART_CR3_CTSE_MSK;
pub const USART_CR3_CTSIE_POS: usize = 10usize;
pub const USART_CR3_CTSIE_MSK: usize = 0x1usize << USART_CR3_CTSIE_POS;
pub const USART_CR3_CTSIE: usize = USART_CR3_CTSIE_MSK;
pub const USART_CR3_ONEBIT_POS: usize = 11usize;
pub const USART_CR3_ONEBIT_MSK: usize = 0x1usize << USART_CR3_ONEBIT_POS;
pub const USART_CR3_ONEBIT: usize = USART_CR3_ONEBIT_MSK;
pub const USART_CR3_DDRE_POS: usize = 13usize;
pub const USART_CR3_DDRE_MSK: usize = 0x1usize << USART_CR3_DDRE_POS;
pub const USART_CR3_DDRE: usize = USART_CR3_DDRE_MSK;
pub const USART_CR3_DEM_POS: usize = 14usize;
pub const USART_CR3_DEM_MSK: usize = 0x1usize << USART_CR3_DEM_POS;
pub const USART_CR3_DEM: usize = USART_CR3_DEM_MSK;
pub const USART_CR3_DEP_POS: usize = 15usize;
pub const USART_CR3_DEP_MSK: usize = 0x1usize << USART_CR3_DEP_POS;
pub const USART_CR3_DEP: usize = USART_CR3_DEP_MSK;
pub const USART_BRR_DIV_FRACTION_POS: usize = 0usize;
pub const USART_BRR_DIV_FRACTION_MSK: usize = 0xFusize << USART_BRR_DIV_FRACTION_POS;
pub const USART_BRR_DIV_FRACTION: usize = USART_BRR_DIV_FRACTION_MSK;
pub const USART_BRR_DIV_MANTISSA_POS: usize = 4usize;
pub const USART_BRR_DIV_MANTISSA_MSK: usize = 0xFFFusize << USART_BRR_DIV_MANTISSA_POS;
pub const USART_BRR_DIV_MANTISSA: usize = USART_BRR_DIV_MANTISSA_MSK;
pub const USART_GTPR_PSC_POS: usize = 0usize;
pub const USART_GTPR_PSC_MSK: usize = 0xFFusize << USART_GTPR_PSC_POS;
pub const USART_GTPR_PSC: usize = USART_GTPR_PSC_MSK;
pub const USART_GTPR_GT_POS: usize = 8usize;
pub const USART_GTPR_GT_MSK: usize = 0xFFusize << USART_GTPR_GT_POS;
pub const USART_GTPR_GT: usize = USART_GTPR_GT_MSK;
pub const USART_RTOR_RTO_POS: usize = 0usize;
pub const USART_RTOR_RTO_MSK: usize = 0xFFFFFFusize << USART_RTOR_RTO_POS;
pub const USART_RTOR_RTO: usize = USART_RTOR_RTO_MSK;
pub const USART_RTOR_BLEN_POS: usize = 24usize;
pub const USART_RTOR_BLEN_MSK: usize = 0xFFusize << USART_RTOR_BLEN_POS;
pub const USART_RTOR_BLEN: usize = USART_RTOR_BLEN_MSK;
pub const USART_RQR_ABRRQ_POS: usize = 0usize;
pub const USART_RQR_ABRRQ_MSK: usize = 0x1usize << USART_RQR_ABRRQ_POS;
pub const USART_RQR_ABRRQ: usize = USART_RQR_ABRRQ_MSK;
pub const USART_RQR_SBKRQ_POS: usize = 1usize;
pub const USART_RQR_SBKRQ_MSK: usize = 0x1usize << USART_RQR_SBKRQ_POS;
pub const USART_RQR_SBKRQ: usize = USART_RQR_SBKRQ_MSK;
pub const USART_RQR_MMRQ_POS: usize = 2usize;
pub const USART_RQR_MMRQ_MSK: usize = 0x1usize << USART_RQR_MMRQ_POS;
pub const USART_RQR_MMRQ: usize = USART_RQR_MMRQ_MSK;
pub const USART_RQR_RXFRQ_POS: usize = 3usize;
pub const USART_RQR_RXFRQ_MSK: usize = 0x1usize << USART_RQR_RXFRQ_POS;
pub const USART_RQR_RXFRQ: usize = USART_RQR_RXFRQ_MSK;
pub const USART_ISR_PE_POS: usize = 0usize;
pub const USART_ISR_PE_MSK: usize = 0x1usize << USART_ISR_PE_POS;
pub const USART_ISR_PE: usize = USART_ISR_PE_MSK;
pub const USART_ISR_FE_POS: usize = 1usize;
pub const USART_ISR_FE_MSK: usize = 0x1usize << USART_ISR_FE_POS;
pub const USART_ISR_FE: usize = USART_ISR_FE_MSK;
pub const USART_ISR_NE_POS: usize = 2usize;
pub const USART_ISR_NE_MSK: usize = 0x1usize << USART_ISR_NE_POS;
pub const USART_ISR_NE: usize = USART_ISR_NE_MSK;
pub const USART_ISR_ORE_POS: usize = 3usize;
pub const USART_ISR_ORE_MSK: usize = 0x1usize << USART_ISR_ORE_POS;
pub const USART_ISR_ORE: usize = USART_ISR_ORE_MSK;
pub const USART_ISR_IDLE_POS: usize = 4usize;
pub const USART_ISR_IDLE_MSK: usize = 0x1usize << USART_ISR_IDLE_POS;
pub const USART_ISR_IDLE: usize = USART_ISR_IDLE_MSK;
pub const USART_ISR_RXNE_POS: usize = 5usize;
pub const USART_ISR_RXNE_MSK: usize = 0x1usize << USART_ISR_RXNE_POS;
pub const USART_ISR_RXNE: usize = USART_ISR_RXNE_MSK;
pub const USART_ISR_TC_POS: usize = 6usize;
pub const USART_ISR_TC_MSK: usize = 0x1usize << USART_ISR_TC_POS;
pub const USART_ISR_TC: usize = USART_ISR_TC_MSK;
pub const USART_ISR_TXE_POS: usize = 7usize;
pub const USART_ISR_TXE_MSK: usize = 0x1usize << USART_ISR_TXE_POS;
pub const USART_ISR_TXE: usize = USART_ISR_TXE_MSK;
pub const USART_ISR_CTSIF_POS: usize = 9usize;
pub const USART_ISR_CTSIF_MSK: usize = 0x1usize << USART_ISR_CTSIF_POS;
pub const USART_ISR_CTSIF: usize = USART_ISR_CTSIF_MSK;
pub const USART_ISR_CTS_POS: usize = 10usize;
pub const USART_ISR_CTS_MSK: usize = 0x1usize << USART_ISR_CTS_POS;
pub const USART_ISR_CTS: usize = USART_ISR_CTS_MSK;
pub const USART_ISR_RTOF_POS: usize = 11usize;
pub const USART_ISR_RTOF_MSK: usize = 0x1usize << USART_ISR_RTOF_POS;
pub const USART_ISR_RTOF: usize = USART_ISR_RTOF_MSK;
pub const USART_ISR_ABRE_POS: usize = 14usize;
pub const USART_ISR_ABRE_MSK: usize = 0x1usize << USART_ISR_ABRE_POS;
pub const USART_ISR_ABRE: usize = USART_ISR_ABRE_MSK;
pub const USART_ISR_ABRF_POS: usize = 15usize;
pub const USART_ISR_ABRF_MSK: usize = 0x1usize << USART_ISR_ABRF_POS;
pub const USART_ISR_ABRF: usize = USART_ISR_ABRF_MSK;
pub const USART_ISR_BUSY_POS: usize = 16usize;
pub const USART_ISR_BUSY_MSK: usize = 0x1usize << USART_ISR_BUSY_POS;
pub const USART_ISR_BUSY: usize = USART_ISR_BUSY_MSK;
pub const USART_ISR_CMF_POS: usize = 17usize;
pub const USART_ISR_CMF_MSK: usize = 0x1usize << USART_ISR_CMF_POS;
pub const USART_ISR_CMF: usize = USART_ISR_CMF_MSK;
pub const USART_ISR_SBKF_POS: usize = 18usize;
pub const USART_ISR_SBKF_MSK: usize = 0x1usize << USART_ISR_SBKF_POS;
pub const USART_ISR_SBKF: usize = USART_ISR_SBKF_MSK;
pub const USART_ISR_RWU_POS: usize = 19usize;
pub const USART_ISR_RWU_MSK: usize = 0x1usize << USART_ISR_RWU_POS;
pub const USART_ISR_RWU: usize = USART_ISR_RWU_MSK;
pub const USART_ISR_TEACK_POS: usize = 21usize;
pub const USART_ISR_TEACK_MSK: usize = 0x1usize << USART_ISR_TEACK_POS;
pub const USART_ISR_TEACK: usize = USART_ISR_TEACK_MSK;
pub const USART_ISR_REACK_POS: usize = 22usize;
pub const USART_ISR_REACK_MSK: usize = 0x1usize << USART_ISR_REACK_POS;
pub const USART_ISR_REACK: usize = USART_ISR_REACK_MSK;
pub const USART_ICR_PECF_POS: usize = 0usize;
pub const USART_ICR_PECF_MSK: usize = 0x1usize << USART_ICR_PECF_POS;
pub const USART_ICR_PECF: usize = USART_ICR_PECF_MSK;
pub const USART_ICR_FECF_POS: usize = 1usize;
pub const USART_ICR_FECF_MSK: usize = 0x1usize << USART_ICR_FECF_POS;
pub const USART_ICR_FECF: usize = USART_ICR_FECF_MSK;
pub const USART_ICR_NCF_POS: usize = 2usize;
pub const USART_ICR_NCF_MSK: usize = 0x1usize << USART_ICR_NCF_POS;
pub const USART_ICR_NCF: usize = USART_ICR_NCF_MSK;
pub const USART_ICR_ORECF_POS: usize = 3usize;
pub const USART_ICR_ORECF_MSK: usize = 0x1usize << USART_ICR_ORECF_POS;
pub const USART_ICR_ORECF: usize = USART_ICR_ORECF_MSK;
pub const USART_ICR_IDLECF_POS: usize = 4usize;
pub const USART_ICR_IDLECF_MSK: usize = 0x1usize << USART_ICR_IDLECF_POS;
pub const USART_ICR_IDLECF: usize = USART_ICR_IDLECF_MSK;
pub const USART_ICR_TCCF_POS: usize = 6usize;
pub const USART_ICR_TCCF_MSK: usize = 0x1usize << USART_ICR_TCCF_POS;
pub const USART_ICR_TCCF: usize = USART_ICR_TCCF_MSK;
pub const USART_ICR_CTSCF_POS: usize = 9usize;
pub const USART_ICR_CTSCF_MSK: usize = 0x1usize << USART_ICR_CTSCF_POS;
pub const USART_ICR_CTSCF: usize = USART_ICR_CTSCF_MSK;
pub const USART_ICR_RTOCF_POS: usize = 11usize;
pub const USART_ICR_RTOCF_MSK: usize = 0x1usize << USART_ICR_RTOCF_POS;
pub const USART_ICR_RTOCF: usize = USART_ICR_RTOCF_MSK;
pub const USART_ICR_CMCF_POS: usize = 17usize;
pub const USART_ICR_CMCF_MSK: usize = 0x1usize << USART_ICR_CMCF_POS;
pub const USART_ICR_CMCF: usize = USART_ICR_CMCF_MSK;
pub const WWDG_CR_T_POS: usize = 0usize;
pub const WWDG_CR_T_MSK: usize = 0x7Fusize << WWDG_CR_T_POS;
pub const WWDG_CR_T: usize = WWDG_CR_T_MSK;
pub const WWDG_CR_T_0: usize = 0x01usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_1: usize = 0x02usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_2: usize = 0x04usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_3: usize = 0x08usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_4: usize = 0x10usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_5: usize = 0x20usize << WWDG_CR_T_POS;
pub const WWDG_CR_T_6: usize = 0x40usize << WWDG_CR_T_POS;
pub const WWDG_CR_T0: usize = WWDG_CR_T_0;
pub const WWDG_CR_T1: usize = WWDG_CR_T_1;
pub const WWDG_CR_T2: usize = WWDG_CR_T_2;
pub const WWDG_CR_T3: usize = WWDG_CR_T_3;
pub const WWDG_CR_T4: usize = WWDG_CR_T_4;
pub const WWDG_CR_T5: usize = WWDG_CR_T_5;
pub const WWDG_CR_T6: usize = WWDG_CR_T_6;
pub const WWDG_CR_WDGA_POS: usize = 7usize;
pub const WWDG_CR_WDGA_MSK: usize = 0x1usize << WWDG_CR_WDGA_POS;
pub const WWDG_CR_WDGA: usize = WWDG_CR_WDGA_MSK;
pub const WWDG_CFR_W_POS: usize = 0usize;
pub const WWDG_CFR_W_MSK: usize = 0x7Fusize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W: usize = WWDG_CFR_W_MSK;
pub const WWDG_CFR_W_0: usize = 0x01usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_1: usize = 0x02usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_2: usize = 0x04usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_3: usize = 0x08usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_4: usize = 0x10usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_5: usize = 0x20usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W_6: usize = 0x40usize << WWDG_CFR_W_POS;
pub const WWDG_CFR_W0: usize = WWDG_CFR_W_0;
pub const WWDG_CFR_W1: usize = WWDG_CFR_W_1;
pub const WWDG_CFR_W2: usize = WWDG_CFR_W_2;
pub const WWDG_CFR_W3: usize = WWDG_CFR_W_3;
pub const WWDG_CFR_W4: usize = WWDG_CFR_W_4;
pub const WWDG_CFR_W5: usize = WWDG_CFR_W_5;
pub const WWDG_CFR_W6: usize = WWDG_CFR_W_6;
pub const WWDG_CFR_WDGTB_POS: usize = 7usize;
pub const WWDG_CFR_WDGTB_MSK: usize = 0x3usize << WWDG_CFR_WDGTB_POS;
pub const WWDG_CFR_WDGTB: usize = WWDG_CFR_WDGTB_MSK;
pub const WWDG_CFR_WDGTB_0: usize = 0x1usize << WWDG_CFR_WDGTB_POS;
pub const WWDG_CFR_WDGTB_1: usize = 0x2usize << WWDG_CFR_WDGTB_POS;
pub const WWDG_CFR_WDGTB0: usize = WWDG_CFR_WDGTB_0;
pub const WWDG_CFR_WDGTB1: usize = WWDG_CFR_WDGTB_1;
pub const WWDG_CFR_EWI_POS: usize = 9usize;
pub const WWDG_CFR_EWI_MSK: usize = 0x1usize << WWDG_CFR_EWI_POS;
pub const WWDG_CFR_EWI: usize = WWDG_CFR_EWI_MSK;
pub const WWDG_SR_EWIF_POS: usize = 0usize;
pub const WWDG_SR_EWIF_MSK: usize = 0x1usize << WWDG_SR_EWIF_POS;
pub const WWDG_SR_EWIF: usize = WWDG_SR_EWIF_MSK;
pub const ADC_ISR_OFFSET: usize = 0x0;
pub const ADC_IER_OFFSET: usize = 0x4;
pub const ADC_CR_OFFSET: usize = 0x8;
pub const ADC_CFGR1_OFFSET: usize = 0xc;
pub const ADC_CFGR2_OFFSET: usize = 0x10;
pub const ADC_SMPR_OFFSET: usize = 0x14;
pub const ADC_RESERVED1_OFFSET: usize = 0x18;
pub const ADC_RESERVED2_OFFSET: usize = 0x1c;
pub const ADC_TR_OFFSET: usize = 0x20;
pub const ADC_RESERVED3_OFFSET: usize = 0x24;
pub const ADC_CHSELR_OFFSET: usize = 0x28;
pub const ADC_RESERVED4_OFFSET: usize = 0x2c;
pub const ADC_DR_OFFSET: usize = 0x30;
pub const ADC_COMMON_CCR_OFFSET: usize = 0x0;
pub const CRC_DR_OFFSET: usize = 0x0;
pub const CRC_CR_OFFSET: usize = 0x4;
pub const CRC_INIT_OFFSET: usize = 0x8;
pub const CRC_RESERVED3_OFFSET: usize = 0xc;
pub const DBGMCU_IDCODE_OFFSET: usize = 0x0;
pub const DBGMCU_CR_OFFSET: usize = 0x4;
pub const DBGMCU_APB1FZ_OFFSET: usize = 0x8;
pub const DBGMCU_APB2FZ_OFFSET: usize = 0xc;
pub const DMA_CHANNEL_CCR_OFFSET: usize = 0x0;
pub const DMA_CHANNEL_CNDTR_OFFSET: usize = 0x4;
pub const DMA_CHANNEL_CPAR_OFFSET: usize = 0x8;
pub const DMA_CHANNEL_CMAR_OFFSET: usize = 0xc;
pub const DMA_ISR_OFFSET: usize = 0x0;
pub const DMA_IFCR_OFFSET: usize = 0x4;
pub const EXTI_IMR_OFFSET: usize = 0x0;
pub const EXTI_EMR_OFFSET: usize = 0x4;
pub const EXTI_RTSR_OFFSET: usize = 0x8;
pub const EXTI_FTSR_OFFSET: usize = 0xc;
pub const EXTI_SWIER_OFFSET: usize = 0x10;
pub const EXTI_PR_OFFSET: usize = 0x14;
pub const FLASH_ACR_OFFSET: usize = 0x0;
pub const FLASH_KEYR_OFFSET: usize = 0x4;
pub const FLASH_OPTKEYR_OFFSET: usize = 0x8;
pub const FLASH_SR_OFFSET: usize = 0xc;
pub const FLASH_CR_OFFSET: usize = 0x10;
pub const FLASH_AR_OFFSET: usize = 0x14;
pub const FLASH_RESERVED_OFFSET: usize = 0x18;
pub const FLASH_OBR_OFFSET: usize = 0x1c;
pub const FLASH_WRPR_OFFSET: usize = 0x20;
pub const OB_RDP_OFFSET: usize = 0x0;
pub const OB_USER_OFFSET: usize = 0x2;
pub const OB_DATA0_OFFSET: usize = 0x4;
pub const OB_DATA1_OFFSET: usize = 0x6;
pub const OB_WRP0_OFFSET: usize = 0x8;
pub const GPIO_MODER_OFFSET: usize = 0x0;
pub const GPIO_OTYPER_OFFSET: usize = 0x4;
pub const GPIO_OSPEEDR_OFFSET: usize = 0x8;
pub const GPIO_PUPDR_OFFSET: usize = 0xc;
pub const GPIO_IDR_OFFSET: usize = 0x10;
pub const GPIO_ODR_OFFSET: usize = 0x14;
pub const GPIO_BSRR_OFFSET: usize = 0x18;
pub const GPIO_LCKR_OFFSET: usize = 0x1c;
pub const GPIO_AFR_OFFSET: usize = 0x20;
pub const GPIO_BRR_OFFSET: usize = 0x24;
pub const SYSCFG_CFGR1_OFFSET: usize = 0x0;
pub const SYSCFG_RESERVED_OFFSET: usize = 0x4;
pub const SYSCFG_EXTICR_OFFSET: usize = 0x8;
pub const SYSCFG_CFGR2_OFFSET: usize = 0xc;
pub const I2C_CR1_OFFSET: usize = 0x0;
pub const I2C_CR2_OFFSET: usize = 0x4;
pub const I2C_OAR1_OFFSET: usize = 0x8;
pub const I2C_OAR2_OFFSET: usize = 0xc;
pub const I2C_TIMINGR_OFFSET: usize = 0x10;
pub const I2C_TIMEOUTR_OFFSET: usize = 0x14;
pub const I2C_ISR_OFFSET: usize = 0x18;
pub const I2C_ICR_OFFSET: usize = 0x1c;
pub const I2C_PECR_OFFSET: usize = 0x20;
pub const I2C_RXDR_OFFSET: usize = 0x24;
pub const I2C_TXDR_OFFSET: usize = 0x28;
pub const IWDG_KR_OFFSET: usize = 0x0;
pub const IWDG_PR_OFFSET: usize = 0x4;
pub const IWDG_RLR_OFFSET: usize = 0x8;
pub const IWDG_SR_OFFSET: usize = 0xc;
pub const IWDG_WINR_OFFSET: usize = 0x10;
pub const PWR_CR_OFFSET: usize = 0x0;
pub const PWR_CSR_OFFSET: usize = 0x4;
pub const RCC_CR_OFFSET: usize = 0x0;
pub const RCC_CFGR_OFFSET: usize = 0x4;
pub const RCC_CIR_OFFSET: usize = 0x8;
pub const RCC_APB2RSTR_OFFSET: usize = 0xc;
pub const RCC_APB1RSTR_OFFSET: usize = 0x10;
pub const RCC_AHBENR_OFFSET: usize = 0x14;
pub const RCC_APB2ENR_OFFSET: usize = 0x18;
pub const RCC_APB1ENR_OFFSET: usize = 0x1c;
pub const RCC_BDCR_OFFSET: usize = 0x20;
pub const RCC_CSR_OFFSET: usize = 0x24;
pub const RCC_AHBRSTR_OFFSET: usize = 0x28;
pub const RCC_CFGR2_OFFSET: usize = 0x2c;
pub const RCC_CFGR3_OFFSET: usize = 0x30;
pub const RCC_CR2_OFFSET: usize = 0x34;
pub const RTC_TR_OFFSET: usize = 0x0;
pub const RTC_DR_OFFSET: usize = 0x4;
pub const RTC_CR_OFFSET: usize = 0x8;
pub const RTC_ISR_OFFSET: usize = 0xc;
pub const RTC_PRER_OFFSET: usize = 0x10;
pub const RTC_RESERVED1_OFFSET: usize = 0x14;
pub const RTC_RESERVED2_OFFSET: usize = 0x18;
pub const RTC_ALRMAR_OFFSET: usize = 0x1c;
pub const RTC_RESERVED3_OFFSET: usize = 0x20;
pub const RTC_WPR_OFFSET: usize = 0x24;
pub const RTC_SSR_OFFSET: usize = 0x28;
pub const RTC_SHIFTR_OFFSET: usize = 0x2c;
pub const RTC_TSTR_OFFSET: usize = 0x30;
pub const RTC_TSDR_OFFSET: usize = 0x34;
pub const RTC_TSSSR_OFFSET: usize = 0x38;
pub const RTC_CALR_OFFSET: usize = 0x3c;
pub const RTC_TAFCR_OFFSET: usize = 0x40;
pub const RTC_ALRMASSR_OFFSET: usize = 0x44;
pub const SPI_CR1_OFFSET: usize = 0x0;
pub const SPI_CR2_OFFSET: usize = 0x4;
pub const SPI_SR_OFFSET: usize = 0x8;
pub const SPI_DR_OFFSET: usize = 0xc;
pub const SPI_CRCPR_OFFSET: usize = 0x10;
pub const SPI_RXCRCR_OFFSET: usize = 0x14;
pub const SPI_TXCRCR_OFFSET: usize = 0x18;
pub const SPI_I2SCFGR_OFFSET: usize = 0x1c;
pub const TIM_CR1_OFFSET: usize = 0x0;
pub const TIM_CR2_OFFSET: usize = 0x4;
pub const TIM_SMCR_OFFSET: usize = 0x8;
pub const TIM_DIER_OFFSET: usize = 0xc;
pub const TIM_SR_OFFSET: usize = 0x10;
pub const TIM_EGR_OFFSET: usize = 0x14;
pub const TIM_CCMR1_OFFSET: usize = 0x18;
pub const TIM_CCMR2_OFFSET: usize = 0x1c;
pub const TIM_CCER_OFFSET: usize = 0x20;
pub const TIM_CNT_OFFSET: usize = 0x24;
pub const TIM_PSC_OFFSET: usize = 0x28;
pub const TIM_ARR_OFFSET: usize = 0x2c;
pub const TIM_RCR_OFFSET: usize = 0x30;
pub const TIM_CCR1_OFFSET: usize = 0x34;
pub const TIM_CCR2_OFFSET: usize = 0x38;
pub const TIM_CCR3_OFFSET: usize = 0x3c;
pub const TIM_CCR4_OFFSET: usize = 0x40;
pub const TIM_BDTR_OFFSET: usize = 0x44;
pub const TIM_DCR_OFFSET: usize = 0x48;
pub const TIM_DMAR_OFFSET: usize = 0x4c;
pub const TIM_OR_OFFSET: usize = 0x50;
pub const USART_CR1_OFFSET: usize = 0x0;
pub const USART_CR2_OFFSET: usize = 0x4;
pub const USART_CR3_OFFSET: usize = 0x8;
pub const USART_BRR_OFFSET: usize = 0xc;
pub const USART_GTPR_OFFSET: usize = 0x10;
pub const USART_RTOR_OFFSET: usize = 0x14;
pub const USART_RQR_OFFSET: usize = 0x18;
pub const USART_ISR_OFFSET: usize = 0x1c;
pub const USART_ICR_OFFSET: usize = 0x20;
pub const USART_RDR_OFFSET: usize = 0x24;
pub const USART_TDR_OFFSET: usize = 0x26;
pub const WWDG_CR_OFFSET: usize = 0x0;
pub const WWDG_CFR_OFFSET: usize = 0x4;
pub const WWDG_SR_OFFSET: usize = 0x8;

#[macro_export]
macro_rules! rd {
	($group:ident, $($id:literal ,)? $reg:ident, $fragment:ident) => {
		{
			use paste::paste;

			let base: usize = paste!{ [<$group $($id)? _ BASE>] };
			let offset: usize = paste!{ [<$group _ $reg _ OFFSET>] };
			let mask: usize = paste!{[<$group _ $reg _ $fragment _ MSK>]};
			let pos: usize = paste!{[<$group _ $reg _ $fragment _ POS>]};

			(*((base + offset) as *const usize) & mask) >> pos
		}
	};
	($group:ident, $($id:literal ,)? $reg:ident) => {
		{
			use paste::paste;

			let base: usize = paste!{ [<$group $($id)? _ BASE>] };
			let offset: usize = paste!{ [<$group _ $reg _ OFFSET>] };

			*((base + offset) as *const usize)
		}
	};
}

#[macro_export]
macro_rules! wr {
	($group:ident, $($id:literal ,)? $reg:ident, $fragment:ident, $val:expr) => {
		{
			use paste::paste;

			let base: usize = paste!{ [<$group $($id)? _ BASE>] };
			let offset: usize = paste!{ [<$group _ $reg _ OFFSET>] };
			let mask: usize = paste!{[<$group _ $reg _ $fragment _ MSK>]};
			let pos: usize = paste!{[<$group _ $reg _ $fragment _ POS>]};
			let chunk_reset: usize = *((base + offset) as *mut usize) & !mask;

			*((base + offset) as *mut usize) = chunk_reset | (mask & ($val << pos));
		}
	};
	($group:ident, $($id:literal ,)? $reg:ident, $val:expr) => {
		{
			use paste::paste;

			let base: usize = paste!{ [<$group $($id)? _BASE>] };
			let offset: usize = paste!{ [<$group _ $reg _ OFFSET>] };

			*((base + offset) as *mut usize) = $val;
		}
	}
}
