Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  1 17:31:45 2023
| Host         : DESKTOP-55V5AO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Single_Cycle_Top_timing_summary_routed.rpt -pb Single_Cycle_Top_timing_summary_routed.pb -rpx Single_Cycle_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cycle_Top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.972    -5791.276                   2548                 3412        0.097        0.000                      0                 3412        4.090        0.000                       0                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.972    -5791.276                   2548                 3412        0.097        0.000                      0                 3412        4.090        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2548  Failing Endpoints,  Worst Slack       -5.972ns,  Total Violation    -5791.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.972ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.435ns  (logic 7.949ns (55.069%)  route 6.486ns (44.931%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.424    19.118    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.171 r  Register_File/ALU_Out0_i_41/O
                         net (fo=2, routed)           0.964    20.135    Register_File_n_142
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.135    
  -------------------------------------------------------------------
                         slack                                 -5.972    

Slack (VIOLATED) :        -5.950ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.436ns  (logic 7.949ns (55.064%)  route 6.487ns (44.936%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 15.339 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.424    19.118    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.171 r  Register_File/ALU_Out0_i_41/O
                         net (fo=2, routed)           0.966    20.136    Register_File_n_142
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.118    15.339    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.362    15.700    
                         clock uncertainty           -1.035    14.665    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.479    14.186    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -20.136    
  -------------------------------------------------------------------
                         slack                                 -5.950    

Slack (VIOLATED) :        -5.937ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.423ns  (logic 7.949ns (55.113%)  route 6.474ns (44.887%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 15.339 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.427    19.121    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.174 r  Register_File/ALU_Out0_i_37/O
                         net (fo=2, routed)           0.950    20.123    Register_File_n_138
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.118    15.339    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.362    15.700    
                         clock uncertainty           -1.035    14.665    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479    14.186    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                 -5.937    

Slack (VIOLATED) :        -5.927ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 7.949ns (55.242%)  route 6.440ns (44.758%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.407    19.101    Register_File/PC[7]_i_6_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.053    19.154 r  Register_File/ALU_Out0_i_39/O
                         net (fo=2, routed)           0.936    20.090    Register_File_n_140
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.090    
  -------------------------------------------------------------------
                         slack                                 -5.927    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 7.949ns (55.165%)  route 6.461ns (44.835%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 15.339 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.406    19.100    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.153 r  Register_File/ALU_Out0_i_38/O
                         net (fo=2, routed)           0.957    20.110    Register_File_n_139
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.118    15.339    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.362    15.700    
                         clock uncertainty           -1.035    14.665    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.479    14.186    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -20.110    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.897ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.360ns  (logic 7.949ns (55.356%)  route 6.411ns (44.644%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.406    19.100    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.153 r  Register_File/ALU_Out0_i_38/O
                         net (fo=2, routed)           0.907    20.060    Register_File_n_139
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.060    
  -------------------------------------------------------------------
                         slack                                 -5.897    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 7.949ns (55.435%)  route 6.390ns (44.565%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.407    19.101    Register_File/PC[7]_i_6_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.053    19.154 r  Register_File/ALU_Out0_i_40/O
                         net (fo=2, routed)           0.886    20.040    Register_File_n_141
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.868ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 7.949ns (55.470%)  route 6.381ns (44.530%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.341    19.034    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.053    19.087 r  Register_File/ALU_Out0_i_42/O
                         net (fo=2, routed)           0.943    20.031    Register_File_n_143
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -5.868    

Slack (VIOLATED) :        -5.867ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.329ns  (logic 7.949ns (55.474%)  route 6.380ns (44.526%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.427    19.121    Register_File/PC[7]_i_6_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.053    19.174 r  Register_File/ALU_Out0_i_37/O
                         net (fo=2, routed)           0.856    20.030    Register_File_n_138
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.116    15.337    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.341    15.677    
                         clock uncertainty           -1.035    14.642    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.479    14.163    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                         -20.030    
  -------------------------------------------------------------------
                         slack                                 -5.867    

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 7.949ns (55.435%)  route 6.390ns (44.565%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 15.339 - 10.000 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.230     5.700    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.080     7.780 r  ALU_Out0_i_33/DOPADOP[0]
                         net (fo=1, routed)           0.453     8.233    Register_File/DOPADOP[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.053     8.286 r  Register_File/Registers_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.805     9.091    Register_File/Registers_reg_r1_0_31_6_11/ADDRA1
    SLICE_X40Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     9.157 r  Register_File/Registers_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          0.791     9.948    Register_File/RD10[6]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.168    10.116 r  Register_File/ALU_Out0__0_i_11/O
                         net (fo=6, routed)           0.419    10.535    ALU/ALU_Out0_i_33_24
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.421    13.956 r  ALU/ALU_Out0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.956    ALU/ALU_Out0__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    15.242 r  ALU/ALU_Out0__1/P[3]
                         net (fo=2, routed)           0.557    15.798    ALU/ALU_Out0__1_n_102
    SLICE_X40Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    16.138 r  ALU/ALU_Out0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/ALU_Out0_inferred__3/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    16.319 r  ALU/ALU_Out0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.402    16.721    Register_File/ALU_Out0__1_43[3]
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.142    16.863 r  Register_File/OUT_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.653    17.516    Register_File/OUT_OBUF[27]_inst_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.053    17.569 r  Register_File/OUT_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.400    17.970    Register_File/OUT_OBUF[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.053    18.023 r  Register_File/PC[7]_i_11/O
                         net (fo=1, routed)           0.618    18.641    Register_File/PC[7]_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.053    18.694 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.407    19.101    Register_File/PC[7]_i_6_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.053    19.154 r  Register_File/ALU_Out0_i_40/O
                         net (fo=2, routed)           0.886    20.040    Register_File_n_141
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         2.118    15.339    clk_IBUF_BUFG
    RAMB18_X3Y14         RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.362    15.700    
                         clock uncertainty           -1.035    14.665    
    RAMB18_X3Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.479    14.186    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                 -5.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.322ns (26.749%)  route 0.882ns (73.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.827     2.105    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__30/WCLK
    SLICE_X40Y47         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     2.399 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.503     2.902    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__30_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.028     2.930 r  Data_Memory/Registers_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.379     3.309    Register_File/Registers_reg_r2_0_31_30_31/DIA1
    SLICE_X46Y41         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.054     2.573    Register_File/Registers_reg_r2_0_31_30_31/WCLK
    SLICE_X46Y41         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.469     2.104    
                         clock uncertainty            1.000     3.104    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.212    Register_File/Registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.325ns (25.412%)  route 0.954ns (74.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.829     2.107    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/WCLK
    SLICE_X36Y43         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.404 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/SP/O
                         net (fo=1, routed)           0.473     2.877    Register_File/ALU_Out0_i_33_21
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.028     2.905 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.481     3.386    Register_File/Registers_reg_r2_0_31_18_23/DIA0
    SLICE_X42Y42         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.086     2.605    Register_File/Registers_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y42         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.469     2.136    
                         clock uncertainty            1.000     3.136    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.267    Register_File/Registers_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.330ns (25.616%)  route 0.958ns (74.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.827     2.105    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/WCLK
    SLICE_X40Y47         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.407 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/O
                         net (fo=1, routed)           0.416     2.823    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.028     2.851 r  Data_Memory/Registers_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.543     3.393    Register_File/Registers_reg_r2_0_31_24_29/DIC0
    SLICE_X42Y43         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.087     2.606    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y43         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.469     2.137    
                         clock uncertainty            1.000     3.137    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.266    Register_File/Registers_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.402ns (26.771%)  route 1.100ns (73.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.773     2.051    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/WCLK
    SLICE_X42Y51         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         RAMS32 (Prop_rams32_CLK_O)
                                                      0.374     2.425 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/O
                         net (fo=1, routed)           0.482     2.907    Register_File/ALU_Out0_i_33_17
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.028     2.935 r  Register_File/Registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.617     3.553    Register_File/Registers_reg_r1_0_31_12_17/DIA1
    SLICE_X40Y39         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.087     2.606    Register_File/Registers_reg_r1_0_31_12_17/WCLK
    SLICE_X40Y39         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.289     2.317    
                         clock uncertainty            1.000     3.317    
    SLICE_X40Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.425    Register_File/Registers_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.322ns (25.454%)  route 0.943ns (74.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.829     2.107    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/WCLK
    SLICE_X36Y43         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     2.401 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.496     2.897    Register_File/ALU_Out0_i_33_22
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.028     2.925 r  Register_File/Registers_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.447     3.372    Register_File/Registers_reg_r1_0_31_18_23/DIA1
    SLICE_X42Y40         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.086     2.605    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y40         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.469     2.136    
                         clock uncertainty            1.000     3.136    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.244    Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.325ns (25.200%)  route 0.965ns (74.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.828     2.106    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/WCLK
    SLICE_X36Y42         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.403 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/O
                         net (fo=1, routed)           0.470     2.873    Register_File/ALU_Out0_i_33_24
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.028     2.901 r  Register_File/Registers_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.495     3.396    Register_File/Registers_reg_r1_0_31_18_23/DIC0
    SLICE_X42Y40         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.086     2.605    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y40         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.469     2.136    
                         clock uncertainty            1.000     3.136    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.265    Register_File/Registers_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__25/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.325ns (21.306%)  route 1.200ns (78.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.777     2.055    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__25/WCLK
    SLICE_X38Y50         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__25/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.352 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__25/SP/O
                         net (fo=1, routed)           0.550     2.902    Register_File/ALU_Out0_i_33_28
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.028     2.930 r  Register_File/Registers_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.651     3.581    Register_File/Registers_reg_r2_0_31_24_29/DIB0
    SLICE_X42Y43         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.087     2.606    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y43         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.289     2.317    
                         clock uncertainty            1.000     3.317    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.449    Register_File/Registers_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__3/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.330ns (25.947%)  route 0.942ns (74.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.826     2.104    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__3/WCLK
    SLICE_X42Y47         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.406 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__3/SP/O
                         net (fo=1, routed)           0.373     2.779    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.028     2.807 r  Data_Memory/Registers_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.569     3.376    Register_File/Registers_reg_r2_0_31_0_5/DIC0
    SLICE_X42Y37         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.083     2.602    Register_File/Registers_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y37         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.489     2.113    
                         clock uncertainty            1.000     3.113    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.242    Register_File/Registers_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.402ns (26.651%)  route 1.106ns (73.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.773     2.051    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/WCLK
    SLICE_X42Y51         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         RAMS32 (Prop_rams32_CLK_O)
                                                      0.374     2.425 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/O
                         net (fo=1, routed)           0.482     2.907    Register_File/ALU_Out0_i_33_17
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.028     2.935 r  Register_File/Registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.624     3.560    Register_File/Registers_reg_r2_0_31_12_17/DIA1
    SLICE_X40Y38         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.087     2.606    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X40Y38         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.289     2.317    
                         clock uncertainty            1.000     3.317    
    SLICE_X40Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.425    Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.325ns (25.064%)  route 0.972ns (74.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.828     2.106    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/WCLK
    SLICE_X36Y42         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.403 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/O
                         net (fo=1, routed)           0.470     2.873    Register_File/ALU_Out0_i_33_24
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.028     2.901 r  Register_File/Registers_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.502     3.403    Register_File/Registers_reg_r2_0_31_18_23/DIC0
    SLICE_X42Y42         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.086     2.605    Register_File/Registers_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y42         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.469     2.136    
                         clock uncertainty            1.000     3.136    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.265    Register_File/Registers_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y14   ALU_Out0_i_33/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y14   ALU_Out0_i_33/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X44Y40   PC/PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X46Y38   PC/PC_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X44Y36   PC/PC_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X44Y39   PC/PC_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X44Y38   PC/PC_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X44Y38   PC/PC_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X46Y38   PC/PC_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y45   Data_Memory/Data_Memory_Registers_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y45   Data_Memory/Data_Memory_Registers_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y45   Data_Memory/Data_Memory_Registers_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y45   Data_Memory/Data_Memory_Registers_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y44   Data_Memory/Data_Memory_Registers_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y44   Data_Memory/Data_Memory_Registers_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y44   Data_Memory/Data_Memory_Registers_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y44   Data_Memory/Data_Memory_Registers_reg_0_255_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y43   Data_Memory/Data_Memory_Registers_reg_256_511_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X46Y43   Data_Memory/Data_Memory_Registers_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y45   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y51   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X42Y51   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__11/SP/CLK



