Slice Type :2
InitVal: 2
Init Val :153
Slope : 0
Offset : 56
CtxState : 14
Init Val :200
Slope : 15
Offset : 48
CtxState : 29
Init Val :139
Slope : -5
Offset : 72
CtxState : 2
Init Val :141
Slope : -5
Offset : 88
CtxState : 29
Init Val :157
Slope : 0
Offset : 88
CtxState : 49
Initial Offset : 374
SAO DECODING 

Decoding Mode : Regular
Currr Range : 394
Offset : 374
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 355
Bin Val : 1
Decoding SAO type IDX
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 394
Offset : 316
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 238
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 83
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 166
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 3

Decode Mode : Bypass
Currr Range : 394
Offset : 332
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 394
Offset : 271
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 148
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 296
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 394
Offset : 199
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 5
Bin Val : 1
Decode Mode : Bypass
Currr Range : 394
Offset : 11
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 394
Offset : 23
Bin Val : 0
Decode Mode : Bypass
Currr Range : 394
Offset : 46
Bin Val : 0
Decoding  SAO EO
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 299
Offset : 46
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 93
Bin Val : 0
Decoding SAO type IDX
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 187
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 76
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 153
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 8
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 17
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 34
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 69
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 139
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 279
Bin Val : 0
Decode Mode : Bypass
Currr Range : 299
Offset : 259
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 220
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 141
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 283
Bin Val : 0
Decoding SAO BO
Symbol Val : 14

Decode Mode : Bypass
Currr Range : 299
Offset : 267
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 236
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 173
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 47
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 95
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 4

Decode Mode : Bypass
Currr Range : 299
Offset : 190
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 81
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 162
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 26
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 53
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 107
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 214
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 299
Offset : 129
Bin Val : 1
Decoding SAO abs Sign
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 299
Offset : 258
Bin Val : 0
Decode Mode : Bypass
Currr Range : 299
Offset : 218
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 138
Bin Val : 1
Decode Mode : Bypass
Currr Range : 299
Offset : 277
Bin Val : 0
Decode Mode : Bypass
Currr Range : 299
Offset : 256
Bin Val : 1
Decoding SAO BO
Symbol Val : 13

====================== Internal Sao Buffer =========================
sao_offset_sign :
0 0 1 1 
0 0 0 0 
0 0 0 1 

sao_offset_abs :
3 0 2 2 
0 1 1 0 
4 0 1 1 

TEST BENCH RESULTS
14
33
2
29
49
====================== Sao Buffer Output =========================
SaoTypeIdx :
2 
1 
1 

abc
SaoEoClass :
0 
0 
92 

abc
SaoOffsetVal :
0)0 1)3 0)0 1)-2 0)-2 
----------------
1)0 0)0 1)1 0)1 1)0 
----------------
0)0 1)4 0)0 1)1 0)-1 
----------------

abc
sao_band_position :
0 
14 
13 

Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/akhilkushe/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cabac_top_top glbl -Oenable_linking_all_libraries -prj cabac_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s cabac_top -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_tempBst_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_tempBst_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_bitStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_bitStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_decision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_decision
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSAOEO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSAOEO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_transLPS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_transLPS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cabac_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_regslice_both
INFO: [VRFC 10-311] analyzing module cabac_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_14_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_ctx_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_buffer
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_decoder
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_throttle
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_ctx_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module cabac_top_ctx_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_parseSAOMergeFlag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_parseSAOMergeFlag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_ctxTables_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_ctxTables_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_lpsTable_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_lpsTable_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_mul_7s_6ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mul_7s_6ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_mux_32_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_mux_32_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_data_in_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular_transMPS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular_transMPS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_data_out_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_data_out_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_fifo_w8_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_fifo_w8_d512_A_ram
INFO: [VRFC 10-311] analyzing module cabac_top_fifo_w8_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_axi_master_ctx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_ctx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_45_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_cabac_top_Pipeline_VITIS_LOOP_29_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top_decode_regular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cabac_top_decode_regular
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_axi_s_data_out_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cabac_top_ctxTables_RAM_AUTO_1R1...
Compiling module xil_defaultlib.cabac_top_data_out_1_RAM_AUTO_1R...
Compiling module xil_defaultlib.cabac_top_tempBst_RAM_AUTO_1R1W
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_mul_7s_6ns_13_1_1(NUM_...
Compiling module xil_defaultlib.cabac_top_flow_control_loop_pipe...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_abs...
Compiling module xil_defaultlib.cabac_top_sao_top_sao_offset_sig...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_1
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_2
Compiling module xil_defaultlib.cabac_top_parseSAOMergeFlag
Compiling module xil_defaultlib.cabac_top_mux_32_8_1_1(ID=1,din0...
Compiling module xil_defaultlib.cabac_top_mux_32_16_1_1(ID=1,din...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_decode_regular_lpsTabl...
Compiling module xil_defaultlib.cabac_top_decode_regular_transMP...
Compiling module xil_defaultlib.cabac_top_decode_regular_transLP...
Compiling module xil_defaultlib.cabac_top_decode_regular_Pipelin...
Compiling module xil_defaultlib.cabac_top_decode_regular
Compiling module xil_defaultlib.cabac_top_decode_decision
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_parseSAOEO
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top_Pipeline_VITIS...
Compiling module xil_defaultlib.cabac_top_sao_top
Compiling module xil_defaultlib.cabac_top_cabac_top_Pipeline_VIT...
Compiling module xil_defaultlib.cabac_top_control_s_axi
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi_throttle(ADD...
Compiling module xil_defaultlib.cabac_top_ctx_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A_ram
Compiling module xil_defaultlib.cabac_top_fifo_w8_d512_A
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top_regslice_both(DataWidt...
Compiling module xil_defaultlib.cabac_top
Compiling module xil_defaultlib.fifo(DEPTH=7)
Compiling module xil_defaultlib.AESL_axi_s_bitStream
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4096)
Compiling module xil_defaultlib.AESL_axi_s_data_in_s
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=336)
Compiling module xil_defaultlib.AESL_axi_s_data_out_s
Compiling module xil_defaultlib.AESL_axi_master_ctx
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=72)
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=70)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=35)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cabac_top_top
Compiling module work.glbl
Built simulation snapshot cabac_top

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cabac_top/xsim_script.tcl
# xsim {cabac_top} -view {{cabac_top_dataflow_ana.wcfg}} -tclbatch {cabac_top.tcl} -protoinst {cabac_top.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file cabac_top.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top//AESL_inst_cabac_top_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687/grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595/grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581/grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611/grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603/grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_decode_decision_fu_1291/grp_decode_decision_fu_1291_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_decode_decision_fu_1291/grp_decode_regular_fu_193/grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196/grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_decode_decision_fu_1291/grp_decode_regular_fu_193/grp_decode_regular_fu_193_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_parseSAOEO_fu_1333/grp_parseSAOEO_fu_1333_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_parseSAOMergeFlag_fu_1235/grp_parseSAOMergeFlag_fu_1235_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_1_fu_1223/grp_sao_top_Pipeline_1_fu_1223_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_2_fu_1229/grp_sao_top_Pipeline_2_fu_1229_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349/grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393/grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252/grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403/grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314/grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374/grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cabac_top_top/AESL_inst_cabac_top/grp_sao_top_fu_618/grp_sao_top_fu_618_activity
Time resolution is 1 ps
open_wave_config cabac_top_dataflow_ana.wcfg
source cabac_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set globalCtx_group [add_wave_group globalCtx(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $globalCtx_group]
## set wdata_group [add_wave_group "Write Channel" -into $globalCtx_group]
## set ctrl_group [add_wave_group "Handshakes" -into $globalCtx_group]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RID -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARID -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/m_axi_ctx_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set globalCtx__ap_local_deadlock__return_group [add_wave_group globalCtx__ap_local_deadlock__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/interrupt -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BRESP -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_BVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RRESP -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RDATA -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_RVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_ARADDR -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WSTRB -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WDATA -into $globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_WVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWREADY -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWVALID -into $globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/s_axi_control_AWADDR -into $globalCtx__ap_local_deadlock__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_out_s_TDATA -into $return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/data_in_s_TDATA -into $return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitOut_TDATA -into $return_group -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/bitStream_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cabac_top_top/AESL_inst_cabac_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cabac_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cabac_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cabac_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_ctx -into $tb_portdepth_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_globalCtx -into $tb_portdepth_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_bitStream -into $tb_portdepth_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_bitOut -into $tb_portdepth_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_data_in_s -into $tb_portdepth_group -radix hex
## add_wave /apatb_cabac_top_top/LENGTH_data_out_s -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_globalCtx_group [add_wave_group globalCtx(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_globalCtx_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_globalCtx_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_globalCtx_group]
## add_wave /apatb_cabac_top_top/ctx_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_BID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_RID -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARID -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_WID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWID -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/ctx_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_globalCtx__ap_local_deadlock__return_group [add_wave_group globalCtx__ap_local_deadlock__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_cabac_top_top/control_INTERRUPT -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_BRESP -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_BREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_BVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_RRESP -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_RDATA -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_RREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_RVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_ARREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_ARVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_ARADDR -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_WSTRB -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_WDATA -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## add_wave /apatb_cabac_top_top/control_WREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_WVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_AWREADY -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_AWVALID -into $tb_globalCtx__ap_local_deadlock__return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/control_AWADDR -into $tb_globalCtx__ap_local_deadlock__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_cabac_top_top/data_out_s_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/data_out_s_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/data_out_s_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_cabac_top_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_cabac_top_top/data_in_s_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/data_in_s_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/data_in_s_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_cabac_top_top/bitOut_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/bitOut_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/bitOut_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_cabac_top_top/bitStream_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/bitStream_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cabac_top_top/bitStream_TDATA -into $tb_return_group -radix hex
## save_wave_config cabac_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "155000"
// RTL Simulation : 1 / 1 [n/a] @ "4055000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4115 ns : File "/home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/cabac_top.autotb.v" Line 559
## quit
INFO: [Common 17-206] Exiting xsim at Sun May  7 10:32:30 2023...
WARNING: [SIM 212-201] RTL produces unknown value 'x' or 'X' on port data_out_s, possible cause: There are uninitialized variables in the C design.
TEST BENCH RESULTS
14
33
2
29
49
====================== Sao Buffer Output =========================
SaoTypeIdx :
2 
1 
1 

abc
SaoEoClass :
0 
0 
0 

abc
SaoOffsetVal :
0)0 1)3 0)0 1)-2 0)-2 
----------------
1)0 0)0 1)1 0)1 1)0 
----------------
0)0 1)4 0)0 1)1 0)-1 
----------------

abc
sao_band_position :
0 
14 
13 

