// SPDX-License-Identifier: GPL-2.0
/*
 * Deepx Runtime Driver
 *
 * Copyright (C) 2023 Deepx, Inc.
 *
 */
#ifndef __NPU_REG_DEBUG_DX_V3_H
#define __NPU_REG_DEBUG_DX_V3_H

#include <linux/types.h>

/* Address */
#define REG_PROFILER_OFFSET 0x100
#define REG_PROFILER_ABNORMAL_IRQ    (REG_PROFILER_OFFSET + 0x00000000) /* 0 */
#define REG_PROFILER_LAYER_PROFILER0    (REG_PROFILER_OFFSET + 0x00000004) /* 4 */
#define REG_PROFILER_LAYER_PROFILER1    (REG_PROFILER_OFFSET + 0x00000008) /* 8 */
#define REG_PROFILER_LAYER_PROFILER2    (REG_PROFILER_OFFSET + 0x0000000c) /* 12 */
#define REG_PROFILER_LAYER_PROFILER3    (REG_PROFILER_OFFSET + 0x00000010) /* 16 */
#define REG_PROFILER_LAYER_PROFILER4    (REG_PROFILER_OFFSET + 0x00000014) /* 20 */
#define REG_PROFILER_LAYER_PROFILER5    (REG_PROFILER_OFFSET + 0x00000018) /* 24 */
#define REG_PROFILER_LAYER_PROFILER6    (REG_PROFILER_OFFSET + 0x0000001c) /* 28 */
#define REG_PROFILER_LAYER_PROFILER7    (REG_PROFILER_OFFSET + 0x00000020) /* 32 */
#define REG_PROFILER_LAYER_PROFILER8    (REG_PROFILER_OFFSET + 0x00000024) /* 36 */
#define REG_PROFILER_DMA_STATUS    (REG_PROFILER_OFFSET + 0x00000028) /* 40 */
#define REG_PROFILER_PE0_STATUS    (REG_PROFILER_OFFSET + 0x0000002c) /* 44 */
#define REG_PROFILER_PE1_STATUS    (REG_PROFILER_OFFSET + 0x00000030) /* 48 */
#define REG_PROFILER_BUSY    (REG_PROFILER_OFFSET + 0x00000034) /* 52 */
#define REG_PROFILER_NPU_CC    (REG_PROFILER_OFFSET + 0x00000038) /* 56 */
#define REG_PROFILER_SFU_ERR    (REG_PROFILER_OFFSET + 0x0000003c) /* 60 */
#define REG_PROFILER_CMD_ARB_ERR    (REG_PROFILER_OFFSET + 0x00000040) /* 64 */
#define REG_PROFILER_CDMA_ERR    (REG_PROFILER_OFFSET + 0x00000044) /* 68 */
#define REG_PROFILER_WDMA_ERR    (REG_PROFILER_OFFSET + 0x00000048) /* 72 */
#define REG_PROFILER_RDMA_ERR    (REG_PROFILER_OFFSET + 0x0000004c) /* 76 */

/* Register Definition */
typedef volatile union _PROFILER_ABNORMAL_IRQ_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.ABNORMAL_IRQ*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t IRQ_MEM_COLLISION:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_MEM_COLLISION [0:0] (R, 0x0) SRAM 같은 BANK 접근 */
        volatile uint32_t IRQ_CMD_REACHED:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_CMD_REACHED [1:1] (R, 0x0) RMAP LAST ADDRESS NOT REACHED */
        volatile uint32_t IRQ_CMD_CKSUM:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_CMD_CKSUM [2:2] (R, 0x0) RMAP DATA 무결성 CHECK */
        volatile uint32_t IRQ_DMA_ERR:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_DMA_ERR [3:3] (R, 0x0) DMA 내부 오동작 */
        volatile uint32_t IRQ_SFU_FIFO:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_SFU_FIFO [4:4] (R, 0x0) SFU 내부 FIFO 오동작 */
        volatile uint32_t IRQ_TIMEOUT_OP:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_TIMEOUT_OP [5:5] (R, 0x0) NPU 오동작으로 인한 OPERATION TIME 잘못 계산 */
        volatile uint32_t IRQ_TIMEOUT_DMA:1;  /* PROFILER.ABNORMAL_IRQ.IRQ_TIMEOUT_DMA [6:6] (R, 0x0) AXI ↔ DMA 오동작으로 인한 DRAM WRITE/READ TIME OUT */
        volatile uint32_t RESERVED0:25;  /* PROFILER.ABNORMAL_IRQ.RESERVED0 [31:7] (R, 0x0)  */
    };
} PROFILER_ABNORMAL_IRQ_t;
typedef volatile union _PROFILER_LAYER_PROFILER0_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER0*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t LAYER_PROFILE_EN:1;  /* PROFILER.LAYER_PROFILER0.LAYER_PROFILE_EN [0:0] (RW, 0x0)  */
        volatile uint32_t RESERVED0:31;  /* PROFILER.LAYER_PROFILER0.RESERVED0 [31:1] (R, 0x0)  */
    };
} PROFILER_LAYER_PROFILER0_t;
typedef volatile union _PROFILER_LAYER_PROFILER1_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER1*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t CLK_CNT:32;  /* PROFILER.LAYER_PROFILER1.CLK_CNT [31:0] (R, 0x0) INFERENCE CLOCK COUNT */
    };
} PROFILER_LAYER_PROFILER1_t;
typedef volatile union _PROFILER_LAYER_PROFILER2_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER2*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t OP_CNT:32;  /* PROFILER.LAYER_PROFILER2.OP_CNT [31:0] (R, 0x0) OPERATION CLOCK COUNT (PSEUDO COUNT) */
    };
} PROFILER_LAYER_PROFILER2_t;
typedef volatile union _PROFILER_LAYER_PROFILER3_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER3*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t DMA_RD_WR_CNT:32;  /* PROFILER.LAYER_PROFILER3.DMA_RD_WR_CNT [31:0] (R, 0x0) DMA READ/WRITE CLOCK COUNT */
    };
} PROFILER_LAYER_PROFILER3_t;
typedef volatile union _PROFILER_LAYER_PROFILER4_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER4*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t DMA_RD_CNT:32;  /* PROFILER.LAYER_PROFILER4.DMA_RD_CNT [31:0] (R, 0x0) DMA READ COUNT */
    };
} PROFILER_LAYER_PROFILER4_t;
typedef volatile union _PROFILER_LAYER_PROFILER5_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER5*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t DMA_WR_CNT:32;  /* PROFILER.LAYER_PROFILER5.DMA_WR_CNT [31:0] (R, 0x0) DMA WRITE COUNT */
    };
} PROFILER_LAYER_PROFILER5_t;
typedef volatile union _PROFILER_LAYER_PROFILER6_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER6*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t DMA_CP_CNT:32;  /* PROFILER.LAYER_PROFILER6.DMA_CP_CNT [31:0] (R, 0x0) DMA COPY COUNT */
    };
} PROFILER_LAYER_PROFILER6_t;
typedef volatile union _PROFILER_LAYER_PROFILER7_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER7*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t HIDE_CNT:32;  /* PROFILER.LAYER_PROFILER7.HIDE_CNT [31:0] (R, 0x0) DMA와 OPERATION이 동시 수행되는 CLOCK COUNT */
    };
} PROFILER_LAYER_PROFILER7_t;
typedef volatile union _PROFILER_LAYER_PROFILER8_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.LAYER_PROFILER8*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WAIT_CNT:32;  /* PROFILER.LAYER_PROFILER8.WAIT_CNT [31:0] (R, 0x0) DMA/OPERATION이 하나만 수행되는 CLOCK COUNT */
    };
} PROFILER_LAYER_PROFILER8_t;
typedef volatile union _PROFILER_DMA_STATUS_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.DMA_STATUS*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t CDMA_W_STATE:3;  /* PROFILER.DMA_STATUS.CDMA_W_STATE [2:0] (R, 0x1)  */
        volatile uint32_t CDMA_R_STATE:3;  /* PROFILER.DMA_STATUS.CDMA_R_STATE [5:3] (R, 0x1)  */
        volatile uint32_t WDMA_W_STATE:2;  /* PROFILER.DMA_STATUS.WDMA_W_STATE [7:6] (R, 0x1)  */
        volatile uint32_t WDMA_AW_STATE:3;  /* PROFILER.DMA_STATUS.WDMA_AW_STATE [10:8] (R, 0x1)  */
        volatile uint32_t WDMA_R_STATE:3;  /* PROFILER.DMA_STATUS.WDMA_R_STATE [13:11] (R, 0x1)  */
        volatile uint32_t RDMA_SFR_STATE:3;  /* PROFILER.DMA_STATUS.RDMA_SFR_STATE [16:14] (R, 0x1)  */
        volatile uint32_t RDMA_W_STATE:3;  /* PROFILER.DMA_STATUS.RDMA_W_STATE [19:17] (R, 0x1)  */
        volatile uint32_t RDMA_AR_STATE:3;  /* PROFILER.DMA_STATUS.RDMA_AR_STATE [22:20] (R, 0x1)  */
        volatile uint32_t RESERVED0:9;  /* PROFILER.DMA_STATUS.RESERVED0 [31:23] (R, 0x0)  */
    };
} PROFILER_DMA_STATUS_t;
typedef volatile union _PROFILER_PE0_STATUS_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.PE0_STATUS*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WR_STATE:5;  /* PROFILER.PE0_STATUS.WR_STATE [4:0] (R, 0x1) [0]:IDLE, [1]:SET, [2]:RUN, [3]:WAIT, [4]:END */
        volatile uint32_t RESERVED1:11;  /* PROFILER.PE0_STATUS.RESERVED1 [15:5] (R, 0x0)  */
        volatile uint32_t RD_STATE:5;  /* PROFILER.PE0_STATUS.RD_STATE [20:16] (R, 0x1) [0]:IDLE, [1]:SET, [2]:RUN, [3]:WAIT, [4]:END */
        volatile uint32_t RESERVED0:11;  /* PROFILER.PE0_STATUS.RESERVED0 [31:21] (R, 0x0)  */
    };
} PROFILER_PE0_STATUS_t;
typedef volatile union _PROFILER_PE1_STATUS_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.PE1_STATUS*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WR_STATE:5;  /* PROFILER.PE1_STATUS.WR_STATE [4:0] (R, 0x1) [0]:IDLE, [1]:SET, [2]:RUN, [3]:WAIT, [4]:END */
        volatile uint32_t RESERVED1:11;  /* PROFILER.PE1_STATUS.RESERVED1 [15:5] (R, 0x0)  */
        volatile uint32_t RD_STATE:5;  /* PROFILER.PE1_STATUS.RD_STATE [20:16] (R, 0x1) [0]:IDLE, [1]:SET, [2]:RUN, [3]:WAIT, [4]:END */
        volatile uint32_t RESERVED0:11;  /* PROFILER.PE1_STATUS.RESERVED0 [31:21] (R, 0x0)  */
    };
} PROFILER_PE1_STATUS_t;
typedef volatile union _PROFILER_BUSY_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.BUSY*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t PPU:1;  /* PROFILER.BUSY.PPU [0:0] (R, 0x0)  */
        volatile uint32_t REDUCE1:1;  /* PROFILER.BUSY.REDUCE1 [1:1] (R, 0x0)  */
        volatile uint32_t REDUCE0:1;  /* PROFILER.BUSY.REDUCE0 [2:2] (R, 0x0)  */
        volatile uint32_t POOL1:1;  /* PROFILER.BUSY.POOL1 [3:3] (R, 0x0)  */
        volatile uint32_t POOL0:1;  /* PROFILER.BUSY.POOL0 [4:4] (R, 0x0)  */
        volatile uint32_t SFU1:1;  /* PROFILER.BUSY.SFU1 [5:5] (R, 0x0)  */
        volatile uint32_t SFU0:1;  /* PROFILER.BUSY.SFU0 [6:6] (R, 0x0)  */
        volatile uint32_t TRN:1;  /* PROFILER.BUSY.TRN [7:7] (R, 0x0)  */
        volatile uint32_t ARG:1;  /* PROFILER.BUSY.ARG [8:8] (R, 0x0)  */
        volatile uint32_t BI:1;  /* PROFILER.BUSY.BI [9:9] (R, 0x0)  */
        volatile uint32_t ITP1:1;  /* PROFILER.BUSY.ITP1 [10:10] (R, 0x0)  */
        volatile uint32_t ITP0:1;  /* PROFILER.BUSY.ITP0 [11:11] (R, 0x0)  */
        volatile uint32_t PRE1:1;  /* PROFILER.BUSY.PRE1 [12:12] (R, 0x0)  */
        volatile uint32_t PRE0:1;  /* PROFILER.BUSY.PRE0 [13:13] (R, 0x0)  */
        volatile uint32_t PE1:1;  /* PROFILER.BUSY.PE1 [14:14] (R, 0x0)  */
        volatile uint32_t PE0:1;  /* PROFILER.BUSY.PE0 [15:15] (R, 0x0)  */
        volatile uint32_t CDMA:1;  /* PROFILER.BUSY.CDMA [16:16] (R, 0x0)  */
        volatile uint32_t WDMA:1;  /* PROFILER.BUSY.WDMA [17:17] (R, 0x0)  */
        volatile uint32_t RDMA:1;  /* PROFILER.BUSY.RDMA [18:18] (R, 0x0)  */
        volatile uint32_t RESERVED0:13;  /* PROFILER.BUSY.RESERVED0 [31:19] (R, 0x0)  */
    };
} PROFILER_BUSY_t;
typedef volatile union _PROFILER_NPU_CC_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.NPU_CC*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t FINISH_CNT:16;  /* PROFILER.NPU_CC.FINISH_CNT [15:0] (R, 0x0)  */
        volatile uint32_t RESERVED0:16;  /* PROFILER.NPU_CC.RESERVED0 [31:16] (R, 0x0)  */
    };
} PROFILER_NPU_CC_t;
typedef volatile union _PROFILER_SFU_ERR_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.SFU_ERR*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t PE1_SFU_EMPTYRD_LSB:1;  /* PROFILER.SFU_ERR.PE1_SFU_EMPTYRD_LSB [0:0] (R, 0x0)  */
        volatile uint32_t PE1_SFU_EMPTYRD_MSB:1;  /* PROFILER.SFU_ERR.PE1_SFU_EMPTYRD_MSB [1:1] (R, 0x0)  */
        volatile uint32_t PE0_SFU_EMPTYRD_LSB:1;  /* PROFILER.SFU_ERR.PE0_SFU_EMPTYRD_LSB [2:2] (R, 0x0)  */
        volatile uint32_t PE0_SFU_EMPTYRD_MSB:1;  /* PROFILER.SFU_ERR.PE0_SFU_EMPTYRD_MSB [3:3] (R, 0x0)  */
        volatile uint32_t PE1_SFU_FULLWR_LSB:1;  /* PROFILER.SFU_ERR.PE1_SFU_FULLWR_LSB [4:4] (R, 0x0)  */
        volatile uint32_t PE1_SFU_FULLWR_MSB:1;  /* PROFILER.SFU_ERR.PE1_SFU_FULLWR_MSB [5:5] (R, 0x0)  */
        volatile uint32_t PE0_SFU_FULLWR_LSB:1;  /* PROFILER.SFU_ERR.PE0_SFU_FULLWR_LSB [6:6] (R, 0x0)  */
        volatile uint32_t PE0_SFU_FULLWR_MSB:1;  /* PROFILER.SFU_ERR.PE0_SFU_FULLWR_MSB [7:7] (R, 0x0)  */
        volatile uint32_t RESERVED0:24;  /* PROFILER.SFU_ERR.RESERVED0 [31:8] (R, 0x0)  */
    };
} PROFILER_SFU_ERR_t;
typedef volatile union _PROFILER_CMD_ARB_ERR_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.CMD_ARB_ERR*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WIDFF_EMPTYRD:1;  /* PROFILER.CMD_ARB_ERR.WIDFF_EMPTYRD [0:0] (R, 0x0)  */
        volatile uint32_t WIDFF_FULLWR:1;  /* PROFILER.CMD_ARB_ERR.WIDFF_FULLWR [1:1] (R, 0x0)  */
        volatile uint32_t SIDFF_EMPTYRD:1;  /* PROFILER.CMD_ARB_ERR.SIDFF_EMPTYRD [2:2] (R, 0x0)  */
        volatile uint32_t SIDFF_FULLWR:1;  /* PROFILER.CMD_ARB_ERR.SIDFF_FULLWR [3:3] (R, 0x0)  */
        volatile uint32_t CIDFF_EMPTYRD:1;  /* PROFILER.CMD_ARB_ERR.CIDFF_EMPTYRD [4:4] (R, 0x0)  */
        volatile uint32_t CIDFF_FULLWR:1;  /* PROFILER.CMD_ARB_ERR.CIDFF_FULLWR [5:5] (R, 0x0)  */
        volatile uint32_t RIDFF_EMPTYRD:1;  /* PROFILER.CMD_ARB_ERR.RIDFF_EMPTYRD [6:6] (R, 0x0)  */
        volatile uint32_t RIDFF_FULLWR:1;  /* PROFILER.CMD_ARB_ERR.RIDFF_FULLWR [7:7] (R, 0x0)  */
        volatile uint32_t NPU_WREQ_ZSIZE:1;  /* PROFILER.CMD_ARB_ERR.NPU_WREQ_ZSIZE [8:8] (R, 0x0)  */
        volatile uint32_t NPU_RREQ_ZSIZE:1;  /* PROFILER.CMD_ARB_ERR.NPU_RREQ_ZSIZE [9:9] (R, 0x0)  */
        volatile uint32_t USR_WREQ_ZSIZE:1;  /* PROFILER.CMD_ARB_ERR.USR_WREQ_ZSIZE [10:10] (R, 0x0)  */
        volatile uint32_t USR_RREQ_ZSIZE:1;  /* PROFILER.CMD_ARB_ERR.USR_RREQ_ZSIZE [11:11] (R, 0x0)  */
        volatile uint32_t SFR_RREQ_ZSIZE:1;  /* PROFILER.CMD_ARB_ERR.SFR_RREQ_ZSIZE [12:12] (R, 0x0)  */
        volatile uint32_t RESERVED0:19;  /* PROFILER.CMD_ARB_ERR.RESERVED0 [31:13] (R, 0x0)  */
    };
} PROFILER_CMD_ARB_ERR_t;
typedef volatile union _PROFILER_CDMA_ERR_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.CDMA_ERR*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WFF_EMPTYRD:1;  /* PROFILER.CDMA_ERR.WFF_EMPTYRD [0:0] (R, 0x0)  */
        volatile uint32_t WFF_FULLWR:1;  /* PROFILER.CDMA_ERR.WFF_FULLWR [1:1] (R, 0x0)  */
        volatile uint32_t RFF_EMPTYRD:1;  /* PROFILER.CDMA_ERR.RFF_EMPTYRD [2:2] (R, 0x0)  */
        volatile uint32_t RFF_FULLWR:1;  /* PROFILER.CDMA_ERR.RFF_FULLWR [3:3] (R, 0x0)  */
        volatile uint32_t CMDFF_EMPTYRD:1;  /* PROFILER.CDMA_ERR.CMDFF_EMPTYRD [4:4] (R, 0x0)  */
        volatile uint32_t CMDFF_FULLWR:1;  /* PROFILER.CDMA_ERR.CMDFF_FULLWR [5:5] (R, 0x0)  */
        volatile uint32_t RESERVED0:26;  /* PROFILER.CDMA_ERR.RESERVED0 [31:6] (R, 0x0)  */
    };
} PROFILER_CDMA_ERR_t;
typedef volatile union _PROFILER_WDMA_ERR_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.WDMA_ERR*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t BFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.BFF_EMPTYRD [0:0] (R, 0x0)  */
        volatile uint32_t BFF_FULLWR:1;  /* PROFILER.WDMA_ERR.BFF_FULLWR [1:1] (R, 0x0)  */
        volatile uint32_t WFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.WFF_EMPTYRD [2:2] (R, 0x0)  */
        volatile uint32_t WFF_FULLWR:1;  /* PROFILER.WDMA_ERR.WFF_FULLWR [3:3] (R, 0x0)  */
        volatile uint32_t AWFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.AWFF_EMPTYRD [4:4] (R, 0x0)  */
        volatile uint32_t AWFF_FULLWR:1;  /* PROFILER.WDMA_ERR.AWFF_FULLWR [5:5] (R, 0x0)  */
        volatile uint32_t AXI_BRESP_ERR_CODE:2;  /* PROFILER.WDMA_ERR.AXI_BRESP_ERR_CODE [7:6] (R, 0x0)  */
        volatile uint32_t AXI_BRESP_ERR:1;  /* PROFILER.WDMA_ERR.AXI_BRESP_ERR [8:8] (R, 0x0)  */
        volatile uint32_t WCMDFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.WCMDFF_EMPTYRD [9:9] (R, 0x0)  */
        volatile uint32_t WCMDFF_FULLWR:1;  /* PROFILER.WDMA_ERR.WCMDFF_FULLWR [10:10] (R, 0x0)  */
        volatile uint32_t RFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.RFF_EMPTYRD [11:11] (R, 0x0)  */
        volatile uint32_t RFF_FULLWR:1;  /* PROFILER.WDMA_ERR.RFF_FULLWR [12:12] (R, 0x0)  */
        volatile uint32_t RCMDFF_EMPTYRD:1;  /* PROFILER.WDMA_ERR.RCMDFF_EMPTYRD [13:13] (R, 0x0)  */
        volatile uint32_t RCMDFF_FULLWR:1;  /* PROFILER.WDMA_ERR.RCMDFF_FULLWR [14:14] (R, 0x0)  */
        volatile uint32_t RESERVED0:17;  /* PROFILER.WDMA_ERR.RESERVED0 [31:15] (R, 0x0)  */
    };
} PROFILER_WDMA_ERR_t;
typedef volatile union _PROFILER_RDMA_ERR_t
{
    volatile uint32_t U;  /* Register-Access : PROFILER.RDMA_ERR*/
    struct {     /* Register-Bitfields-Access */
        volatile uint32_t WFF_EMPTYRD:1;  /* PROFILER.RDMA_ERR.WFF_EMPTYRD [0:0] (R, 0x0)  */
        volatile uint32_t WFF_FULLWR:1;  /* PROFILER.RDMA_ERR.WFF_FULLWR [1:1] (R, 0x0)  */
        volatile uint32_t WCMDFF_EMPTYRD:1;  /* PROFILER.RDMA_ERR.WCMDFF_EMPTYRD [2:2] (R, 0x0)  */
        volatile uint32_t WCMDFF_FULLWR:1;  /* PROFILER.RDMA_ERR.WCMDFF_FULLWR [3:3] (R, 0x0)  */
        volatile uint32_t RFF_EMPTYRD:1;  /* PROFILER.RDMA_ERR.RFF_EMPTYRD [4:4] (R, 0x0)  */
        volatile uint32_t RFF_FULLWR:1;  /* PROFILER.RDMA_ERR.RFF_FULLWR [5:5] (R, 0x0)  */
        volatile uint32_t ARIDFF_EMPTYRD:1;  /* PROFILER.RDMA_ERR.ARIDFF_EMPTYRD [6:6] (R, 0x0)  */
        volatile uint32_t ARIDFF_FULLWR:1;  /* PROFILER.RDMA_ERR.ARIDFF_FULLWR [7:7] (R, 0x0)  */
        volatile uint32_t AXI_RRESP_ERR_CODE:2;  /* PROFILER.RDMA_ERR.AXI_RRESP_ERR_CODE [9:8] (R, 0x0)  */
        volatile uint32_t AXI_RRESP_ERR:1;  /* PROFILER.RDMA_ERR.AXI_RRESP_ERR [10:10] (R, 0x0)  */
        volatile uint32_t RCMDFF_EMPTYRD:1;  /* PROFILER.RDMA_ERR.RCMDFF_EMPTYRD [11:11] (R, 0x0)  */
        volatile uint32_t RCMDFF_FULLWR:1;  /* PROFILER.RDMA_ERR.RCMDFF_FULLWR [12:12] (R, 0x0)  */
        volatile uint32_t RESERVED0:19;  /* PROFILER.RDMA_ERR.RESERVED0 [31:13] (R, 0x0)  */
    };
} PROFILER_RDMA_ERR_t;

/* PROFILER Module Definition */
typedef volatile struct _dxPROFILER_t
{
    PROFILER_ABNORMAL_IRQ_t ABNORMAL_IRQ;  /* PROFILER 0x0 */
    PROFILER_LAYER_PROFILER0_t LAYER_PROFILER0;  /* PROFILER 0x4 */
    PROFILER_LAYER_PROFILER1_t LAYER_PROFILER1;  /* PROFILER 0x8 */
    PROFILER_LAYER_PROFILER2_t LAYER_PROFILER2;  /* PROFILER 0xc */
    PROFILER_LAYER_PROFILER3_t LAYER_PROFILER3;  /* PROFILER 0x10 */
    PROFILER_LAYER_PROFILER4_t LAYER_PROFILER4;  /* PROFILER 0x14 */
    PROFILER_LAYER_PROFILER5_t LAYER_PROFILER5;  /* PROFILER 0x18 */
    PROFILER_LAYER_PROFILER6_t LAYER_PROFILER6;  /* PROFILER 0x1c */
    PROFILER_LAYER_PROFILER7_t LAYER_PROFILER7;  /* PROFILER 0x20 */
    PROFILER_LAYER_PROFILER8_t LAYER_PROFILER8;  /* PROFILER 0x24 */
    PROFILER_DMA_STATUS_t DMA_STATUS;  /* PROFILER 0x28 */
    PROFILER_PE0_STATUS_t PE0_STATUS;  /* PROFILER 0x2c */
    PROFILER_PE1_STATUS_t PE1_STATUS;  /* PROFILER 0x30 */
    PROFILER_BUSY_t BUSY;  /* PROFILER 0x34 */
    PROFILER_NPU_CC_t NPU_CC;  /* PROFILER 0x38 */
    PROFILER_SFU_ERR_t SFU_ERR;  /* PROFILER 0x3c */
    PROFILER_CMD_ARB_ERR_t CMD_ARB_ERR;  /* PROFILER 0x40 */
    PROFILER_CDMA_ERR_t CDMA_ERR;  /* PROFILER 0x44 */
    PROFILER_WDMA_ERR_t WDMA_ERR;  /* PROFILER 0x48 */
    PROFILER_RDMA_ERR_t RDMA_ERR;  /* PROFILER 0x4c */
} dxPROFILER_t;

/* Register access API */
/* PROFILER.ABNORMAL_IRQ (Category: PROFILER) */
#define READ_PROFILER_ABNORMAL_IRQ(base) npu_reg_read(base, REG_PROFILER_ABNORMAL_IRQ)
#define WRITE_PROFILER_ABNORMAL_IRQ(base, val) npu_reg_write(base, REG_PROFILER_ABNORMAL_IRQ, val)
/* PROFILER.ABNORMAL_IRQ.IRQ_MEM_COLLISION (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_OFFSET     0
#define PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_MASK, PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_MASK, PROFILER_ABNORMAL_IRQ_IRQ_MEM_COLLISION_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_CMD_REACHED (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_OFFSET     1
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_MASK, PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_MASK, PROFILER_ABNORMAL_IRQ_IRQ_CMD_REACHED_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_CMD_CKSUM (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_OFFSET     2
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_MASK, PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_MASK, PROFILER_ABNORMAL_IRQ_IRQ_CMD_CKSUM_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_DMA_ERR (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_OFFSET     3
#define PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_MASK, PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_MASK, PROFILER_ABNORMAL_IRQ_IRQ_DMA_ERR_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_SFU_FIFO (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_OFFSET     4
#define PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_MASK, PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_MASK, PROFILER_ABNORMAL_IRQ_IRQ_SFU_FIFO_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_TIMEOUT_OP (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_OFFSET     5
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_MASK, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_MASK, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_OP_OFFSET)

/* PROFILER.ABNORMAL_IRQ.IRQ_TIMEOUT_DMA (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_LEN        1
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_OFFSET     6
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_MASK       0x00000040 /* [6:6] 0b00000000000000000000000001000000 */

#define READ_PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_MASK, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_MASK, PROFILER_ABNORMAL_IRQ_IRQ_TIMEOUT_DMA_OFFSET)

/* PROFILER.ABNORMAL_IRQ.RESERVED0 (Category: PROFILER) */
#define PROFILER_ABNORMAL_IRQ_RESERVED0_LEN        25
#define PROFILER_ABNORMAL_IRQ_RESERVED0_OFFSET     7
#define PROFILER_ABNORMAL_IRQ_RESERVED0_MASK_BITS  0x01ffffff /* [24:0] 0b00000001111111111111111111111111 */
#define PROFILER_ABNORMAL_IRQ_RESERVED0_MASK       0xffffff80 /* [31:7] 0b11111111111111111111111110000000 */

#define READ_PROFILER_ABNORMAL_IRQ_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_ABNORMAL_IRQ, PROFILER_ABNORMAL_IRQ_RESERVED0_MASK, PROFILER_ABNORMAL_IRQ_RESERVED0_OFFSET)
#define WRITE_PROFILER_ABNORMAL_IRQ_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_ABNORMAL_IRQ, val, PROFILER_ABNORMAL_IRQ_RESERVED0_MASK, PROFILER_ABNORMAL_IRQ_RESERVED0_OFFSET)

/* PROFILER.LAYER_PROFILER0 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER0(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER0)
#define WRITE_PROFILER_LAYER_PROFILER0(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER0, val)
/* PROFILER.LAYER_PROFILER0.LAYER_PROFILE_EN (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_LEN        1
#define PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_OFFSET     0
#define PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER0, PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_MASK, PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER0, val, PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_MASK, PROFILER_LAYER_PROFILER0_LAYER_PROFILE_EN_OFFSET)

/* PROFILER.LAYER_PROFILER0.RESERVED0 (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER0_RESERVED0_LEN        31
#define PROFILER_LAYER_PROFILER0_RESERVED0_OFFSET     1
#define PROFILER_LAYER_PROFILER0_RESERVED0_MASK_BITS  0x7fffffff /* [30:0] 0b01111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER0_RESERVED0_MASK       0xfffffffe /* [31:1] 0b11111111111111111111111111111110 */

#define READ_PROFILER_LAYER_PROFILER0_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER0, PROFILER_LAYER_PROFILER0_RESERVED0_MASK, PROFILER_LAYER_PROFILER0_RESERVED0_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER0_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER0, val, PROFILER_LAYER_PROFILER0_RESERVED0_MASK, PROFILER_LAYER_PROFILER0_RESERVED0_OFFSET)

/* PROFILER.LAYER_PROFILER1 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER1(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER1)
#define WRITE_PROFILER_LAYER_PROFILER1(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER1, val)
/* PROFILER.LAYER_PROFILER1.CLK_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER1_CLK_CNT_LEN        32
#define PROFILER_LAYER_PROFILER1_CLK_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER1_CLK_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER1_CLK_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER1_CLK_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER1, PROFILER_LAYER_PROFILER1_CLK_CNT_MASK, PROFILER_LAYER_PROFILER1_CLK_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER1_CLK_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER1, val, PROFILER_LAYER_PROFILER1_CLK_CNT_MASK, PROFILER_LAYER_PROFILER1_CLK_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER2 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER2(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER2)
#define WRITE_PROFILER_LAYER_PROFILER2(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER2, val)
/* PROFILER.LAYER_PROFILER2.OP_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER2_OP_CNT_LEN        32
#define PROFILER_LAYER_PROFILER2_OP_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER2_OP_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER2_OP_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER2_OP_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER2, PROFILER_LAYER_PROFILER2_OP_CNT_MASK, PROFILER_LAYER_PROFILER2_OP_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER2_OP_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER2, val, PROFILER_LAYER_PROFILER2_OP_CNT_MASK, PROFILER_LAYER_PROFILER2_OP_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER3 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER3(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER3)
#define WRITE_PROFILER_LAYER_PROFILER3(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER3, val)
/* PROFILER.LAYER_PROFILER3.DMA_RD_WR_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_LEN        32
#define PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER3, PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_MASK, PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER3, val, PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_MASK, PROFILER_LAYER_PROFILER3_DMA_RD_WR_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER4 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER4(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER4)
#define WRITE_PROFILER_LAYER_PROFILER4(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER4, val)
/* PROFILER.LAYER_PROFILER4.DMA_RD_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER4_DMA_RD_CNT_LEN        32
#define PROFILER_LAYER_PROFILER4_DMA_RD_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER4_DMA_RD_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER4_DMA_RD_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER4_DMA_RD_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER4, PROFILER_LAYER_PROFILER4_DMA_RD_CNT_MASK, PROFILER_LAYER_PROFILER4_DMA_RD_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER4_DMA_RD_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER4, val, PROFILER_LAYER_PROFILER4_DMA_RD_CNT_MASK, PROFILER_LAYER_PROFILER4_DMA_RD_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER5 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER5(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER5)
#define WRITE_PROFILER_LAYER_PROFILER5(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER5, val)
/* PROFILER.LAYER_PROFILER5.DMA_WR_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER5_DMA_WR_CNT_LEN        32
#define PROFILER_LAYER_PROFILER5_DMA_WR_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER5_DMA_WR_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER5_DMA_WR_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER5_DMA_WR_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER5, PROFILER_LAYER_PROFILER5_DMA_WR_CNT_MASK, PROFILER_LAYER_PROFILER5_DMA_WR_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER5_DMA_WR_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER5, val, PROFILER_LAYER_PROFILER5_DMA_WR_CNT_MASK, PROFILER_LAYER_PROFILER5_DMA_WR_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER6 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER6(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER6)
#define WRITE_PROFILER_LAYER_PROFILER6(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER6, val)
/* PROFILER.LAYER_PROFILER6.DMA_CP_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER6_DMA_CP_CNT_LEN        32
#define PROFILER_LAYER_PROFILER6_DMA_CP_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER6_DMA_CP_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER6_DMA_CP_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER6_DMA_CP_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER6, PROFILER_LAYER_PROFILER6_DMA_CP_CNT_MASK, PROFILER_LAYER_PROFILER6_DMA_CP_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER6_DMA_CP_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER6, val, PROFILER_LAYER_PROFILER6_DMA_CP_CNT_MASK, PROFILER_LAYER_PROFILER6_DMA_CP_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER7 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER7(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER7)
#define WRITE_PROFILER_LAYER_PROFILER7(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER7, val)
/* PROFILER.LAYER_PROFILER7.HIDE_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER7_HIDE_CNT_LEN        32
#define PROFILER_LAYER_PROFILER7_HIDE_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER7_HIDE_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER7_HIDE_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER7_HIDE_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER7, PROFILER_LAYER_PROFILER7_HIDE_CNT_MASK, PROFILER_LAYER_PROFILER7_HIDE_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER7_HIDE_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER7, val, PROFILER_LAYER_PROFILER7_HIDE_CNT_MASK, PROFILER_LAYER_PROFILER7_HIDE_CNT_OFFSET)

/* PROFILER.LAYER_PROFILER8 (Category: PROFILER) */
#define READ_PROFILER_LAYER_PROFILER8(base) npu_reg_read(base, REG_PROFILER_LAYER_PROFILER8)
#define WRITE_PROFILER_LAYER_PROFILER8(base, val) npu_reg_write(base, REG_PROFILER_LAYER_PROFILER8, val)
/* PROFILER.LAYER_PROFILER8.WAIT_CNT (Category: PROFILER) */
#define PROFILER_LAYER_PROFILER8_WAIT_CNT_LEN        32
#define PROFILER_LAYER_PROFILER8_WAIT_CNT_OFFSET     0
#define PROFILER_LAYER_PROFILER8_WAIT_CNT_MASK_BITS  0xffffffff /* [31:0] 0b11111111111111111111111111111111 */
#define PROFILER_LAYER_PROFILER8_WAIT_CNT_MASK       0xffffffff /* [31:0] 0b11111111111111111111111111111111 */

#define READ_PROFILER_LAYER_PROFILER8_WAIT_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_LAYER_PROFILER8, PROFILER_LAYER_PROFILER8_WAIT_CNT_MASK, PROFILER_LAYER_PROFILER8_WAIT_CNT_OFFSET)
#define WRITE_PROFILER_LAYER_PROFILER8_WAIT_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_LAYER_PROFILER8, val, PROFILER_LAYER_PROFILER8_WAIT_CNT_MASK, PROFILER_LAYER_PROFILER8_WAIT_CNT_OFFSET)

/* PROFILER.DMA_STATUS (Category: PROFILER) */
#define READ_PROFILER_DMA_STATUS(base) npu_reg_read(base, REG_PROFILER_DMA_STATUS)
#define WRITE_PROFILER_DMA_STATUS(base, val) npu_reg_write(base, REG_PROFILER_DMA_STATUS, val)
/* PROFILER.DMA_STATUS.CDMA_W_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_CDMA_W_STATE_LEN        3
#define PROFILER_DMA_STATUS_CDMA_W_STATE_OFFSET     0
#define PROFILER_DMA_STATUS_CDMA_W_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_CDMA_W_STATE_MASK       0x00000007 /* [2:0] 0b00000000000000000000000000000111 */

#define READ_PROFILER_DMA_STATUS_CDMA_W_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_CDMA_W_STATE_MASK, PROFILER_DMA_STATUS_CDMA_W_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_CDMA_W_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_CDMA_W_STATE_MASK, PROFILER_DMA_STATUS_CDMA_W_STATE_OFFSET)

/* PROFILER.DMA_STATUS.CDMA_R_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_CDMA_R_STATE_LEN        3
#define PROFILER_DMA_STATUS_CDMA_R_STATE_OFFSET     3
#define PROFILER_DMA_STATUS_CDMA_R_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_CDMA_R_STATE_MASK       0x00000038 /* [5:3] 0b00000000000000000000000000111000 */

#define READ_PROFILER_DMA_STATUS_CDMA_R_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_CDMA_R_STATE_MASK, PROFILER_DMA_STATUS_CDMA_R_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_CDMA_R_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_CDMA_R_STATE_MASK, PROFILER_DMA_STATUS_CDMA_R_STATE_OFFSET)

/* PROFILER.DMA_STATUS.WDMA_W_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_WDMA_W_STATE_LEN        2
#define PROFILER_DMA_STATUS_WDMA_W_STATE_OFFSET     6
#define PROFILER_DMA_STATUS_WDMA_W_STATE_MASK_BITS  0x00000003 /* [1:0] 0b00000000000000000000000000000011 */
#define PROFILER_DMA_STATUS_WDMA_W_STATE_MASK       0x000000c0 /* [7:6] 0b00000000000000000000000011000000 */

#define READ_PROFILER_DMA_STATUS_WDMA_W_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_WDMA_W_STATE_MASK, PROFILER_DMA_STATUS_WDMA_W_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_WDMA_W_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_WDMA_W_STATE_MASK, PROFILER_DMA_STATUS_WDMA_W_STATE_OFFSET)

/* PROFILER.DMA_STATUS.WDMA_AW_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_WDMA_AW_STATE_LEN        3
#define PROFILER_DMA_STATUS_WDMA_AW_STATE_OFFSET     8
#define PROFILER_DMA_STATUS_WDMA_AW_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_WDMA_AW_STATE_MASK       0x00000700 /* [10:8] 0b00000000000000000000011100000000 */

#define READ_PROFILER_DMA_STATUS_WDMA_AW_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_WDMA_AW_STATE_MASK, PROFILER_DMA_STATUS_WDMA_AW_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_WDMA_AW_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_WDMA_AW_STATE_MASK, PROFILER_DMA_STATUS_WDMA_AW_STATE_OFFSET)

/* PROFILER.DMA_STATUS.WDMA_R_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_WDMA_R_STATE_LEN        3
#define PROFILER_DMA_STATUS_WDMA_R_STATE_OFFSET     11
#define PROFILER_DMA_STATUS_WDMA_R_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_WDMA_R_STATE_MASK       0x00003800 /* [13:11] 0b00000000000000000011100000000000 */

#define READ_PROFILER_DMA_STATUS_WDMA_R_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_WDMA_R_STATE_MASK, PROFILER_DMA_STATUS_WDMA_R_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_WDMA_R_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_WDMA_R_STATE_MASK, PROFILER_DMA_STATUS_WDMA_R_STATE_OFFSET)

/* PROFILER.DMA_STATUS.RDMA_SFR_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_RDMA_SFR_STATE_LEN        3
#define PROFILER_DMA_STATUS_RDMA_SFR_STATE_OFFSET     14
#define PROFILER_DMA_STATUS_RDMA_SFR_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_RDMA_SFR_STATE_MASK       0x0001c000 /* [16:14] 0b00000000000000011100000000000000 */

#define READ_PROFILER_DMA_STATUS_RDMA_SFR_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_RDMA_SFR_STATE_MASK, PROFILER_DMA_STATUS_RDMA_SFR_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_RDMA_SFR_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_RDMA_SFR_STATE_MASK, PROFILER_DMA_STATUS_RDMA_SFR_STATE_OFFSET)

/* PROFILER.DMA_STATUS.RDMA_W_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_RDMA_W_STATE_LEN        3
#define PROFILER_DMA_STATUS_RDMA_W_STATE_OFFSET     17
#define PROFILER_DMA_STATUS_RDMA_W_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_RDMA_W_STATE_MASK       0x000e0000 /* [19:17] 0b00000000000011100000000000000000 */

#define READ_PROFILER_DMA_STATUS_RDMA_W_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_RDMA_W_STATE_MASK, PROFILER_DMA_STATUS_RDMA_W_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_RDMA_W_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_RDMA_W_STATE_MASK, PROFILER_DMA_STATUS_RDMA_W_STATE_OFFSET)

/* PROFILER.DMA_STATUS.RDMA_AR_STATE (Category: PROFILER) */
#define PROFILER_DMA_STATUS_RDMA_AR_STATE_LEN        3
#define PROFILER_DMA_STATUS_RDMA_AR_STATE_OFFSET     20
#define PROFILER_DMA_STATUS_RDMA_AR_STATE_MASK_BITS  0x00000007 /* [2:0] 0b00000000000000000000000000000111 */
#define PROFILER_DMA_STATUS_RDMA_AR_STATE_MASK       0x00700000 /* [22:20] 0b00000000011100000000000000000000 */

#define READ_PROFILER_DMA_STATUS_RDMA_AR_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_RDMA_AR_STATE_MASK, PROFILER_DMA_STATUS_RDMA_AR_STATE_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_RDMA_AR_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_RDMA_AR_STATE_MASK, PROFILER_DMA_STATUS_RDMA_AR_STATE_OFFSET)

/* PROFILER.DMA_STATUS.RESERVED0 (Category: PROFILER) */
#define PROFILER_DMA_STATUS_RESERVED0_LEN        9
#define PROFILER_DMA_STATUS_RESERVED0_OFFSET     23
#define PROFILER_DMA_STATUS_RESERVED0_MASK_BITS  0x000001ff /* [8:0] 0b00000000000000000000000111111111 */
#define PROFILER_DMA_STATUS_RESERVED0_MASK       0xff800000 /* [31:23] 0b11111111100000000000000000000000 */

#define READ_PROFILER_DMA_STATUS_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_DMA_STATUS, PROFILER_DMA_STATUS_RESERVED0_MASK, PROFILER_DMA_STATUS_RESERVED0_OFFSET)
#define WRITE_PROFILER_DMA_STATUS_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_DMA_STATUS, val, PROFILER_DMA_STATUS_RESERVED0_MASK, PROFILER_DMA_STATUS_RESERVED0_OFFSET)

/* PROFILER.PE0_STATUS (Category: PROFILER) */
#define READ_PROFILER_PE0_STATUS(base) npu_reg_read(base, REG_PROFILER_PE0_STATUS)
#define WRITE_PROFILER_PE0_STATUS(base, val) npu_reg_write(base, REG_PROFILER_PE0_STATUS, val)
/* PROFILER.PE0_STATUS.WR_STATE (Category: PROFILER) */
#define PROFILER_PE0_STATUS_WR_STATE_LEN        5
#define PROFILER_PE0_STATUS_WR_STATE_OFFSET     0
#define PROFILER_PE0_STATUS_WR_STATE_MASK_BITS  0x0000001f /* [4:0] 0b00000000000000000000000000011111 */
#define PROFILER_PE0_STATUS_WR_STATE_MASK       0x0000001f /* [4:0] 0b00000000000000000000000000011111 */

#define READ_PROFILER_PE0_STATUS_WR_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE0_STATUS, PROFILER_PE0_STATUS_WR_STATE_MASK, PROFILER_PE0_STATUS_WR_STATE_OFFSET)
#define WRITE_PROFILER_PE0_STATUS_WR_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE0_STATUS, val, PROFILER_PE0_STATUS_WR_STATE_MASK, PROFILER_PE0_STATUS_WR_STATE_OFFSET)

/* PROFILER.PE0_STATUS.RESERVED1 (Category: PROFILER) */
#define PROFILER_PE0_STATUS_RESERVED1_LEN        11
#define PROFILER_PE0_STATUS_RESERVED1_OFFSET     5
#define PROFILER_PE0_STATUS_RESERVED1_MASK_BITS  0x000007ff /* [10:0] 0b00000000000000000000011111111111 */
#define PROFILER_PE0_STATUS_RESERVED1_MASK       0x0000ffe0 /* [15:5] 0b00000000000000001111111111100000 */

#define READ_PROFILER_PE0_STATUS_RESERVED1(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE0_STATUS, PROFILER_PE0_STATUS_RESERVED1_MASK, PROFILER_PE0_STATUS_RESERVED1_OFFSET)
#define WRITE_PROFILER_PE0_STATUS_RESERVED1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE0_STATUS, val, PROFILER_PE0_STATUS_RESERVED1_MASK, PROFILER_PE0_STATUS_RESERVED1_OFFSET)

/* PROFILER.PE0_STATUS.RD_STATE (Category: PROFILER) */
#define PROFILER_PE0_STATUS_RD_STATE_LEN        5
#define PROFILER_PE0_STATUS_RD_STATE_OFFSET     16
#define PROFILER_PE0_STATUS_RD_STATE_MASK_BITS  0x0000001f /* [4:0] 0b00000000000000000000000000011111 */
#define PROFILER_PE0_STATUS_RD_STATE_MASK       0x001f0000 /* [20:16] 0b00000000000111110000000000000000 */

#define READ_PROFILER_PE0_STATUS_RD_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE0_STATUS, PROFILER_PE0_STATUS_RD_STATE_MASK, PROFILER_PE0_STATUS_RD_STATE_OFFSET)
#define WRITE_PROFILER_PE0_STATUS_RD_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE0_STATUS, val, PROFILER_PE0_STATUS_RD_STATE_MASK, PROFILER_PE0_STATUS_RD_STATE_OFFSET)

/* PROFILER.PE0_STATUS.RESERVED0 (Category: PROFILER) */
#define PROFILER_PE0_STATUS_RESERVED0_LEN        11
#define PROFILER_PE0_STATUS_RESERVED0_OFFSET     21
#define PROFILER_PE0_STATUS_RESERVED0_MASK_BITS  0x000007ff /* [10:0] 0b00000000000000000000011111111111 */
#define PROFILER_PE0_STATUS_RESERVED0_MASK       0xffe00000 /* [31:21] 0b11111111111000000000000000000000 */

#define READ_PROFILER_PE0_STATUS_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE0_STATUS, PROFILER_PE0_STATUS_RESERVED0_MASK, PROFILER_PE0_STATUS_RESERVED0_OFFSET)
#define WRITE_PROFILER_PE0_STATUS_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE0_STATUS, val, PROFILER_PE0_STATUS_RESERVED0_MASK, PROFILER_PE0_STATUS_RESERVED0_OFFSET)

/* PROFILER.PE1_STATUS (Category: PROFILER) */
#define READ_PROFILER_PE1_STATUS(base) npu_reg_read(base, REG_PROFILER_PE1_STATUS)
#define WRITE_PROFILER_PE1_STATUS(base, val) npu_reg_write(base, REG_PROFILER_PE1_STATUS, val)
/* PROFILER.PE1_STATUS.WR_STATE (Category: PROFILER) */
#define PROFILER_PE1_STATUS_WR_STATE_LEN        5
#define PROFILER_PE1_STATUS_WR_STATE_OFFSET     0
#define PROFILER_PE1_STATUS_WR_STATE_MASK_BITS  0x0000001f /* [4:0] 0b00000000000000000000000000011111 */
#define PROFILER_PE1_STATUS_WR_STATE_MASK       0x0000001f /* [4:0] 0b00000000000000000000000000011111 */

#define READ_PROFILER_PE1_STATUS_WR_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE1_STATUS, PROFILER_PE1_STATUS_WR_STATE_MASK, PROFILER_PE1_STATUS_WR_STATE_OFFSET)
#define WRITE_PROFILER_PE1_STATUS_WR_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE1_STATUS, val, PROFILER_PE1_STATUS_WR_STATE_MASK, PROFILER_PE1_STATUS_WR_STATE_OFFSET)

/* PROFILER.PE1_STATUS.RESERVED1 (Category: PROFILER) */
#define PROFILER_PE1_STATUS_RESERVED1_LEN        11
#define PROFILER_PE1_STATUS_RESERVED1_OFFSET     5
#define PROFILER_PE1_STATUS_RESERVED1_MASK_BITS  0x000007ff /* [10:0] 0b00000000000000000000011111111111 */
#define PROFILER_PE1_STATUS_RESERVED1_MASK       0x0000ffe0 /* [15:5] 0b00000000000000001111111111100000 */

#define READ_PROFILER_PE1_STATUS_RESERVED1(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE1_STATUS, PROFILER_PE1_STATUS_RESERVED1_MASK, PROFILER_PE1_STATUS_RESERVED1_OFFSET)
#define WRITE_PROFILER_PE1_STATUS_RESERVED1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE1_STATUS, val, PROFILER_PE1_STATUS_RESERVED1_MASK, PROFILER_PE1_STATUS_RESERVED1_OFFSET)

/* PROFILER.PE1_STATUS.RD_STATE (Category: PROFILER) */
#define PROFILER_PE1_STATUS_RD_STATE_LEN        5
#define PROFILER_PE1_STATUS_RD_STATE_OFFSET     16
#define PROFILER_PE1_STATUS_RD_STATE_MASK_BITS  0x0000001f /* [4:0] 0b00000000000000000000000000011111 */
#define PROFILER_PE1_STATUS_RD_STATE_MASK       0x001f0000 /* [20:16] 0b00000000000111110000000000000000 */

#define READ_PROFILER_PE1_STATUS_RD_STATE(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE1_STATUS, PROFILER_PE1_STATUS_RD_STATE_MASK, PROFILER_PE1_STATUS_RD_STATE_OFFSET)
#define WRITE_PROFILER_PE1_STATUS_RD_STATE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE1_STATUS, val, PROFILER_PE1_STATUS_RD_STATE_MASK, PROFILER_PE1_STATUS_RD_STATE_OFFSET)

/* PROFILER.PE1_STATUS.RESERVED0 (Category: PROFILER) */
#define PROFILER_PE1_STATUS_RESERVED0_LEN        11
#define PROFILER_PE1_STATUS_RESERVED0_OFFSET     21
#define PROFILER_PE1_STATUS_RESERVED0_MASK_BITS  0x000007ff /* [10:0] 0b00000000000000000000011111111111 */
#define PROFILER_PE1_STATUS_RESERVED0_MASK       0xffe00000 /* [31:21] 0b11111111111000000000000000000000 */

#define READ_PROFILER_PE1_STATUS_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_PE1_STATUS, PROFILER_PE1_STATUS_RESERVED0_MASK, PROFILER_PE1_STATUS_RESERVED0_OFFSET)
#define WRITE_PROFILER_PE1_STATUS_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_PE1_STATUS, val, PROFILER_PE1_STATUS_RESERVED0_MASK, PROFILER_PE1_STATUS_RESERVED0_OFFSET)

/* PROFILER.BUSY (Category: PROFILER) */
#define READ_PROFILER_BUSY(base) npu_reg_read(base, REG_PROFILER_BUSY)
#define WRITE_PROFILER_BUSY(base, val) npu_reg_write(base, REG_PROFILER_BUSY, val)
/* PROFILER.BUSY.PPU (Category: PROFILER) */
#define PROFILER_BUSY_PPU_LEN        1
#define PROFILER_BUSY_PPU_OFFSET     0
#define PROFILER_BUSY_PPU_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_PPU_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_BUSY_PPU(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_PPU_MASK, PROFILER_BUSY_PPU_OFFSET)
#define WRITE_PROFILER_BUSY_PPU(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_PPU_MASK, PROFILER_BUSY_PPU_OFFSET)

/* PROFILER.BUSY.REDUCE1 (Category: PROFILER) */
#define PROFILER_BUSY_REDUCE1_LEN        1
#define PROFILER_BUSY_REDUCE1_OFFSET     1
#define PROFILER_BUSY_REDUCE1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_REDUCE1_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_BUSY_REDUCE1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_REDUCE1_MASK, PROFILER_BUSY_REDUCE1_OFFSET)
#define WRITE_PROFILER_BUSY_REDUCE1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_REDUCE1_MASK, PROFILER_BUSY_REDUCE1_OFFSET)

/* PROFILER.BUSY.REDUCE0 (Category: PROFILER) */
#define PROFILER_BUSY_REDUCE0_LEN        1
#define PROFILER_BUSY_REDUCE0_OFFSET     2
#define PROFILER_BUSY_REDUCE0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_REDUCE0_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_BUSY_REDUCE0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_REDUCE0_MASK, PROFILER_BUSY_REDUCE0_OFFSET)
#define WRITE_PROFILER_BUSY_REDUCE0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_REDUCE0_MASK, PROFILER_BUSY_REDUCE0_OFFSET)

/* PROFILER.BUSY.POOL1 (Category: PROFILER) */
#define PROFILER_BUSY_POOL1_LEN        1
#define PROFILER_BUSY_POOL1_OFFSET     3
#define PROFILER_BUSY_POOL1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_POOL1_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_BUSY_POOL1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_POOL1_MASK, PROFILER_BUSY_POOL1_OFFSET)
#define WRITE_PROFILER_BUSY_POOL1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_POOL1_MASK, PROFILER_BUSY_POOL1_OFFSET)

/* PROFILER.BUSY.POOL0 (Category: PROFILER) */
#define PROFILER_BUSY_POOL0_LEN        1
#define PROFILER_BUSY_POOL0_OFFSET     4
#define PROFILER_BUSY_POOL0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_POOL0_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_BUSY_POOL0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_POOL0_MASK, PROFILER_BUSY_POOL0_OFFSET)
#define WRITE_PROFILER_BUSY_POOL0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_POOL0_MASK, PROFILER_BUSY_POOL0_OFFSET)

/* PROFILER.BUSY.SFU1 (Category: PROFILER) */
#define PROFILER_BUSY_SFU1_LEN        1
#define PROFILER_BUSY_SFU1_OFFSET     5
#define PROFILER_BUSY_SFU1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_SFU1_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_BUSY_SFU1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_SFU1_MASK, PROFILER_BUSY_SFU1_OFFSET)
#define WRITE_PROFILER_BUSY_SFU1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_SFU1_MASK, PROFILER_BUSY_SFU1_OFFSET)

/* PROFILER.BUSY.SFU0 (Category: PROFILER) */
#define PROFILER_BUSY_SFU0_LEN        1
#define PROFILER_BUSY_SFU0_OFFSET     6
#define PROFILER_BUSY_SFU0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_SFU0_MASK       0x00000040 /* [6:6] 0b00000000000000000000000001000000 */

#define READ_PROFILER_BUSY_SFU0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_SFU0_MASK, PROFILER_BUSY_SFU0_OFFSET)
#define WRITE_PROFILER_BUSY_SFU0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_SFU0_MASK, PROFILER_BUSY_SFU0_OFFSET)

/* PROFILER.BUSY.TRN (Category: PROFILER) */
#define PROFILER_BUSY_TRN_LEN        1
#define PROFILER_BUSY_TRN_OFFSET     7
#define PROFILER_BUSY_TRN_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_TRN_MASK       0x00000080 /* [7:7] 0b00000000000000000000000010000000 */

#define READ_PROFILER_BUSY_TRN(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_TRN_MASK, PROFILER_BUSY_TRN_OFFSET)
#define WRITE_PROFILER_BUSY_TRN(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_TRN_MASK, PROFILER_BUSY_TRN_OFFSET)

/* PROFILER.BUSY.ARG (Category: PROFILER) */
#define PROFILER_BUSY_ARG_LEN        1
#define PROFILER_BUSY_ARG_OFFSET     8
#define PROFILER_BUSY_ARG_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_ARG_MASK       0x00000100 /* [8:8] 0b00000000000000000000000100000000 */

#define READ_PROFILER_BUSY_ARG(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_ARG_MASK, PROFILER_BUSY_ARG_OFFSET)
#define WRITE_PROFILER_BUSY_ARG(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_ARG_MASK, PROFILER_BUSY_ARG_OFFSET)

/* PROFILER.BUSY.BI (Category: PROFILER) */
#define PROFILER_BUSY_BI_LEN        1
#define PROFILER_BUSY_BI_OFFSET     9
#define PROFILER_BUSY_BI_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_BI_MASK       0x00000200 /* [9:9] 0b00000000000000000000001000000000 */

#define READ_PROFILER_BUSY_BI(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_BI_MASK, PROFILER_BUSY_BI_OFFSET)
#define WRITE_PROFILER_BUSY_BI(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_BI_MASK, PROFILER_BUSY_BI_OFFSET)

/* PROFILER.BUSY.ITP1 (Category: PROFILER) */
#define PROFILER_BUSY_ITP1_LEN        1
#define PROFILER_BUSY_ITP1_OFFSET     10
#define PROFILER_BUSY_ITP1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_ITP1_MASK       0x00000400 /* [10:10] 0b00000000000000000000010000000000 */

#define READ_PROFILER_BUSY_ITP1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_ITP1_MASK, PROFILER_BUSY_ITP1_OFFSET)
#define WRITE_PROFILER_BUSY_ITP1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_ITP1_MASK, PROFILER_BUSY_ITP1_OFFSET)

/* PROFILER.BUSY.ITP0 (Category: PROFILER) */
#define PROFILER_BUSY_ITP0_LEN        1
#define PROFILER_BUSY_ITP0_OFFSET     11
#define PROFILER_BUSY_ITP0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_ITP0_MASK       0x00000800 /* [11:11] 0b00000000000000000000100000000000 */

#define READ_PROFILER_BUSY_ITP0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_ITP0_MASK, PROFILER_BUSY_ITP0_OFFSET)
#define WRITE_PROFILER_BUSY_ITP0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_ITP0_MASK, PROFILER_BUSY_ITP0_OFFSET)

/* PROFILER.BUSY.PRE1 (Category: PROFILER) */
#define PROFILER_BUSY_PRE1_LEN        1
#define PROFILER_BUSY_PRE1_OFFSET     12
#define PROFILER_BUSY_PRE1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_PRE1_MASK       0x00001000 /* [12:12] 0b00000000000000000001000000000000 */

#define READ_PROFILER_BUSY_PRE1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_PRE1_MASK, PROFILER_BUSY_PRE1_OFFSET)
#define WRITE_PROFILER_BUSY_PRE1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_PRE1_MASK, PROFILER_BUSY_PRE1_OFFSET)

/* PROFILER.BUSY.PRE0 (Category: PROFILER) */
#define PROFILER_BUSY_PRE0_LEN        1
#define PROFILER_BUSY_PRE0_OFFSET     13
#define PROFILER_BUSY_PRE0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_PRE0_MASK       0x00002000 /* [13:13] 0b00000000000000000010000000000000 */

#define READ_PROFILER_BUSY_PRE0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_PRE0_MASK, PROFILER_BUSY_PRE0_OFFSET)
#define WRITE_PROFILER_BUSY_PRE0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_PRE0_MASK, PROFILER_BUSY_PRE0_OFFSET)

/* PROFILER.BUSY.PE1 (Category: PROFILER) */
#define PROFILER_BUSY_PE1_LEN        1
#define PROFILER_BUSY_PE1_OFFSET     14
#define PROFILER_BUSY_PE1_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_PE1_MASK       0x00004000 /* [14:14] 0b00000000000000000100000000000000 */

#define READ_PROFILER_BUSY_PE1(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_PE1_MASK, PROFILER_BUSY_PE1_OFFSET)
#define WRITE_PROFILER_BUSY_PE1(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_PE1_MASK, PROFILER_BUSY_PE1_OFFSET)

/* PROFILER.BUSY.PE0 (Category: PROFILER) */
#define PROFILER_BUSY_PE0_LEN        1
#define PROFILER_BUSY_PE0_OFFSET     15
#define PROFILER_BUSY_PE0_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_PE0_MASK       0x00008000 /* [15:15] 0b00000000000000001000000000000000 */

#define READ_PROFILER_BUSY_PE0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_PE0_MASK, PROFILER_BUSY_PE0_OFFSET)
#define WRITE_PROFILER_BUSY_PE0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_PE0_MASK, PROFILER_BUSY_PE0_OFFSET)

/* PROFILER.BUSY.CDMA (Category: PROFILER) */
#define PROFILER_BUSY_CDMA_LEN        1
#define PROFILER_BUSY_CDMA_OFFSET     16
#define PROFILER_BUSY_CDMA_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_CDMA_MASK       0x00010000 /* [16:16] 0b00000000000000010000000000000000 */

#define READ_PROFILER_BUSY_CDMA(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_CDMA_MASK, PROFILER_BUSY_CDMA_OFFSET)
#define WRITE_PROFILER_BUSY_CDMA(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_CDMA_MASK, PROFILER_BUSY_CDMA_OFFSET)

/* PROFILER.BUSY.WDMA (Category: PROFILER) */
#define PROFILER_BUSY_WDMA_LEN        1
#define PROFILER_BUSY_WDMA_OFFSET     17
#define PROFILER_BUSY_WDMA_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_WDMA_MASK       0x00020000 /* [17:17] 0b00000000000000100000000000000000 */

#define READ_PROFILER_BUSY_WDMA(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_WDMA_MASK, PROFILER_BUSY_WDMA_OFFSET)
#define WRITE_PROFILER_BUSY_WDMA(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_WDMA_MASK, PROFILER_BUSY_WDMA_OFFSET)

/* PROFILER.BUSY.RDMA (Category: PROFILER) */
#define PROFILER_BUSY_RDMA_LEN        1
#define PROFILER_BUSY_RDMA_OFFSET     18
#define PROFILER_BUSY_RDMA_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_BUSY_RDMA_MASK       0x00040000 /* [18:18] 0b00000000000001000000000000000000 */

#define READ_PROFILER_BUSY_RDMA(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_RDMA_MASK, PROFILER_BUSY_RDMA_OFFSET)
#define WRITE_PROFILER_BUSY_RDMA(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_RDMA_MASK, PROFILER_BUSY_RDMA_OFFSET)

/* PROFILER.BUSY.RESERVED0 (Category: PROFILER) */
#define PROFILER_BUSY_RESERVED0_LEN        13
#define PROFILER_BUSY_RESERVED0_OFFSET     19
#define PROFILER_BUSY_RESERVED0_MASK_BITS  0x00001fff /* [12:0] 0b00000000000000000001111111111111 */
#define PROFILER_BUSY_RESERVED0_MASK       0xfff80000 /* [31:19] 0b11111111111110000000000000000000 */

#define READ_PROFILER_BUSY_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_BUSY, PROFILER_BUSY_RESERVED0_MASK, PROFILER_BUSY_RESERVED0_OFFSET)
#define WRITE_PROFILER_BUSY_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_BUSY, val, PROFILER_BUSY_RESERVED0_MASK, PROFILER_BUSY_RESERVED0_OFFSET)

/* PROFILER.NPU_CC (Category: PROFILER) */
#define READ_PROFILER_NPU_CC(base) npu_reg_read(base, REG_PROFILER_NPU_CC)
#define WRITE_PROFILER_NPU_CC(base, val) npu_reg_write(base, REG_PROFILER_NPU_CC, val)
/* PROFILER.NPU_CC.FINISH_CNT (Category: PROFILER) */
#define PROFILER_NPU_CC_FINISH_CNT_LEN        16
#define PROFILER_NPU_CC_FINISH_CNT_OFFSET     0
#define PROFILER_NPU_CC_FINISH_CNT_MASK_BITS  0x0000ffff /* [15:0] 0b00000000000000001111111111111111 */
#define PROFILER_NPU_CC_FINISH_CNT_MASK       0x0000ffff /* [15:0] 0b00000000000000001111111111111111 */

#define READ_PROFILER_NPU_CC_FINISH_CNT(base) \
    npu_reg_read_mask(base, REG_PROFILER_NPU_CC, PROFILER_NPU_CC_FINISH_CNT_MASK, PROFILER_NPU_CC_FINISH_CNT_OFFSET)
#define WRITE_PROFILER_NPU_CC_FINISH_CNT(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_NPU_CC, val, PROFILER_NPU_CC_FINISH_CNT_MASK, PROFILER_NPU_CC_FINISH_CNT_OFFSET)

/* PROFILER.NPU_CC.RESERVED0 (Category: PROFILER) */
#define PROFILER_NPU_CC_RESERVED0_LEN        16
#define PROFILER_NPU_CC_RESERVED0_OFFSET     16
#define PROFILER_NPU_CC_RESERVED0_MASK_BITS  0x0000ffff /* [15:0] 0b00000000000000001111111111111111 */
#define PROFILER_NPU_CC_RESERVED0_MASK       0xffff0000 /* [31:16] 0b11111111111111110000000000000000 */

#define READ_PROFILER_NPU_CC_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_NPU_CC, PROFILER_NPU_CC_RESERVED0_MASK, PROFILER_NPU_CC_RESERVED0_OFFSET)
#define WRITE_PROFILER_NPU_CC_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_NPU_CC, val, PROFILER_NPU_CC_RESERVED0_MASK, PROFILER_NPU_CC_RESERVED0_OFFSET)

/* PROFILER.SFU_ERR (Category: PROFILER) */
#define READ_PROFILER_SFU_ERR(base) npu_reg_read(base, REG_PROFILER_SFU_ERR)
#define WRITE_PROFILER_SFU_ERR(base, val) npu_reg_write(base, REG_PROFILER_SFU_ERR, val)
/* PROFILER.SFU_ERR.PE1_SFU_EMPTYRD_LSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_LEN        1
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_OFFSET     0
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_MASK, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_MASK, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_LSB_OFFSET)

/* PROFILER.SFU_ERR.PE1_SFU_EMPTYRD_MSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_LEN        1
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_OFFSET     1
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_MASK, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_MASK, PROFILER_SFU_ERR_PE1_SFU_EMPTYRD_MSB_OFFSET)

/* PROFILER.SFU_ERR.PE0_SFU_EMPTYRD_LSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_LEN        1
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_OFFSET     2
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_MASK, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_MASK, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_LSB_OFFSET)

/* PROFILER.SFU_ERR.PE0_SFU_EMPTYRD_MSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_LEN        1
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_OFFSET     3
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_MASK, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_MASK, PROFILER_SFU_ERR_PE0_SFU_EMPTYRD_MSB_OFFSET)

/* PROFILER.SFU_ERR.PE1_SFU_FULLWR_LSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_LEN        1
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_OFFSET     4
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_MASK, PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_MASK, PROFILER_SFU_ERR_PE1_SFU_FULLWR_LSB_OFFSET)

/* PROFILER.SFU_ERR.PE1_SFU_FULLWR_MSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_LEN        1
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_OFFSET     5
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_MASK, PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_MASK, PROFILER_SFU_ERR_PE1_SFU_FULLWR_MSB_OFFSET)

/* PROFILER.SFU_ERR.PE0_SFU_FULLWR_LSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_LEN        1
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_OFFSET     6
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_MASK       0x00000040 /* [6:6] 0b00000000000000000000000001000000 */

#define READ_PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_MASK, PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_MASK, PROFILER_SFU_ERR_PE0_SFU_FULLWR_LSB_OFFSET)

/* PROFILER.SFU_ERR.PE0_SFU_FULLWR_MSB (Category: PROFILER) */
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_LEN        1
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_OFFSET     7
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_MASK       0x00000080 /* [7:7] 0b00000000000000000000000010000000 */

#define READ_PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_MASK, PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_OFFSET)
#define WRITE_PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_MASK, PROFILER_SFU_ERR_PE0_SFU_FULLWR_MSB_OFFSET)

/* PROFILER.SFU_ERR.RESERVED0 (Category: PROFILER) */
#define PROFILER_SFU_ERR_RESERVED0_LEN        24
#define PROFILER_SFU_ERR_RESERVED0_OFFSET     8
#define PROFILER_SFU_ERR_RESERVED0_MASK_BITS  0x00ffffff /* [23:0] 0b00000000111111111111111111111111 */
#define PROFILER_SFU_ERR_RESERVED0_MASK       0xffffff00 /* [31:8] 0b11111111111111111111111100000000 */

#define READ_PROFILER_SFU_ERR_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_SFU_ERR, PROFILER_SFU_ERR_RESERVED0_MASK, PROFILER_SFU_ERR_RESERVED0_OFFSET)
#define WRITE_PROFILER_SFU_ERR_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_SFU_ERR, val, PROFILER_SFU_ERR_RESERVED0_MASK, PROFILER_SFU_ERR_RESERVED0_OFFSET)

/* PROFILER.CMD_ARB_ERR (Category: PROFILER) */
#define READ_PROFILER_CMD_ARB_ERR(base) npu_reg_read(base, REG_PROFILER_CMD_ARB_ERR)
#define WRITE_PROFILER_CMD_ARB_ERR(base, val) npu_reg_write(base, REG_PROFILER_CMD_ARB_ERR, val)
/* PROFILER.CMD_ARB_ERR.WIDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_LEN        1
#define PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_OFFSET     0
#define PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_WIDFF_EMPTYRD_OFFSET)

/* PROFILER.CMD_ARB_ERR.WIDFF_FULLWR (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_LEN        1
#define PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_OFFSET     1
#define PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_CMD_ARB_ERR_WIDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_WIDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_WIDFF_FULLWR_OFFSET)

/* PROFILER.CMD_ARB_ERR.SIDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_LEN        1
#define PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_OFFSET     2
#define PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_SIDFF_EMPTYRD_OFFSET)

/* PROFILER.CMD_ARB_ERR.SIDFF_FULLWR (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_LEN        1
#define PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_OFFSET     3
#define PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_CMD_ARB_ERR_SIDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_SIDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_SIDFF_FULLWR_OFFSET)

/* PROFILER.CMD_ARB_ERR.CIDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_LEN        1
#define PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_OFFSET     4
#define PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_CIDFF_EMPTYRD_OFFSET)

/* PROFILER.CMD_ARB_ERR.CIDFF_FULLWR (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_LEN        1
#define PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_OFFSET     5
#define PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_CMD_ARB_ERR_CIDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_CIDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_CIDFF_FULLWR_OFFSET)

/* PROFILER.CMD_ARB_ERR.RIDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_LEN        1
#define PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_OFFSET     6
#define PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_MASK       0x00000040 /* [6:6] 0b00000000000000000000000001000000 */

#define READ_PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_MASK, PROFILER_CMD_ARB_ERR_RIDFF_EMPTYRD_OFFSET)

/* PROFILER.CMD_ARB_ERR.RIDFF_FULLWR (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_LEN        1
#define PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_OFFSET     7
#define PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_MASK       0x00000080 /* [7:7] 0b00000000000000000000000010000000 */

#define READ_PROFILER_CMD_ARB_ERR_RIDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_RIDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_MASK, PROFILER_CMD_ARB_ERR_RIDFF_FULLWR_OFFSET)

/* PROFILER.CMD_ARB_ERR.NPU_WREQ_ZSIZE (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_LEN        1
#define PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_OFFSET     8
#define PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_MASK       0x00000100 /* [8:8] 0b00000000000000000000000100000000 */

#define READ_PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_NPU_WREQ_ZSIZE_OFFSET)

/* PROFILER.CMD_ARB_ERR.NPU_RREQ_ZSIZE (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_LEN        1
#define PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_OFFSET     9
#define PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_MASK       0x00000200 /* [9:9] 0b00000000000000000000001000000000 */

#define READ_PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_NPU_RREQ_ZSIZE_OFFSET)

/* PROFILER.CMD_ARB_ERR.USR_WREQ_ZSIZE (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_LEN        1
#define PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_OFFSET     10
#define PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_MASK       0x00000400 /* [10:10] 0b00000000000000000000010000000000 */

#define READ_PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_USR_WREQ_ZSIZE_OFFSET)

/* PROFILER.CMD_ARB_ERR.USR_RREQ_ZSIZE (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_LEN        1
#define PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_OFFSET     11
#define PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_MASK       0x00000800 /* [11:11] 0b00000000000000000000100000000000 */

#define READ_PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_USR_RREQ_ZSIZE_OFFSET)

/* PROFILER.CMD_ARB_ERR.SFR_RREQ_ZSIZE (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_LEN        1
#define PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_OFFSET     12
#define PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_MASK       0x00001000 /* [12:12] 0b00000000000000000001000000000000 */

#define READ_PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_MASK, PROFILER_CMD_ARB_ERR_SFR_RREQ_ZSIZE_OFFSET)

/* PROFILER.CMD_ARB_ERR.RESERVED0 (Category: PROFILER) */
#define PROFILER_CMD_ARB_ERR_RESERVED0_LEN        19
#define PROFILER_CMD_ARB_ERR_RESERVED0_OFFSET     13
#define PROFILER_CMD_ARB_ERR_RESERVED0_MASK_BITS  0x0007ffff /* [18:0] 0b00000000000001111111111111111111 */
#define PROFILER_CMD_ARB_ERR_RESERVED0_MASK       0xffffe000 /* [31:13] 0b11111111111111111110000000000000 */

#define READ_PROFILER_CMD_ARB_ERR_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_CMD_ARB_ERR, PROFILER_CMD_ARB_ERR_RESERVED0_MASK, PROFILER_CMD_ARB_ERR_RESERVED0_OFFSET)
#define WRITE_PROFILER_CMD_ARB_ERR_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CMD_ARB_ERR, val, PROFILER_CMD_ARB_ERR_RESERVED0_MASK, PROFILER_CMD_ARB_ERR_RESERVED0_OFFSET)

/* PROFILER.CDMA_ERR (Category: PROFILER) */
#define READ_PROFILER_CDMA_ERR(base) npu_reg_read(base, REG_PROFILER_CDMA_ERR)
#define WRITE_PROFILER_CDMA_ERR(base, val) npu_reg_write(base, REG_PROFILER_CDMA_ERR, val)
/* PROFILER.CDMA_ERR.WFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CDMA_ERR_WFF_EMPTYRD_LEN        1
#define PROFILER_CDMA_ERR_WFF_EMPTYRD_OFFSET     0
#define PROFILER_CDMA_ERR_WFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_WFF_EMPTYRD_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_CDMA_ERR_WFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_WFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_WFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_WFF_EMPTYRD_OFFSET)

/* PROFILER.CDMA_ERR.WFF_FULLWR (Category: PROFILER) */
#define PROFILER_CDMA_ERR_WFF_FULLWR_LEN        1
#define PROFILER_CDMA_ERR_WFF_FULLWR_OFFSET     1
#define PROFILER_CDMA_ERR_WFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_WFF_FULLWR_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_CDMA_ERR_WFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_WFF_FULLWR_MASK, PROFILER_CDMA_ERR_WFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_WFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_WFF_FULLWR_MASK, PROFILER_CDMA_ERR_WFF_FULLWR_OFFSET)

/* PROFILER.CDMA_ERR.RFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CDMA_ERR_RFF_EMPTYRD_LEN        1
#define PROFILER_CDMA_ERR_RFF_EMPTYRD_OFFSET     2
#define PROFILER_CDMA_ERR_RFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_RFF_EMPTYRD_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_CDMA_ERR_RFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_RFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_RFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_RFF_EMPTYRD_OFFSET)

/* PROFILER.CDMA_ERR.RFF_FULLWR (Category: PROFILER) */
#define PROFILER_CDMA_ERR_RFF_FULLWR_LEN        1
#define PROFILER_CDMA_ERR_RFF_FULLWR_OFFSET     3
#define PROFILER_CDMA_ERR_RFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_RFF_FULLWR_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_CDMA_ERR_RFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_RFF_FULLWR_MASK, PROFILER_CDMA_ERR_RFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_RFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_RFF_FULLWR_MASK, PROFILER_CDMA_ERR_RFF_FULLWR_OFFSET)

/* PROFILER.CDMA_ERR.CMDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_CDMA_ERR_CMDFF_EMPTYRD_LEN        1
#define PROFILER_CDMA_ERR_CMDFF_EMPTYRD_OFFSET     4
#define PROFILER_CDMA_ERR_CMDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_CMDFF_EMPTYRD_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_CDMA_ERR_CMDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_CMDFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_CMDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_CMDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_CMDFF_EMPTYRD_MASK, PROFILER_CDMA_ERR_CMDFF_EMPTYRD_OFFSET)

/* PROFILER.CDMA_ERR.CMDFF_FULLWR (Category: PROFILER) */
#define PROFILER_CDMA_ERR_CMDFF_FULLWR_LEN        1
#define PROFILER_CDMA_ERR_CMDFF_FULLWR_OFFSET     5
#define PROFILER_CDMA_ERR_CMDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_CDMA_ERR_CMDFF_FULLWR_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_CDMA_ERR_CMDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_CMDFF_FULLWR_MASK, PROFILER_CDMA_ERR_CMDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_CMDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_CMDFF_FULLWR_MASK, PROFILER_CDMA_ERR_CMDFF_FULLWR_OFFSET)

/* PROFILER.CDMA_ERR.RESERVED0 (Category: PROFILER) */
#define PROFILER_CDMA_ERR_RESERVED0_LEN        26
#define PROFILER_CDMA_ERR_RESERVED0_OFFSET     6
#define PROFILER_CDMA_ERR_RESERVED0_MASK_BITS  0x03ffffff /* [25:0] 0b00000011111111111111111111111111 */
#define PROFILER_CDMA_ERR_RESERVED0_MASK       0xffffffc0 /* [31:6] 0b11111111111111111111111111000000 */

#define READ_PROFILER_CDMA_ERR_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_CDMA_ERR, PROFILER_CDMA_ERR_RESERVED0_MASK, PROFILER_CDMA_ERR_RESERVED0_OFFSET)
#define WRITE_PROFILER_CDMA_ERR_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_CDMA_ERR, val, PROFILER_CDMA_ERR_RESERVED0_MASK, PROFILER_CDMA_ERR_RESERVED0_OFFSET)

/* PROFILER.WDMA_ERR (Category: PROFILER) */
#define READ_PROFILER_WDMA_ERR(base) npu_reg_read(base, REG_PROFILER_WDMA_ERR)
#define WRITE_PROFILER_WDMA_ERR(base, val) npu_reg_write(base, REG_PROFILER_WDMA_ERR, val)
/* PROFILER.WDMA_ERR.BFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_BFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_BFF_EMPTYRD_OFFSET     0
#define PROFILER_WDMA_ERR_BFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_BFF_EMPTYRD_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_WDMA_ERR_BFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_BFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_BFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_BFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_BFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_BFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.BFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_BFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_BFF_FULLWR_OFFSET     1
#define PROFILER_WDMA_ERR_BFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_BFF_FULLWR_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_WDMA_ERR_BFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_BFF_FULLWR_MASK, PROFILER_WDMA_ERR_BFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_BFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_BFF_FULLWR_MASK, PROFILER_WDMA_ERR_BFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.WFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_WFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_WFF_EMPTYRD_OFFSET     2
#define PROFILER_WDMA_ERR_WFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_WFF_EMPTYRD_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_WDMA_ERR_WFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_WFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_WFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_WFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.WFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_WFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_WFF_FULLWR_OFFSET     3
#define PROFILER_WDMA_ERR_WFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_WFF_FULLWR_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_WDMA_ERR_WFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_WFF_FULLWR_MASK, PROFILER_WDMA_ERR_WFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_WFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_WFF_FULLWR_MASK, PROFILER_WDMA_ERR_WFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.AWFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_AWFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_AWFF_EMPTYRD_OFFSET     4
#define PROFILER_WDMA_ERR_AWFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_AWFF_EMPTYRD_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_WDMA_ERR_AWFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_AWFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_AWFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_AWFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_AWFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_AWFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.AWFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_AWFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_AWFF_FULLWR_OFFSET     5
#define PROFILER_WDMA_ERR_AWFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_AWFF_FULLWR_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_WDMA_ERR_AWFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_AWFF_FULLWR_MASK, PROFILER_WDMA_ERR_AWFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_AWFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_AWFF_FULLWR_MASK, PROFILER_WDMA_ERR_AWFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.AXI_BRESP_ERR_CODE (Category: PROFILER) */
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_LEN        2
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_OFFSET     6
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_MASK_BITS  0x00000003 /* [1:0] 0b00000000000000000000000000000011 */
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_MASK       0x000000c0 /* [7:6] 0b00000000000000000000000011000000 */

#define READ_PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_MASK, PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_MASK, PROFILER_WDMA_ERR_AXI_BRESP_ERR_CODE_OFFSET)

/* PROFILER.WDMA_ERR.AXI_BRESP_ERR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_LEN        1
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_OFFSET     8
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_AXI_BRESP_ERR_MASK       0x00000100 /* [8:8] 0b00000000000000000000000100000000 */

#define READ_PROFILER_WDMA_ERR_AXI_BRESP_ERR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_AXI_BRESP_ERR_MASK, PROFILER_WDMA_ERR_AXI_BRESP_ERR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_AXI_BRESP_ERR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_AXI_BRESP_ERR_MASK, PROFILER_WDMA_ERR_AXI_BRESP_ERR_OFFSET)

/* PROFILER.WDMA_ERR.WCMDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_OFFSET     9
#define PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_MASK       0x00000200 /* [9:9] 0b00000000000000000000001000000000 */

#define READ_PROFILER_WDMA_ERR_WCMDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_WCMDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_WCMDFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.WCMDFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_WCMDFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_WCMDFF_FULLWR_OFFSET     10
#define PROFILER_WDMA_ERR_WCMDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_WCMDFF_FULLWR_MASK       0x00000400 /* [10:10] 0b00000000000000000000010000000000 */

#define READ_PROFILER_WDMA_ERR_WCMDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_WCMDFF_FULLWR_MASK, PROFILER_WDMA_ERR_WCMDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_WCMDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_WCMDFF_FULLWR_MASK, PROFILER_WDMA_ERR_WCMDFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.RFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_RFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_RFF_EMPTYRD_OFFSET     11
#define PROFILER_WDMA_ERR_RFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_RFF_EMPTYRD_MASK       0x00000800 /* [11:11] 0b00000000000000000000100000000000 */

#define READ_PROFILER_WDMA_ERR_RFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_RFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_RFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_RFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.RFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_RFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_RFF_FULLWR_OFFSET     12
#define PROFILER_WDMA_ERR_RFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_RFF_FULLWR_MASK       0x00001000 /* [12:12] 0b00000000000000000001000000000000 */

#define READ_PROFILER_WDMA_ERR_RFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_RFF_FULLWR_MASK, PROFILER_WDMA_ERR_RFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_RFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_RFF_FULLWR_MASK, PROFILER_WDMA_ERR_RFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.RCMDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_LEN        1
#define PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_OFFSET     13
#define PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_MASK       0x00002000 /* [13:13] 0b00000000000000000010000000000000 */

#define READ_PROFILER_WDMA_ERR_RCMDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_RCMDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_MASK, PROFILER_WDMA_ERR_RCMDFF_EMPTYRD_OFFSET)

/* PROFILER.WDMA_ERR.RCMDFF_FULLWR (Category: PROFILER) */
#define PROFILER_WDMA_ERR_RCMDFF_FULLWR_LEN        1
#define PROFILER_WDMA_ERR_RCMDFF_FULLWR_OFFSET     14
#define PROFILER_WDMA_ERR_RCMDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_WDMA_ERR_RCMDFF_FULLWR_MASK       0x00004000 /* [14:14] 0b00000000000000000100000000000000 */

#define READ_PROFILER_WDMA_ERR_RCMDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_RCMDFF_FULLWR_MASK, PROFILER_WDMA_ERR_RCMDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_RCMDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_RCMDFF_FULLWR_MASK, PROFILER_WDMA_ERR_RCMDFF_FULLWR_OFFSET)

/* PROFILER.WDMA_ERR.RESERVED0 (Category: PROFILER) */
#define PROFILER_WDMA_ERR_RESERVED0_LEN        17
#define PROFILER_WDMA_ERR_RESERVED0_OFFSET     15
#define PROFILER_WDMA_ERR_RESERVED0_MASK_BITS  0x0001ffff /* [16:0] 0b00000000000000011111111111111111 */
#define PROFILER_WDMA_ERR_RESERVED0_MASK       0xffff8000 /* [31:15] 0b11111111111111111000000000000000 */

#define READ_PROFILER_WDMA_ERR_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_WDMA_ERR, PROFILER_WDMA_ERR_RESERVED0_MASK, PROFILER_WDMA_ERR_RESERVED0_OFFSET)
#define WRITE_PROFILER_WDMA_ERR_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_WDMA_ERR, val, PROFILER_WDMA_ERR_RESERVED0_MASK, PROFILER_WDMA_ERR_RESERVED0_OFFSET)

/* PROFILER.RDMA_ERR (Category: PROFILER) */
#define READ_PROFILER_RDMA_ERR(base) npu_reg_read(base, REG_PROFILER_RDMA_ERR)
#define WRITE_PROFILER_RDMA_ERR(base, val) npu_reg_write(base, REG_PROFILER_RDMA_ERR, val)
/* PROFILER.RDMA_ERR.WFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_RDMA_ERR_WFF_EMPTYRD_LEN        1
#define PROFILER_RDMA_ERR_WFF_EMPTYRD_OFFSET     0
#define PROFILER_RDMA_ERR_WFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_WFF_EMPTYRD_MASK       0x00000001 /* [0:0] 0b00000000000000000000000000000001 */

#define READ_PROFILER_RDMA_ERR_WFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_WFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_WFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_WFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_WFF_EMPTYRD_OFFSET)

/* PROFILER.RDMA_ERR.WFF_FULLWR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_WFF_FULLWR_LEN        1
#define PROFILER_RDMA_ERR_WFF_FULLWR_OFFSET     1
#define PROFILER_RDMA_ERR_WFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_WFF_FULLWR_MASK       0x00000002 /* [1:1] 0b00000000000000000000000000000010 */

#define READ_PROFILER_RDMA_ERR_WFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_WFF_FULLWR_MASK, PROFILER_RDMA_ERR_WFF_FULLWR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_WFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_WFF_FULLWR_MASK, PROFILER_RDMA_ERR_WFF_FULLWR_OFFSET)

/* PROFILER.RDMA_ERR.WCMDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_LEN        1
#define PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_OFFSET     2
#define PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_MASK       0x00000004 /* [2:2] 0b00000000000000000000000000000100 */

#define READ_PROFILER_RDMA_ERR_WCMDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_WCMDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_WCMDFF_EMPTYRD_OFFSET)

/* PROFILER.RDMA_ERR.WCMDFF_FULLWR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_WCMDFF_FULLWR_LEN        1
#define PROFILER_RDMA_ERR_WCMDFF_FULLWR_OFFSET     3
#define PROFILER_RDMA_ERR_WCMDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_WCMDFF_FULLWR_MASK       0x00000008 /* [3:3] 0b00000000000000000000000000001000 */

#define READ_PROFILER_RDMA_ERR_WCMDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_WCMDFF_FULLWR_MASK, PROFILER_RDMA_ERR_WCMDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_WCMDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_WCMDFF_FULLWR_MASK, PROFILER_RDMA_ERR_WCMDFF_FULLWR_OFFSET)

/* PROFILER.RDMA_ERR.RFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_RDMA_ERR_RFF_EMPTYRD_LEN        1
#define PROFILER_RDMA_ERR_RFF_EMPTYRD_OFFSET     4
#define PROFILER_RDMA_ERR_RFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_RFF_EMPTYRD_MASK       0x00000010 /* [4:4] 0b00000000000000000000000000010000 */

#define READ_PROFILER_RDMA_ERR_RFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_RFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_RFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_RFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_RFF_EMPTYRD_OFFSET)

/* PROFILER.RDMA_ERR.RFF_FULLWR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_RFF_FULLWR_LEN        1
#define PROFILER_RDMA_ERR_RFF_FULLWR_OFFSET     5
#define PROFILER_RDMA_ERR_RFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_RFF_FULLWR_MASK       0x00000020 /* [5:5] 0b00000000000000000000000000100000 */

#define READ_PROFILER_RDMA_ERR_RFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_RFF_FULLWR_MASK, PROFILER_RDMA_ERR_RFF_FULLWR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_RFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_RFF_FULLWR_MASK, PROFILER_RDMA_ERR_RFF_FULLWR_OFFSET)

/* PROFILER.RDMA_ERR.ARIDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_LEN        1
#define PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_OFFSET     6
#define PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_MASK       0x00000040 /* [6:6] 0b00000000000000000000000001000000 */

#define READ_PROFILER_RDMA_ERR_ARIDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_ARIDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_ARIDFF_EMPTYRD_OFFSET)

/* PROFILER.RDMA_ERR.ARIDFF_FULLWR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_ARIDFF_FULLWR_LEN        1
#define PROFILER_RDMA_ERR_ARIDFF_FULLWR_OFFSET     7
#define PROFILER_RDMA_ERR_ARIDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_ARIDFF_FULLWR_MASK       0x00000080 /* [7:7] 0b00000000000000000000000010000000 */

#define READ_PROFILER_RDMA_ERR_ARIDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_ARIDFF_FULLWR_MASK, PROFILER_RDMA_ERR_ARIDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_ARIDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_ARIDFF_FULLWR_MASK, PROFILER_RDMA_ERR_ARIDFF_FULLWR_OFFSET)

/* PROFILER.RDMA_ERR.AXI_RRESP_ERR_CODE (Category: PROFILER) */
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_LEN        2
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_OFFSET     8
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_MASK_BITS  0x00000003 /* [1:0] 0b00000000000000000000000000000011 */
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_MASK       0x00000300 /* [9:8] 0b00000000000000000000001100000000 */

#define READ_PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_MASK, PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_MASK, PROFILER_RDMA_ERR_AXI_RRESP_ERR_CODE_OFFSET)

/* PROFILER.RDMA_ERR.AXI_RRESP_ERR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_LEN        1
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_OFFSET     10
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_AXI_RRESP_ERR_MASK       0x00000400 /* [10:10] 0b00000000000000000000010000000000 */

#define READ_PROFILER_RDMA_ERR_AXI_RRESP_ERR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_AXI_RRESP_ERR_MASK, PROFILER_RDMA_ERR_AXI_RRESP_ERR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_AXI_RRESP_ERR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_AXI_RRESP_ERR_MASK, PROFILER_RDMA_ERR_AXI_RRESP_ERR_OFFSET)

/* PROFILER.RDMA_ERR.RCMDFF_EMPTYRD (Category: PROFILER) */
#define PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_LEN        1
#define PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_OFFSET     11
#define PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_MASK       0x00000800 /* [11:11] 0b00000000000000000000100000000000 */

#define READ_PROFILER_RDMA_ERR_RCMDFF_EMPTYRD(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_RCMDFF_EMPTYRD(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_MASK, PROFILER_RDMA_ERR_RCMDFF_EMPTYRD_OFFSET)

/* PROFILER.RDMA_ERR.RCMDFF_FULLWR (Category: PROFILER) */
#define PROFILER_RDMA_ERR_RCMDFF_FULLWR_LEN        1
#define PROFILER_RDMA_ERR_RCMDFF_FULLWR_OFFSET     12
#define PROFILER_RDMA_ERR_RCMDFF_FULLWR_MASK_BITS  0x00000001 /* [0:0] 0b00000000000000000000000000000001 */
#define PROFILER_RDMA_ERR_RCMDFF_FULLWR_MASK       0x00001000 /* [12:12] 0b00000000000000000001000000000000 */

#define READ_PROFILER_RDMA_ERR_RCMDFF_FULLWR(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_RCMDFF_FULLWR_MASK, PROFILER_RDMA_ERR_RCMDFF_FULLWR_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_RCMDFF_FULLWR(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_RCMDFF_FULLWR_MASK, PROFILER_RDMA_ERR_RCMDFF_FULLWR_OFFSET)

/* PROFILER.RDMA_ERR.RESERVED0 (Category: PROFILER) */
#define PROFILER_RDMA_ERR_RESERVED0_LEN        19
#define PROFILER_RDMA_ERR_RESERVED0_OFFSET     13
#define PROFILER_RDMA_ERR_RESERVED0_MASK_BITS  0x0007ffff /* [18:0] 0b00000000000001111111111111111111 */
#define PROFILER_RDMA_ERR_RESERVED0_MASK       0xffffe000 /* [31:13] 0b11111111111111111110000000000000 */

#define READ_PROFILER_RDMA_ERR_RESERVED0(base) \
    npu_reg_read_mask(base, REG_PROFILER_RDMA_ERR, PROFILER_RDMA_ERR_RESERVED0_MASK, PROFILER_RDMA_ERR_RESERVED0_OFFSET)
#define WRITE_PROFILER_RDMA_ERR_RESERVED0(base, val) \
    npu_reg_write_mask(base, REG_PROFILER_RDMA_ERR, val, PROFILER_RDMA_ERR_RESERVED0_MASK, PROFILER_RDMA_ERR_RESERVED0_OFFSET)


#endif // __NPU_REG_DEBUG_DX_V3_H
