

================================================================
== Vitis HLS Report for 'round_float32_to_bf16_ieee'
================================================================
* Date:           Tue Oct 28 21:24:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     201|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     201|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_226_p2     |         +|   0|  0|  23|          16|          16|
    |rounded_fu_202_p2       |         +|   0|  0|  22|          15|          15|
    |and_ln94_fu_148_p2      |       and|   0|  0|   2|           1|           1|
    |round_up_1_fu_182_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_168_p2    |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln121_fu_232_p2    |      icmp|   0|  0|  12|          15|           9|
    |icmp_ln89_fu_110_p2     |      icmp|   0|  0|  19|          31|          25|
    |icmp_ln94_1_fu_142_p2   |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln94_fu_136_p2     |      icmp|   0|  0|  16|          23|           1|
    |or_ln108_fu_188_p2      |        or|   0|  0|   2|           1|           1|
    |res_fu_254_p2           |        or|   0|  0|  16|          15|          16|
    |ret_1_fu_154_p2         |        or|   0|  0|  16|          16|           1|
    |ap_return               |    select|   0|  0|  16|           1|          16|
    |ret_2_fu_160_p3         |    select|   0|  0|  16|           1|          16|
    |select_ln121_fu_260_p3  |    select|   0|  0|  16|           1|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 201|         160|         152|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------+-----+-----+------------+----------------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  round_float32_to_bf16_ieee|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  round_float32_to_bf16_ieee|  return value|
|x_in       |   in|   32|     ap_none|                        x_in|        scalar|
+-----------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in" [./bf16_accl.h:75]   --->   Operation 2 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fbits = bitcast i32 %x_in_read" [./bf16_accl.h:77]   --->   Operation 3 'bitcast' 'fbits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%full_mant = trunc i32 %fbits" [./bf16_accl.h:77]   --->   Operation 4 'trunc' 'full_mant' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lower = trunc i32 %fbits" [./bf16_accl.h:77]   --->   Operation 5 'trunc' 'lower' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %fbits, i32 16, i32 30" [./bf16_accl.h:83]   --->   Operation 6 'partselect' 'trunc_ln' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 16" [./bf16_accl.h:83]   --->   Operation 7 'bitselect' 'round_up' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %fbits, i32 23, i32 30" [./bf16_accl.h:86]   --->   Operation 8 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%exp_field = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i8.i23, i8 %tmp, i23 0" [./bf16_accl.h:86]   --->   Operation 9 'bitconcatenate' 'exp_field' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%icmp_ln89 = icmp_eq  i31 %exp_field, i31 2139095040" [./bf16_accl.h:89]   --->   Operation 10 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %fbits, i32 16, i32 31" [./bf16_accl.h:90]   --->   Operation 11 'partselect' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %fbits, i32 16, i32 22" [./bf16_accl.h:90]   --->   Operation 12 'partselect' 'trunc_ln90_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.05ns)   --->   "%icmp_ln94 = icmp_ne  i23 %full_mant, i23 0" [./bf16_accl.h:94]   --->   Operation 13 'icmp' 'icmp_ln94' <Predicate = (icmp_ln89)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln94_1 = icmp_eq  i7 %trunc_ln90_1, i7 0" [./bf16_accl.h:94]   --->   Operation 14 'icmp' 'icmp_ln94_1' <Predicate = (icmp_ln89)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln89)   --->   "%and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [./bf16_accl.h:94]   --->   Operation 15 'and' 'and_ln94' <Predicate = (icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln89)   --->   "%ret_1 = or i16 %ret, i16 1" [./bf16_accl.h:95]   --->   Operation 16 'or' 'ret_1' <Predicate = (and_ln94 & icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln89)   --->   "%ret_2 = select i1 %and_ln94, i16 %ret_1, i16 %ret" [./bf16_accl.h:94]   --->   Operation 17 'select' 'ret_2' <Predicate = (icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.10ns)   --->   "%icmp_ln106 = icmp_ugt  i16 %lower, i16 32768" [./bf16_accl.h:106]   --->   Operation 18 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln89)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 15" [./bf16_accl.h:108]   --->   Operation 19 'bitselect' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%round_up_1 = and i1 %round_up, i1 %tmp_3" [./bf16_accl.h:108]   --->   Operation 20 'and' 'round_up_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %icmp_ln106, i1 %round_up_1" [./bf16_accl.h:108]   --->   Operation 21 'or' 'or_ln108' <Predicate = (!icmp_ln89)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i1 %or_ln108" [./bf16_accl.h:116]   --->   Operation 22 'zext' 'zext_ln116' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i1 %or_ln108" [./bf16_accl.h:116]   --->   Operation 23 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%rounded = add i15 %trunc_ln, i15 %zext_ln116" [./bf16_accl.h:116]   --->   Operation 24 'add' 'rounded' <Predicate = (!icmp_ln89)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %rounded, i32 7, i32 14" [./bf16_accl.h:119]   --->   Operation 25 'partselect' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%new_exp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_1, i7 0" [./bf16_accl.h:119]   --->   Operation 26 'bitconcatenate' 'new_exp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln120 = add i16 %ret, i16 %zext_ln116_1" [./bf16_accl.h:120]   --->   Operation 27 'add' 'add_ln120' <Predicate = (!icmp_ln89)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.07ns)   --->   "%icmp_ln121 = icmp_eq  i15 %new_exp, i15 32640" [./bf16_accl.h:121]   --->   Operation 28 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln89)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln120, i32 15" [./bf16_accl.h:122]   --->   Operation 29 'bitselect' 'tmp_4' <Predicate = (icmp_ln121 & !icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%and_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_4, i15 0" [./bf16_accl.h:122]   --->   Operation 30 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln121 & !icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%res = or i16 %and_ln, i16 32640" [./bf16_accl.h:122]   --->   Operation 31 'or' 'res' <Predicate = (icmp_ln121 & !icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %icmp_ln121, i16 %res, i16 %add_ln120" [./bf16_accl.h:121]   --->   Operation 32 'select' 'select_ln121' <Predicate = (!icmp_ln89)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln89 = select i1 %icmp_ln89, i16 %ret_2, i16 %select_ln121" [./bf16_accl.h:89]   --->   Operation 33 'select' 'select_ln89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i16 %select_ln89" [./bf16_accl.h:127]   --->   Operation 34 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read    (read          ) [ 00]
fbits        (bitcast       ) [ 00]
full_mant    (trunc         ) [ 00]
lower        (trunc         ) [ 00]
trunc_ln     (partselect    ) [ 00]
round_up     (bitselect     ) [ 00]
tmp          (partselect    ) [ 00]
exp_field    (bitconcatenate) [ 00]
icmp_ln89    (icmp          ) [ 01]
ret          (partselect    ) [ 00]
trunc_ln90_1 (partselect    ) [ 00]
icmp_ln94    (icmp          ) [ 00]
icmp_ln94_1  (icmp          ) [ 00]
and_ln94     (and           ) [ 01]
ret_1        (or            ) [ 00]
ret_2        (select        ) [ 00]
icmp_ln106   (icmp          ) [ 00]
tmp_3        (bitselect     ) [ 00]
round_up_1   (and           ) [ 00]
or_ln108     (or            ) [ 00]
zext_ln116   (zext          ) [ 00]
zext_ln116_1 (zext          ) [ 00]
rounded      (add           ) [ 00]
tmp_1        (partselect    ) [ 00]
new_exp      (bitconcatenate) [ 00]
add_ln120    (add           ) [ 00]
icmp_ln121   (icmp          ) [ 01]
tmp_4        (bitselect     ) [ 00]
and_ln       (bitconcatenate) [ 00]
res          (or            ) [ 00]
select_ln121 (select        ) [ 00]
select_ln89  (select        ) [ 00]
ret_ln127    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_in_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="fbits_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="fbits/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="full_mant_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="full_mant/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lower_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lower/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="round_up_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="round_up/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exp_field_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_field/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln89_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ret_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln90_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln90_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln94_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="23" slack="0"/>
<pin id="138" dir="0" index="1" bw="23" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln94_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln94_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ret_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ret_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln106_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="round_up_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="round_up_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln108_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln116_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln116_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rounded_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rounded/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="5" slack="0"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="new_exp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_exp/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln120_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln121_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="15" slack="0"/>
<pin id="234" dir="0" index="1" bw="15" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="res_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln121_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln89_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="62" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="62" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="62" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="62" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="92" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="62" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="62" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="66" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="126" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="136" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="116" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="148" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="116" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="70" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="62" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="84" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="168" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="74" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="208" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="116" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="198" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="218" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="226" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="232" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="226" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="110" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="160" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="260" pin="3"/><net_sink comp="268" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: round_float32_to_bf16_ieee : x_in | {1 }
  - Chain level:
	State 1
		full_mant : 1
		lower : 1
		trunc_ln : 1
		round_up : 1
		tmp : 1
		exp_field : 2
		icmp_ln89 : 3
		ret : 1
		trunc_ln90_1 : 1
		icmp_ln94 : 2
		icmp_ln94_1 : 2
		and_ln94 : 3
		ret_1 : 2
		ret_2 : 3
		icmp_ln106 : 2
		tmp_3 : 1
		round_up_1 : 2
		or_ln108 : 2
		zext_ln116 : 2
		zext_ln116_1 : 2
		rounded : 3
		tmp_1 : 4
		new_exp : 5
		add_ln120 : 3
		icmp_ln121 : 6
		tmp_4 : 4
		and_ln : 5
		res : 6
		select_ln121 : 6
		select_ln89 : 7
		ret_ln127 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln89_fu_110   |    0    |    19   |
|          |   icmp_ln94_fu_136   |    0    |    16   |
|   icmp   |  icmp_ln94_1_fu_142  |    0    |    10   |
|          |   icmp_ln106_fu_168  |    0    |    13   |
|          |   icmp_ln121_fu_232  |    0    |    12   |
|----------|----------------------|---------|---------|
|          |     ret_2_fu_160     |    0    |    16   |
|  select  |  select_ln121_fu_260 |    0    |    16   |
|          |  select_ln89_fu_268  |    0    |    16   |
|----------|----------------------|---------|---------|
|    add   |    rounded_fu_202    |    0    |    22   |
|          |   add_ln120_fu_226   |    0    |    23   |
|----------|----------------------|---------|---------|
|    and   |    and_ln94_fu_148   |    0    |    2    |
|          |   round_up_1_fu_182  |    0    |    2    |
|----------|----------------------|---------|---------|
|          |     ret_1_fu_154     |    0    |    0    |
|    or    |    or_ln108_fu_188   |    0    |    2    |
|          |      res_fu_254      |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | x_in_read_read_fu_56 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    full_mant_fu_66   |    0    |    0    |
|          |      lower_fu_70     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_74    |    0    |    0    |
|          |       tmp_fu_92      |    0    |    0    |
|partselect|      ret_fu_116      |    0    |    0    |
|          |  trunc_ln90_1_fu_126 |    0    |    0    |
|          |     tmp_1_fu_208     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    round_up_fu_84    |    0    |    0    |
| bitselect|     tmp_3_fu_174     |    0    |    0    |
|          |     tmp_4_fu_238     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   exp_field_fu_102   |    0    |    0    |
|bitconcatenate|    new_exp_fu_218    |    0    |    0    |
|          |     and_ln_fu_246    |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln116_fu_194  |    0    |    0    |
|          |  zext_ln116_1_fu_198 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   169   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   169  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   169  |
+-----------+--------+--------+
