// Seed: 1509165461
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output tri1  id_4
    , id_9,
    output uwire id_5,
    input  wor   id_6,
    output tri   id_7
);
  assign id_9[1] = id_9;
  assign id_0 = 1;
  assign id_1 = id_6;
  wire id_10;
endmodule
module module_1 (
    output wor id_0
    , id_7,
    output tri1 id_1,
    output tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5
);
  integer id_8 = id_5;
  module_0(
      id_2, id_0, id_5, id_5, id_7, id_7, id_5, id_7
  );
  wire id_9;
  assign id_1 = id_7;
  wand id_10 = id_3;
endmodule
