$date
	Thu Apr 14 19:39:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vsububm_tb $end
$var wire 32 ! vrt [31:0] $end
$var reg 32 " vra [31:0] $end
$var reg 32 # vrb [31:0] $end
$scope module sub $end
$var wire 8 $ op0 [7:0] $end
$var wire 8 % op1 [7:0] $end
$var wire 8 & op2 [7:0] $end
$var wire 8 ' op3 [7:0] $end
$var wire 32 ( vra [31:0] $end
$var wire 32 ) vrb [31:0] $end
$var wire 32 * vrt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000110000001000000001 *
b10000001000000011 )
b100000001000000010000000100 (
b100 '
b11 &
b10 %
b1 $
b10000001000000011 #
b100000001000000010000000100 "
b100000000110000001000000001 !
$end
#1000
