0.7
2020.2
May  7 2023
15:24:31
C:/Users/admin/Verilog_Ram/basic-fpga-projects/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/Full_Adder/Full_Adder.srcs/sim_1/new/tb.v,1754402253,verilog,,,,tb,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder.v,1754402125,verilog,,C:/Users/admin/Verilog_Ram/basic-fpga-projects/Full_Adder/Full_Adder.srcs/sim_1/new/tb.v,,full_adder;half_adder,,,,,,,,
