{
  "module_name": "icp_qat_fw.h",
  "hash_id": "77008b218bc3d4e2566ca732533f162883e0a2fa4745cfd41144ade8bffbcdd6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_fw.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_FW_H_\n#define _ICP_QAT_FW_H_\n#include <linux/types.h>\n#include \"icp_qat_hw.h\"\n\n#define QAT_FIELD_SET(flags, val, bitpos, mask) \\\n{ (flags) = (((flags) & (~((mask) << (bitpos)))) | \\\n\t\t(((val) & (mask)) << (bitpos))) ; }\n\n#define QAT_FIELD_GET(flags, bitpos, mask) \\\n\t(((flags) >> (bitpos)) & (mask))\n\n#define ICP_QAT_FW_REQ_DEFAULT_SZ 128\n#define ICP_QAT_FW_RESP_DEFAULT_SZ 32\n#define ICP_QAT_FW_COMN_ONE_BYTE_SHIFT 8\n#define ICP_QAT_FW_COMN_SINGLE_BYTE_MASK 0xFF\n#define ICP_QAT_FW_NUM_LONGWORDS_1 1\n#define ICP_QAT_FW_NUM_LONGWORDS_2 2\n#define ICP_QAT_FW_NUM_LONGWORDS_3 3\n#define ICP_QAT_FW_NUM_LONGWORDS_4 4\n#define ICP_QAT_FW_NUM_LONGWORDS_5 5\n#define ICP_QAT_FW_NUM_LONGWORDS_6 6\n#define ICP_QAT_FW_NUM_LONGWORDS_7 7\n#define ICP_QAT_FW_NUM_LONGWORDS_10 10\n#define ICP_QAT_FW_NUM_LONGWORDS_13 13\n#define ICP_QAT_FW_NULL_REQ_SERV_ID 1\n\nenum icp_qat_fw_comn_resp_serv_id {\n\tICP_QAT_FW_COMN_RESP_SERV_NULL,\n\tICP_QAT_FW_COMN_RESP_SERV_CPM_FW,\n\tICP_QAT_FW_COMN_RESP_SERV_DELIMITER\n};\n\nenum icp_qat_fw_comn_request_id {\n\tICP_QAT_FW_COMN_REQ_NULL = 0,\n\tICP_QAT_FW_COMN_REQ_CPM_FW_PKE = 3,\n\tICP_QAT_FW_COMN_REQ_CPM_FW_LA = 4,\n\tICP_QAT_FW_COMN_REQ_CPM_FW_DMA = 7,\n\tICP_QAT_FW_COMN_REQ_CPM_FW_COMP = 9,\n\tICP_QAT_FW_COMN_REQ_DELIMITER\n};\n\nstruct icp_qat_fw_comn_req_hdr_cd_pars {\n\tunion {\n\t\tstruct {\n\t\t\t__u64 content_desc_addr;\n\t\t\t__u16 content_desc_resrvd1;\n\t\t\t__u8 content_desc_params_sz;\n\t\t\t__u8 content_desc_hdr_resrvd2;\n\t\t\t__u32 content_desc_resrvd3;\n\t\t} s;\n\t\tstruct {\n\t\t\t__u32 serv_specif_fields[4];\n\t\t} s1;\n\t} u;\n};\n\nstruct icp_qat_fw_comn_req_mid {\n\t__u64 opaque_data;\n\t__u64 src_data_addr;\n\t__u64 dest_data_addr;\n\t__u32 src_length;\n\t__u32 dst_length;\n};\n\nstruct icp_qat_fw_comn_req_cd_ctrl {\n\t__u32 content_desc_ctrl_lw[ICP_QAT_FW_NUM_LONGWORDS_5];\n};\n\nstruct icp_qat_fw_comn_req_hdr {\n\t__u8 resrvd1;\n\t__u8 service_cmd_id;\n\t__u8 service_type;\n\t__u8 hdr_flags;\n\t__u16 serv_specif_flags;\n\t__u16 comn_req_flags;\n};\n\nstruct icp_qat_fw_comn_req_rqpars {\n\t__u32 serv_specif_rqpars_lw[ICP_QAT_FW_NUM_LONGWORDS_13];\n};\n\nstruct icp_qat_fw_comn_req {\n\tstruct icp_qat_fw_comn_req_hdr comn_hdr;\n\tstruct icp_qat_fw_comn_req_hdr_cd_pars cd_pars;\n\tstruct icp_qat_fw_comn_req_mid comn_mid;\n\tstruct icp_qat_fw_comn_req_rqpars serv_specif_rqpars;\n\tstruct icp_qat_fw_comn_req_cd_ctrl cd_ctrl;\n};\n\nstruct icp_qat_fw_comn_error {\n\t__u8 xlat_err_code;\n\t__u8 cmp_err_code;\n};\n\nstruct icp_qat_fw_comn_resp_hdr {\n\t__u8 resrvd1;\n\t__u8 service_id;\n\t__u8 response_type;\n\t__u8 hdr_flags;\n\tstruct icp_qat_fw_comn_error comn_error;\n\t__u8 comn_status;\n\t__u8 cmd_id;\n};\n\nstruct icp_qat_fw_comn_resp {\n\tstruct icp_qat_fw_comn_resp_hdr comn_hdr;\n\t__u64 opaque_data;\n\t__u32 resrvd[ICP_QAT_FW_NUM_LONGWORDS_4];\n};\n\n#define ICP_QAT_FW_COMN_REQ_FLAG_SET 1\n#define ICP_QAT_FW_COMN_REQ_FLAG_CLR 0\n#define ICP_QAT_FW_COMN_VALID_FLAG_BITPOS 7\n#define ICP_QAT_FW_COMN_VALID_FLAG_MASK 0x1\n#define ICP_QAT_FW_COMN_HDR_RESRVD_FLD_MASK 0x7F\n#define ICP_QAT_FW_COMN_CNV_FLAG_BITPOS 6\n#define ICP_QAT_FW_COMN_CNV_FLAG_MASK 0x1\n#define ICP_QAT_FW_COMN_CNVNR_FLAG_BITPOS 5\n#define ICP_QAT_FW_COMN_CNVNR_FLAG_MASK 0x1\n\n#define ICP_QAT_FW_COMN_OV_SRV_TYPE_GET(icp_qat_fw_comn_req_hdr_t) \\\n\ticp_qat_fw_comn_req_hdr_t.service_type\n\n#define ICP_QAT_FW_COMN_OV_SRV_TYPE_SET(icp_qat_fw_comn_req_hdr_t, val) \\\n\ticp_qat_fw_comn_req_hdr_t.service_type = val\n\n#define ICP_QAT_FW_COMN_OV_SRV_CMD_ID_GET(icp_qat_fw_comn_req_hdr_t) \\\n\ticp_qat_fw_comn_req_hdr_t.service_cmd_id\n\n#define ICP_QAT_FW_COMN_OV_SRV_CMD_ID_SET(icp_qat_fw_comn_req_hdr_t, val) \\\n\ticp_qat_fw_comn_req_hdr_t.service_cmd_id = val\n\n#define ICP_QAT_FW_COMN_HDR_VALID_FLAG_GET(hdr_t) \\\n\tICP_QAT_FW_COMN_VALID_FLAG_GET(hdr_t.hdr_flags)\n\n#define ICP_QAT_FW_COMN_HDR_CNVNR_FLAG_GET(hdr_flags) \\\n\tQAT_FIELD_GET(hdr_flags, \\\n\tICP_QAT_FW_COMN_CNVNR_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_CNVNR_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_CNVNR_FLAG_SET(hdr_t, val) \\\n\tQAT_FIELD_SET((hdr_t.hdr_flags), (val), \\\n\tICP_QAT_FW_COMN_CNVNR_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_CNVNR_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_CNV_FLAG_GET(hdr_flags) \\\n\tQAT_FIELD_GET(hdr_flags, \\\n\tICP_QAT_FW_COMN_CNV_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_CNV_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_CNV_FLAG_SET(hdr_t, val) \\\n\tQAT_FIELD_SET((hdr_t.hdr_flags), (val), \\\n\tICP_QAT_FW_COMN_CNV_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_CNV_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_VALID_FLAG_SET(hdr_t, val) \\\n\tICP_QAT_FW_COMN_VALID_FLAG_SET(hdr_t, val)\n\n#define ICP_QAT_FW_COMN_VALID_FLAG_GET(hdr_flags) \\\n\tQAT_FIELD_GET(hdr_flags, \\\n\tICP_QAT_FW_COMN_VALID_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_VALID_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_RESRVD_FLD_GET(hdr_flags) \\\n\t(hdr_flags & ICP_QAT_FW_COMN_HDR_RESRVD_FLD_MASK)\n\n#define ICP_QAT_FW_COMN_VALID_FLAG_SET(hdr_t, val) \\\n\tQAT_FIELD_SET((hdr_t.hdr_flags), (val), \\\n\tICP_QAT_FW_COMN_VALID_FLAG_BITPOS, \\\n\tICP_QAT_FW_COMN_VALID_FLAG_MASK)\n\n#define ICP_QAT_FW_COMN_HDR_FLAGS_BUILD(valid) \\\n\t(((valid) & ICP_QAT_FW_COMN_VALID_FLAG_MASK) << \\\n\t ICP_QAT_FW_COMN_VALID_FLAG_BITPOS)\n\n#define QAT_COMN_PTR_TYPE_BITPOS 0\n#define QAT_COMN_PTR_TYPE_MASK 0x1\n#define QAT_COMN_CD_FLD_TYPE_BITPOS 1\n#define QAT_COMN_CD_FLD_TYPE_MASK 0x1\n#define QAT_COMN_PTR_TYPE_FLAT 0x0\n#define QAT_COMN_PTR_TYPE_SGL 0x1\n#define QAT_COMN_CD_FLD_TYPE_64BIT_ADR 0x0\n#define QAT_COMN_CD_FLD_TYPE_16BYTE_DATA 0x1\n\n#define ICP_QAT_FW_COMN_FLAGS_BUILD(cdt, ptr) \\\n\t((((cdt) & QAT_COMN_CD_FLD_TYPE_MASK) << QAT_COMN_CD_FLD_TYPE_BITPOS) \\\n\t | (((ptr) & QAT_COMN_PTR_TYPE_MASK) << QAT_COMN_PTR_TYPE_BITPOS))\n\n#define ICP_QAT_FW_COMN_PTR_TYPE_GET(flags) \\\n\tQAT_FIELD_GET(flags, QAT_COMN_PTR_TYPE_BITPOS, QAT_COMN_PTR_TYPE_MASK)\n\n#define ICP_QAT_FW_COMN_CD_FLD_TYPE_GET(flags) \\\n\tQAT_FIELD_GET(flags, QAT_COMN_CD_FLD_TYPE_BITPOS, \\\n\t\t\tQAT_COMN_CD_FLD_TYPE_MASK)\n\n#define ICP_QAT_FW_COMN_PTR_TYPE_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, QAT_COMN_PTR_TYPE_BITPOS, \\\n\t\t\tQAT_COMN_PTR_TYPE_MASK)\n\n#define ICP_QAT_FW_COMN_CD_FLD_TYPE_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, QAT_COMN_CD_FLD_TYPE_BITPOS, \\\n\t\t\tQAT_COMN_CD_FLD_TYPE_MASK)\n\n#define ICP_QAT_FW_COMN_NEXT_ID_BITPOS 4\n#define ICP_QAT_FW_COMN_NEXT_ID_MASK 0xF0\n#define ICP_QAT_FW_COMN_CURR_ID_BITPOS 0\n#define ICP_QAT_FW_COMN_CURR_ID_MASK 0x0F\n\n#define ICP_QAT_FW_COMN_NEXT_ID_GET(cd_ctrl_hdr_t) \\\n\t((((cd_ctrl_hdr_t)->next_curr_id) & ICP_QAT_FW_COMN_NEXT_ID_MASK) \\\n\t>> (ICP_QAT_FW_COMN_NEXT_ID_BITPOS))\n\n#define ICP_QAT_FW_COMN_NEXT_ID_SET(cd_ctrl_hdr_t, val) \\\n\t{ ((cd_ctrl_hdr_t)->next_curr_id) = ((((cd_ctrl_hdr_t)->next_curr_id) \\\n\t& ICP_QAT_FW_COMN_CURR_ID_MASK) | \\\n\t((val << ICP_QAT_FW_COMN_NEXT_ID_BITPOS) \\\n\t & ICP_QAT_FW_COMN_NEXT_ID_MASK)); }\n\n#define ICP_QAT_FW_COMN_CURR_ID_GET(cd_ctrl_hdr_t) \\\n\t(((cd_ctrl_hdr_t)->next_curr_id) & ICP_QAT_FW_COMN_CURR_ID_MASK)\n\n#define ICP_QAT_FW_COMN_CURR_ID_SET(cd_ctrl_hdr_t, val) \\\n\t{ ((cd_ctrl_hdr_t)->next_curr_id) = ((((cd_ctrl_hdr_t)->next_curr_id) \\\n\t& ICP_QAT_FW_COMN_NEXT_ID_MASK) | \\\n\t((val) & ICP_QAT_FW_COMN_CURR_ID_MASK)); }\n\n#define QAT_COMN_RESP_CRYPTO_STATUS_BITPOS 7\n#define QAT_COMN_RESP_CRYPTO_STATUS_MASK 0x1\n#define QAT_COMN_RESP_PKE_STATUS_BITPOS 6\n#define QAT_COMN_RESP_PKE_STATUS_MASK 0x1\n#define QAT_COMN_RESP_CMP_STATUS_BITPOS 5\n#define QAT_COMN_RESP_CMP_STATUS_MASK 0x1\n#define QAT_COMN_RESP_XLAT_STATUS_BITPOS 4\n#define QAT_COMN_RESP_XLAT_STATUS_MASK 0x1\n#define QAT_COMN_RESP_CMP_END_OF_LAST_BLK_BITPOS 3\n#define QAT_COMN_RESP_CMP_END_OF_LAST_BLK_MASK 0x1\n\n#define ICP_QAT_FW_COMN_RESP_STATUS_BUILD(crypto, comp, xlat, eolb) \\\n\t((((crypto) & QAT_COMN_RESP_CRYPTO_STATUS_MASK) << \\\n\tQAT_COMN_RESP_CRYPTO_STATUS_BITPOS) | \\\n\t(((comp) & QAT_COMN_RESP_CMP_STATUS_MASK) << \\\n\tQAT_COMN_RESP_CMP_STATUS_BITPOS) | \\\n\t(((xlat) & QAT_COMN_RESP_XLAT_STATUS_MASK) << \\\n\tQAT_COMN_RESP_XLAT_STATUS_BITPOS) | \\\n\t(((eolb) & QAT_COMN_RESP_CMP_END_OF_LAST_BLK_MASK) << \\\n\tQAT_COMN_RESP_CMP_END_OF_LAST_BLK_BITPOS))\n\n#define ICP_QAT_FW_COMN_RESP_CRYPTO_STAT_GET(status) \\\n\tQAT_FIELD_GET(status, QAT_COMN_RESP_CRYPTO_STATUS_BITPOS, \\\n\tQAT_COMN_RESP_CRYPTO_STATUS_MASK)\n\n#define ICP_QAT_FW_COMN_RESP_CMP_STAT_GET(status) \\\n\tQAT_FIELD_GET(status, QAT_COMN_RESP_CMP_STATUS_BITPOS, \\\n\tQAT_COMN_RESP_CMP_STATUS_MASK)\n\n#define ICP_QAT_FW_COMN_RESP_XLAT_STAT_GET(status) \\\n\tQAT_FIELD_GET(status, QAT_COMN_RESP_XLAT_STATUS_BITPOS, \\\n\tQAT_COMN_RESP_XLAT_STATUS_MASK)\n\n#define ICP_QAT_FW_COMN_RESP_CMP_END_OF_LAST_BLK_FLAG_GET(status) \\\n\tQAT_FIELD_GET(status, QAT_COMN_RESP_CMP_END_OF_LAST_BLK_BITPOS, \\\n\tQAT_COMN_RESP_CMP_END_OF_LAST_BLK_MASK)\n\n#define ICP_QAT_FW_COMN_STATUS_FLAG_OK 0\n#define ICP_QAT_FW_COMN_STATUS_FLAG_ERROR 1\n#define ICP_QAT_FW_COMN_STATUS_CMP_END_OF_LAST_BLK_FLAG_CLR 0\n#define ICP_QAT_FW_COMN_STATUS_CMP_END_OF_LAST_BLK_FLAG_SET 1\n#define ERR_CODE_NO_ERROR 0\n#define ERR_CODE_INVALID_BLOCK_TYPE -1\n#define ERR_CODE_NO_MATCH_ONES_COMP -2\n#define ERR_CODE_TOO_MANY_LEN_OR_DIS -3\n#define ERR_CODE_INCOMPLETE_LEN -4\n#define ERR_CODE_RPT_LEN_NO_FIRST_LEN -5\n#define ERR_CODE_RPT_GT_SPEC_LEN -6\n#define ERR_CODE_INV_LIT_LEN_CODE_LEN -7\n#define ERR_CODE_INV_DIS_CODE_LEN -8\n#define ERR_CODE_INV_LIT_LEN_DIS_IN_BLK -9\n#define ERR_CODE_DIS_TOO_FAR_BACK -10\n#define ERR_CODE_OVERFLOW_ERROR -11\n#define ERR_CODE_SOFT_ERROR -12\n#define ERR_CODE_FATAL_ERROR -13\n#define ERR_CODE_SSM_ERROR -14\n#define ERR_CODE_ENDPOINT_ERROR -15\n\nenum icp_qat_fw_slice {\n\tICP_QAT_FW_SLICE_NULL = 0,\n\tICP_QAT_FW_SLICE_CIPHER = 1,\n\tICP_QAT_FW_SLICE_AUTH = 2,\n\tICP_QAT_FW_SLICE_DRAM_RD = 3,\n\tICP_QAT_FW_SLICE_DRAM_WR = 4,\n\tICP_QAT_FW_SLICE_COMP = 5,\n\tICP_QAT_FW_SLICE_XLAT = 6,\n\tICP_QAT_FW_SLICE_DELIMITER\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}