{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572557410439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572557410446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 15:30:10 2019 " "Processing started: Thu Oct 31 15:30:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572557410446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557410446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557410446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572557411223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572557411223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/month_day.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/month_day.v" { { "Info" "ISGN_ENTITY_NAME" "1 month_day " "Found entity 1: month_day" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572557423525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572557423529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572557423536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counters " "Found entity 1: Counters" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572557423540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../Source/clock_divider.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572557423544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_clk Counters.v(69) " "Verilog HDL Implicit Net warning at Counters.v(69): created implicit net for \"s_clk\"" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "latch Counters.v(69) " "Verilog HDL Implicit Net warning at Counters.v(69): created implicit net for \"latch\"" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572557423620 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Lab2.v(24) " "Output port \"LEDR\[9..2\]\" at Lab2.v(24) has no driver" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572557423624 "|Lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] Lab2.v(24) " "Output port \"LEDR\[0\]\" at Lab2.v(24) has no driver" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572557423624 "|Lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:U0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:U0\"" {  } { { "../Source/Lab2.v" "U0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(27) " "Verilog HDL assignment warning at clock_divider.v(27): truncated value with size 32 to match size of target (24)" {  } { { "../Source/clock_divider.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423632 "|Lab2|clock_divider:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counters Counters:U1 " "Elaborating entity \"Counters\" for hierarchy \"Counters:U1\"" {  } { { "../Source/Lab2.v" "U1" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(39) " "Verilog HDL assignment warning at Counters.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423637 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(40) " "Verilog HDL assignment warning at Counters.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423637 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(48) " "Verilog HDL assignment warning at Counters.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423637 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(58) " "Verilog HDL assignment warning at Counters.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423638 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(60) " "Verilog HDL assignment warning at Counters.v(60): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423638 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Counters.v(17) " "Output port \"LEDR\" at Counters.v(17) has no driver" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572557423638 "|Lab2|Counters:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Counters:U1\|SevenSeg:W0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Counters:U1\|SevenSeg:W0\"" {  } { { "../Source/Counters.v" "W0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423641 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenSeg.v(18) " "Verilog HDL Case Statement warning at SevenSeg.v(18): incomplete case statement has no default case item" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572557423642 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value SevenSeg.v(16) " "Verilog HDL Always Construct warning at SevenSeg.v(16): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572557423642 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] SevenSeg.v(16) " "Inferred latch for \"value\[0\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423642 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] SevenSeg.v(16) " "Inferred latch for \"value\[1\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] SevenSeg.v(16) " "Inferred latch for \"value\[2\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] SevenSeg.v(16) " "Inferred latch for \"value\[3\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] SevenSeg.v(16) " "Inferred latch for \"value\[4\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] SevenSeg.v(16) " "Inferred latch for \"value\[5\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] SevenSeg.v(16) " "Inferred latch for \"value\[6\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] SevenSeg.v(16) " "Inferred latch for \"value\[7\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557423644 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "month_day Counters:U1\|month_day:MD0 " "Elaborating entity \"month_day\" for hierarchy \"Counters:U1\|month_day:MD0\"" {  } { { "../Source/Counters.v" "MD0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557423650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 month_day.v(37) " "Verilog HDL assignment warning at month_day.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423650 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 month_day.v(53) " "Verilog HDL assignment warning at month_day.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572557423653 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tens_p month_day.v(66) " "Verilog HDL Always Construct warning at month_day.v(66): variable \"counter_tens_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423653 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_ones_p month_day.v(67) " "Verilog HDL Always Construct warning at month_day.v(67): variable \"counter_ones_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423653 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tens_p month_day.v(72) " "Verilog HDL Always Construct warning at month_day.v(72): variable \"counter_tens_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_ones_p month_day.v(73) " "Verilog HDL Always Construct warning at month_day.v(73): variable \"counter_ones_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tens_p month_day.v(78) " "Verilog HDL Always Construct warning at month_day.v(78): variable \"counter_tens_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_ones_p month_day.v(79) " "Verilog HDL Always Construct warning at month_day.v(79): variable \"counter_ones_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tens_p month_day.v(84) " "Verilog HDL Always Construct warning at month_day.v(84): variable \"counter_tens_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_ones_p month_day.v(85) " "Verilog HDL Always Construct warning at month_day.v(85): variable \"counter_ones_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572557423654 "|Lab2|Counters:U1|month_day:MD0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[1\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[2\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[3\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[4\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[5\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[6\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[0\] " "LATCH primitive \"Counters:U1\|month_day:MD0\|SevenSeg:SS2\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572557423886 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572557424309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[0\] " "Latch Counters:U1\|SevenSeg:W1\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424326 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[1\] " "Latch Counters:U1\|SevenSeg:W1\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424326 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[2\] " "Latch Counters:U1\|SevenSeg:W1\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424326 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[3\] " "Latch Counters:U1\|SevenSeg:W1\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424326 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[4\] " "Latch Counters:U1\|SevenSeg:W1\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[5\] " "Latch Counters:U1\|SevenSeg:W1\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W1\|value\[6\] " "Latch Counters:U1\|SevenSeg:W1\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[0\] " "Latch Counters:U1\|SevenSeg:W0\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[1\] " "Latch Counters:U1\|SevenSeg:W0\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[2\] " "Latch Counters:U1\|SevenSeg:W0\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[3\] " "Latch Counters:U1\|SevenSeg:W0\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[4\] " "Latch Counters:U1\|SevenSeg:W0\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424327 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[5\] " "Latch Counters:U1\|SevenSeg:W0\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424328 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:U1\|SevenSeg:W0\|value\[6\] " "Latch Counters:U1\|SevenSeg:W0\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:U1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:U1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572557424328 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572557424328 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572557424330 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572557424330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572557424390 "|Lab2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572557424390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572557424475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572557425255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572557425255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572557425407 "|Lab2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572557425407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572557425408 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572557425408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572557425408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572557425408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572557425487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 15:30:25 2019 " "Processing ended: Thu Oct 31 15:30:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572557425487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572557425487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572557425487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572557425487 ""}
