;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Counter */
Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_CounterHW__PM_ACT_MSK EQU 0x01
Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_CounterHW__PM_STBY_MSK EQU 0x01
Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* RGB_red */
RGB_red__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_red__0__MASK EQU 0x20
RGB_red__0__PC EQU CYREG_PRT2_PC5
RGB_red__0__PORT EQU 2
RGB_red__0__SHIFT EQU 5
RGB_red__AG EQU CYREG_PRT2_AG
RGB_red__AMUX EQU CYREG_PRT2_AMUX
RGB_red__BIE EQU CYREG_PRT2_BIE
RGB_red__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_red__BYP EQU CYREG_PRT2_BYP
RGB_red__CTL EQU CYREG_PRT2_CTL
RGB_red__DM0 EQU CYREG_PRT2_DM0
RGB_red__DM1 EQU CYREG_PRT2_DM1
RGB_red__DM2 EQU CYREG_PRT2_DM2
RGB_red__DR EQU CYREG_PRT2_DR
RGB_red__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_red__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_red__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_red__MASK EQU 0x20
RGB_red__PORT EQU 2
RGB_red__PRT EQU CYREG_PRT2_PRT
RGB_red__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_red__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_red__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_red__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_red__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_red__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_red__PS EQU CYREG_PRT2_PS
RGB_red__SHIFT EQU 5
RGB_red__SLW EQU CYREG_PRT2_SLW

/* SEVEN_A */
SEVEN_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SEVEN_A__0__MASK EQU 0x80
SEVEN_A__0__PC EQU CYREG_PRT1_PC7
SEVEN_A__0__PORT EQU 1
SEVEN_A__0__SHIFT EQU 7
SEVEN_A__AG EQU CYREG_PRT1_AG
SEVEN_A__AMUX EQU CYREG_PRT1_AMUX
SEVEN_A__BIE EQU CYREG_PRT1_BIE
SEVEN_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_A__BYP EQU CYREG_PRT1_BYP
SEVEN_A__CTL EQU CYREG_PRT1_CTL
SEVEN_A__DM0 EQU CYREG_PRT1_DM0
SEVEN_A__DM1 EQU CYREG_PRT1_DM1
SEVEN_A__DM2 EQU CYREG_PRT1_DM2
SEVEN_A__DR EQU CYREG_PRT1_DR
SEVEN_A__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_A__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_A__MASK EQU 0x80
SEVEN_A__PORT EQU 1
SEVEN_A__PRT EQU CYREG_PRT1_PRT
SEVEN_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_A__PS EQU CYREG_PRT1_PS
SEVEN_A__SHIFT EQU 7
SEVEN_A__SLW EQU CYREG_PRT1_SLW

/* SEVEN_B */
SEVEN_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SEVEN_B__0__MASK EQU 0x40
SEVEN_B__0__PC EQU CYREG_PRT1_PC6
SEVEN_B__0__PORT EQU 1
SEVEN_B__0__SHIFT EQU 6
SEVEN_B__AG EQU CYREG_PRT1_AG
SEVEN_B__AMUX EQU CYREG_PRT1_AMUX
SEVEN_B__BIE EQU CYREG_PRT1_BIE
SEVEN_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_B__BYP EQU CYREG_PRT1_BYP
SEVEN_B__CTL EQU CYREG_PRT1_CTL
SEVEN_B__DM0 EQU CYREG_PRT1_DM0
SEVEN_B__DM1 EQU CYREG_PRT1_DM1
SEVEN_B__DM2 EQU CYREG_PRT1_DM2
SEVEN_B__DR EQU CYREG_PRT1_DR
SEVEN_B__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_B__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_B__MASK EQU 0x40
SEVEN_B__PORT EQU 1
SEVEN_B__PRT EQU CYREG_PRT1_PRT
SEVEN_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_B__PS EQU CYREG_PRT1_PS
SEVEN_B__SHIFT EQU 6
SEVEN_B__SLW EQU CYREG_PRT1_SLW

/* SEVEN_C */
SEVEN_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SEVEN_C__0__MASK EQU 0x20
SEVEN_C__0__PC EQU CYREG_PRT1_PC5
SEVEN_C__0__PORT EQU 1
SEVEN_C__0__SHIFT EQU 5
SEVEN_C__AG EQU CYREG_PRT1_AG
SEVEN_C__AMUX EQU CYREG_PRT1_AMUX
SEVEN_C__BIE EQU CYREG_PRT1_BIE
SEVEN_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_C__BYP EQU CYREG_PRT1_BYP
SEVEN_C__CTL EQU CYREG_PRT1_CTL
SEVEN_C__DM0 EQU CYREG_PRT1_DM0
SEVEN_C__DM1 EQU CYREG_PRT1_DM1
SEVEN_C__DM2 EQU CYREG_PRT1_DM2
SEVEN_C__DR EQU CYREG_PRT1_DR
SEVEN_C__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_C__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_C__MASK EQU 0x20
SEVEN_C__PORT EQU 1
SEVEN_C__PRT EQU CYREG_PRT1_PRT
SEVEN_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_C__PS EQU CYREG_PRT1_PS
SEVEN_C__SHIFT EQU 5
SEVEN_C__SLW EQU CYREG_PRT1_SLW

/* SEVEN_D */
SEVEN_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SEVEN_D__0__MASK EQU 0x10
SEVEN_D__0__PC EQU CYREG_PRT1_PC4
SEVEN_D__0__PORT EQU 1
SEVEN_D__0__SHIFT EQU 4
SEVEN_D__AG EQU CYREG_PRT1_AG
SEVEN_D__AMUX EQU CYREG_PRT1_AMUX
SEVEN_D__BIE EQU CYREG_PRT1_BIE
SEVEN_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_D__BYP EQU CYREG_PRT1_BYP
SEVEN_D__CTL EQU CYREG_PRT1_CTL
SEVEN_D__DM0 EQU CYREG_PRT1_DM0
SEVEN_D__DM1 EQU CYREG_PRT1_DM1
SEVEN_D__DM2 EQU CYREG_PRT1_DM2
SEVEN_D__DR EQU CYREG_PRT1_DR
SEVEN_D__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_D__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_D__MASK EQU 0x10
SEVEN_D__PORT EQU 1
SEVEN_D__PRT EQU CYREG_PRT1_PRT
SEVEN_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_D__PS EQU CYREG_PRT1_PS
SEVEN_D__SHIFT EQU 4
SEVEN_D__SLW EQU CYREG_PRT1_SLW

/* SEVEN_E */
SEVEN_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SEVEN_E__0__MASK EQU 0x08
SEVEN_E__0__PC EQU CYREG_PRT1_PC3
SEVEN_E__0__PORT EQU 1
SEVEN_E__0__SHIFT EQU 3
SEVEN_E__AG EQU CYREG_PRT1_AG
SEVEN_E__AMUX EQU CYREG_PRT1_AMUX
SEVEN_E__BIE EQU CYREG_PRT1_BIE
SEVEN_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_E__BYP EQU CYREG_PRT1_BYP
SEVEN_E__CTL EQU CYREG_PRT1_CTL
SEVEN_E__DM0 EQU CYREG_PRT1_DM0
SEVEN_E__DM1 EQU CYREG_PRT1_DM1
SEVEN_E__DM2 EQU CYREG_PRT1_DM2
SEVEN_E__DR EQU CYREG_PRT1_DR
SEVEN_E__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_E__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_E__MASK EQU 0x08
SEVEN_E__PORT EQU 1
SEVEN_E__PRT EQU CYREG_PRT1_PRT
SEVEN_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_E__PS EQU CYREG_PRT1_PS
SEVEN_E__SHIFT EQU 3
SEVEN_E__SLW EQU CYREG_PRT1_SLW

/* SEVEN_F */
SEVEN_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SEVEN_F__0__MASK EQU 0x04
SEVEN_F__0__PC EQU CYREG_PRT1_PC2
SEVEN_F__0__PORT EQU 1
SEVEN_F__0__SHIFT EQU 2
SEVEN_F__AG EQU CYREG_PRT1_AG
SEVEN_F__AMUX EQU CYREG_PRT1_AMUX
SEVEN_F__BIE EQU CYREG_PRT1_BIE
SEVEN_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_F__BYP EQU CYREG_PRT1_BYP
SEVEN_F__CTL EQU CYREG_PRT1_CTL
SEVEN_F__DM0 EQU CYREG_PRT1_DM0
SEVEN_F__DM1 EQU CYREG_PRT1_DM1
SEVEN_F__DM2 EQU CYREG_PRT1_DM2
SEVEN_F__DR EQU CYREG_PRT1_DR
SEVEN_F__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_F__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_F__MASK EQU 0x04
SEVEN_F__PORT EQU 1
SEVEN_F__PRT EQU CYREG_PRT1_PRT
SEVEN_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_F__PS EQU CYREG_PRT1_PS
SEVEN_F__SHIFT EQU 2
SEVEN_F__SLW EQU CYREG_PRT1_SLW

/* SEVEN_G */
SEVEN_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
SEVEN_G__0__MASK EQU 0x02
SEVEN_G__0__PC EQU CYREG_PRT1_PC1
SEVEN_G__0__PORT EQU 1
SEVEN_G__0__SHIFT EQU 1
SEVEN_G__AG EQU CYREG_PRT1_AG
SEVEN_G__AMUX EQU CYREG_PRT1_AMUX
SEVEN_G__BIE EQU CYREG_PRT1_BIE
SEVEN_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_G__BYP EQU CYREG_PRT1_BYP
SEVEN_G__CTL EQU CYREG_PRT1_CTL
SEVEN_G__DM0 EQU CYREG_PRT1_DM0
SEVEN_G__DM1 EQU CYREG_PRT1_DM1
SEVEN_G__DM2 EQU CYREG_PRT1_DM2
SEVEN_G__DR EQU CYREG_PRT1_DR
SEVEN_G__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_G__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_G__MASK EQU 0x02
SEVEN_G__PORT EQU 1
SEVEN_G__PRT EQU CYREG_PRT1_PRT
SEVEN_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_G__PS EQU CYREG_PRT1_PS
SEVEN_G__SHIFT EQU 1
SEVEN_G__SLW EQU CYREG_PRT1_SLW

/* led_red */
led_red__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
led_red__0__MASK EQU 0x40
led_red__0__PC EQU CYREG_PRT0_PC6
led_red__0__PORT EQU 0
led_red__0__SHIFT EQU 6
led_red__AG EQU CYREG_PRT0_AG
led_red__AMUX EQU CYREG_PRT0_AMUX
led_red__BIE EQU CYREG_PRT0_BIE
led_red__BIT_MASK EQU CYREG_PRT0_BIT_MASK
led_red__BYP EQU CYREG_PRT0_BYP
led_red__CTL EQU CYREG_PRT0_CTL
led_red__DM0 EQU CYREG_PRT0_DM0
led_red__DM1 EQU CYREG_PRT0_DM1
led_red__DM2 EQU CYREG_PRT0_DM2
led_red__DR EQU CYREG_PRT0_DR
led_red__INP_DIS EQU CYREG_PRT0_INP_DIS
led_red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
led_red__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
led_red__LCD_EN EQU CYREG_PRT0_LCD_EN
led_red__MASK EQU 0x40
led_red__PORT EQU 0
led_red__PRT EQU CYREG_PRT0_PRT
led_red__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
led_red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
led_red__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
led_red__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
led_red__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
led_red__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
led_red__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
led_red__PS EQU CYREG_PRT0_PS
led_red__SHIFT EQU 6
led_red__SLW EQU CYREG_PRT0_SLW

/* DEBUG_RX */
DEBUG_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DEBUG_RX__0__MASK EQU 0x40
DEBUG_RX__0__PC EQU CYREG_PRT12_PC6
DEBUG_RX__0__PORT EQU 12
DEBUG_RX__0__SHIFT EQU 6
DEBUG_RX__AG EQU CYREG_PRT12_AG
DEBUG_RX__BIE EQU CYREG_PRT12_BIE
DEBUG_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_RX__BYP EQU CYREG_PRT12_BYP
DEBUG_RX__DM0 EQU CYREG_PRT12_DM0
DEBUG_RX__DM1 EQU CYREG_PRT12_DM1
DEBUG_RX__DM2 EQU CYREG_PRT12_DM2
DEBUG_RX__DR EQU CYREG_PRT12_DR
DEBUG_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_RX__MASK EQU 0x40
DEBUG_RX__PORT EQU 12
DEBUG_RX__PRT EQU CYREG_PRT12_PRT
DEBUG_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_RX__PS EQU CYREG_PRT12_PS
DEBUG_RX__SHIFT EQU 6
DEBUG_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_RX__SLW EQU CYREG_PRT12_SLW

/* DEBUG_TX */
DEBUG_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DEBUG_TX__0__MASK EQU 0x80
DEBUG_TX__0__PC EQU CYREG_PRT12_PC7
DEBUG_TX__0__PORT EQU 12
DEBUG_TX__0__SHIFT EQU 7
DEBUG_TX__AG EQU CYREG_PRT12_AG
DEBUG_TX__BIE EQU CYREG_PRT12_BIE
DEBUG_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_TX__BYP EQU CYREG_PRT12_BYP
DEBUG_TX__DM0 EQU CYREG_PRT12_DM0
DEBUG_TX__DM1 EQU CYREG_PRT12_DM1
DEBUG_TX__DM2 EQU CYREG_PRT12_DM2
DEBUG_TX__DR EQU CYREG_PRT12_DR
DEBUG_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_TX__MASK EQU 0x80
DEBUG_TX__PORT EQU 12
DEBUG_TX__PRT EQU CYREG_PRT12_PRT
DEBUG_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_TX__PS EQU CYREG_PRT12_PS
DEBUG_TX__SHIFT EQU 7
DEBUG_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_TX__SLW EQU CYREG_PRT12_SLW

/* RGB_blue */
RGB_blue__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_blue__0__MASK EQU 0x08
RGB_blue__0__PC EQU CYREG_PRT2_PC3
RGB_blue__0__PORT EQU 2
RGB_blue__0__SHIFT EQU 3
RGB_blue__AG EQU CYREG_PRT2_AG
RGB_blue__AMUX EQU CYREG_PRT2_AMUX
RGB_blue__BIE EQU CYREG_PRT2_BIE
RGB_blue__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_blue__BYP EQU CYREG_PRT2_BYP
RGB_blue__CTL EQU CYREG_PRT2_CTL
RGB_blue__DM0 EQU CYREG_PRT2_DM0
RGB_blue__DM1 EQU CYREG_PRT2_DM1
RGB_blue__DM2 EQU CYREG_PRT2_DM2
RGB_blue__DR EQU CYREG_PRT2_DR
RGB_blue__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_blue__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_blue__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_blue__MASK EQU 0x08
RGB_blue__PORT EQU 2
RGB_blue__PRT EQU CYREG_PRT2_PRT
RGB_blue__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_blue__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_blue__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_blue__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_blue__PS EQU CYREG_PRT2_PS
RGB_blue__SHIFT EQU 3
RGB_blue__SLW EQU CYREG_PRT2_SLW

/* SEVEN_DP */
SEVEN_DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
SEVEN_DP__0__MASK EQU 0x01
SEVEN_DP__0__PC EQU CYREG_PRT1_PC0
SEVEN_DP__0__PORT EQU 1
SEVEN_DP__0__SHIFT EQU 0
SEVEN_DP__AG EQU CYREG_PRT1_AG
SEVEN_DP__AMUX EQU CYREG_PRT1_AMUX
SEVEN_DP__BIE EQU CYREG_PRT1_BIE
SEVEN_DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SEVEN_DP__BYP EQU CYREG_PRT1_BYP
SEVEN_DP__CTL EQU CYREG_PRT1_CTL
SEVEN_DP__DM0 EQU CYREG_PRT1_DM0
SEVEN_DP__DM1 EQU CYREG_PRT1_DM1
SEVEN_DP__DM2 EQU CYREG_PRT1_DM2
SEVEN_DP__DR EQU CYREG_PRT1_DR
SEVEN_DP__INP_DIS EQU CYREG_PRT1_INP_DIS
SEVEN_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SEVEN_DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SEVEN_DP__LCD_EN EQU CYREG_PRT1_LCD_EN
SEVEN_DP__MASK EQU 0x01
SEVEN_DP__PORT EQU 1
SEVEN_DP__PRT EQU CYREG_PRT1_PRT
SEVEN_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SEVEN_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SEVEN_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SEVEN_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SEVEN_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SEVEN_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SEVEN_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SEVEN_DP__PS EQU CYREG_PRT1_PS
SEVEN_DP__SHIFT EQU 0
SEVEN_DP__SLW EQU CYREG_PRT1_SLW

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x00
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x01
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x01

/* RGB_green */
RGB_green__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_green__0__MASK EQU 0x10
RGB_green__0__PC EQU CYREG_PRT2_PC4
RGB_green__0__PORT EQU 2
RGB_green__0__SHIFT EQU 4
RGB_green__AG EQU CYREG_PRT2_AG
RGB_green__AMUX EQU CYREG_PRT2_AMUX
RGB_green__BIE EQU CYREG_PRT2_BIE
RGB_green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_green__BYP EQU CYREG_PRT2_BYP
RGB_green__CTL EQU CYREG_PRT2_CTL
RGB_green__DM0 EQU CYREG_PRT2_DM0
RGB_green__DM1 EQU CYREG_PRT2_DM1
RGB_green__DM2 EQU CYREG_PRT2_DM2
RGB_green__DR EQU CYREG_PRT2_DR
RGB_green__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_green__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_green__MASK EQU 0x10
RGB_green__PORT EQU 2
RGB_green__PRT EQU CYREG_PRT2_PRT
RGB_green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_green__PS EQU CYREG_PRT2_PS
RGB_green__SHIFT EQU 4
RGB_green__SLW EQU CYREG_PRT2_SLW

/* SEVEN_reg */
SEVEN_reg_Sync_ctrl_reg__0__MASK EQU 0x01
SEVEN_reg_Sync_ctrl_reg__0__POS EQU 0
SEVEN_reg_Sync_ctrl_reg__1__MASK EQU 0x02
SEVEN_reg_Sync_ctrl_reg__1__POS EQU 1
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SEVEN_reg_Sync_ctrl_reg__2__MASK EQU 0x04
SEVEN_reg_Sync_ctrl_reg__2__POS EQU 2
SEVEN_reg_Sync_ctrl_reg__3__MASK EQU 0x08
SEVEN_reg_Sync_ctrl_reg__3__POS EQU 3
SEVEN_reg_Sync_ctrl_reg__4__MASK EQU 0x10
SEVEN_reg_Sync_ctrl_reg__4__POS EQU 4
SEVEN_reg_Sync_ctrl_reg__5__MASK EQU 0x20
SEVEN_reg_Sync_ctrl_reg__5__POS EQU 5
SEVEN_reg_Sync_ctrl_reg__6__MASK EQU 0x40
SEVEN_reg_Sync_ctrl_reg__6__POS EQU 6
SEVEN_reg_Sync_ctrl_reg__7__MASK EQU 0x80
SEVEN_reg_Sync_ctrl_reg__7__POS EQU 7
SEVEN_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
SEVEN_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SEVEN_reg_Sync_ctrl_reg__MASK EQU 0xFF
SEVEN_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SEVEN_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* UART_Logs */
UART_Logs_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_Logs_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_Logs_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_Logs_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_Logs_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_Logs_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_Logs_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_Logs_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_Logs_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_Logs_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_Logs_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_Logs_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Logs_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_Logs_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Logs_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Logs_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Logs_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_Logs_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_Logs_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_Logs_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_Logs_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Logs_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Logs_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_Logs_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Logs_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Logs_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_Logs_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_Logs_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_Logs_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_Logs_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_Logs_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_Logs_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_Logs_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_Logs_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Logs_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_Logs_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_Logs_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_Logs_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Logs_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_Logs_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Logs_BUART_sRX_RxSts__3__POS EQU 3
UART_Logs_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Logs_BUART_sRX_RxSts__4__POS EQU 4
UART_Logs_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Logs_BUART_sRX_RxSts__5__POS EQU 5
UART_Logs_BUART_sRX_RxSts__MASK EQU 0x38
UART_Logs_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_Logs_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Logs_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Logs_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_Logs_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_Logs_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_Logs_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_Logs_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_Logs_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_Logs_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_Logs_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_Logs_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Logs_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_Logs_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_Logs_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_Logs_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Logs_BUART_sTX_TxSts__0__POS EQU 0
UART_Logs_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Logs_BUART_sTX_TxSts__1__POS EQU 1
UART_Logs_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Logs_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_Logs_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Logs_BUART_sTX_TxSts__2__POS EQU 2
UART_Logs_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Logs_BUART_sTX_TxSts__3__POS EQU 3
UART_Logs_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Logs_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_Logs_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Logs_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_Logs_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_Logs_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_Logs_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_Logs_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Logs_IntClock__INDEX EQU 0x01
UART_Logs_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Logs_IntClock__PM_ACT_MSK EQU 0x02
UART_Logs_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Logs_IntClock__PM_STBY_MSK EQU 0x02
UART_Logs_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Logs_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Logs_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_Logs_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_Logs_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_Logs_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_Logs_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Logs_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_Logs_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Logs_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Logs_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_Logs_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_Logs_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_Logs_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_Logs_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Logs_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_timer */
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x20000
isr_timer__INTC_NUMBER EQU 17
isr_timer__INTC_PRIOR_NUM EQU 7
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* led_green */
led_green__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
led_green__0__MASK EQU 0x80
led_green__0__PC EQU CYREG_PRT0_PC7
led_green__0__PORT EQU 0
led_green__0__SHIFT EQU 7
led_green__AG EQU CYREG_PRT0_AG
led_green__AMUX EQU CYREG_PRT0_AMUX
led_green__BIE EQU CYREG_PRT0_BIE
led_green__BIT_MASK EQU CYREG_PRT0_BIT_MASK
led_green__BYP EQU CYREG_PRT0_BYP
led_green__CTL EQU CYREG_PRT0_CTL
led_green__DM0 EQU CYREG_PRT0_DM0
led_green__DM1 EQU CYREG_PRT0_DM1
led_green__DM2 EQU CYREG_PRT0_DM2
led_green__DR EQU CYREG_PRT0_DR
led_green__INP_DIS EQU CYREG_PRT0_INP_DIS
led_green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
led_green__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
led_green__LCD_EN EQU CYREG_PRT0_LCD_EN
led_green__MASK EQU 0x80
led_green__PORT EQU 0
led_green__PRT EQU CYREG_PRT0_PRT
led_green__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
led_green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
led_green__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
led_green__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
led_green__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
led_green__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
led_green__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
led_green__PS EQU CYREG_PRT0_PS
led_green__SHIFT EQU 7
led_green__SLW EQU CYREG_PRT0_SLW

/* led_yellow */
led_yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
led_yellow__0__MASK EQU 0x01
led_yellow__0__PC EQU CYREG_PRT2_PC0
led_yellow__0__PORT EQU 2
led_yellow__0__SHIFT EQU 0
led_yellow__AG EQU CYREG_PRT2_AG
led_yellow__AMUX EQU CYREG_PRT2_AMUX
led_yellow__BIE EQU CYREG_PRT2_BIE
led_yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_yellow__BYP EQU CYREG_PRT2_BYP
led_yellow__CTL EQU CYREG_PRT2_CTL
led_yellow__DM0 EQU CYREG_PRT2_DM0
led_yellow__DM1 EQU CYREG_PRT2_DM1
led_yellow__DM2 EQU CYREG_PRT2_DM2
led_yellow__DR EQU CYREG_PRT2_DR
led_yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
led_yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
led_yellow__MASK EQU 0x01
led_yellow__PORT EQU 2
led_yellow__PRT EQU CYREG_PRT2_PRT
led_yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_yellow__PS EQU CYREG_PRT2_PS
led_yellow__SHIFT EQU 0
led_yellow__SLW EQU CYREG_PRT2_SLW

/* PWM_RGB_red */
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_RGB_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_RGB_red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RGB_red_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RGB_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_RGB_red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RGB_red_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RGB_red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RGB_red_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RGB_red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_RGB_red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_RGB_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_RGB_red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_RGB_red_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* PWM_led_red */
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_led_red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_led_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_led_red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_red_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_led_red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_red_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_red_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_led_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_led_red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_led_red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_led_red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* isr_buttons */
isr_buttons__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_buttons__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_buttons__INTC_MASK EQU 0x04
isr_buttons__INTC_NUMBER EQU 2
isr_buttons__INTC_PRIOR_NUM EQU 7
isr_buttons__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_buttons__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_buttons__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_RGB_blue */
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_RGB_blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_RGB_blue_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RGB_blue_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RGB_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_RGB_blue_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RGB_blue_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RGB_blue_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RGB_blue_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RGB_blue_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_RGB_blue_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_RGB_blue_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_RGB_blue_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_RGB_blue_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* SEVEN_SELECT */
SEVEN_SELECT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SEVEN_SELECT__0__MASK EQU 0x20
SEVEN_SELECT__0__PC EQU CYREG_PRT3_PC5
SEVEN_SELECT__0__PORT EQU 3
SEVEN_SELECT__0__SHIFT EQU 5
SEVEN_SELECT__AG EQU CYREG_PRT3_AG
SEVEN_SELECT__AMUX EQU CYREG_PRT3_AMUX
SEVEN_SELECT__BIE EQU CYREG_PRT3_BIE
SEVEN_SELECT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SEVEN_SELECT__BYP EQU CYREG_PRT3_BYP
SEVEN_SELECT__CTL EQU CYREG_PRT3_CTL
SEVEN_SELECT__DM0 EQU CYREG_PRT3_DM0
SEVEN_SELECT__DM1 EQU CYREG_PRT3_DM1
SEVEN_SELECT__DM2 EQU CYREG_PRT3_DM2
SEVEN_SELECT__DR EQU CYREG_PRT3_DR
SEVEN_SELECT__INP_DIS EQU CYREG_PRT3_INP_DIS
SEVEN_SELECT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SEVEN_SELECT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SEVEN_SELECT__LCD_EN EQU CYREG_PRT3_LCD_EN
SEVEN_SELECT__MASK EQU 0x20
SEVEN_SELECT__PORT EQU 3
SEVEN_SELECT__PRT EQU CYREG_PRT3_PRT
SEVEN_SELECT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SEVEN_SELECT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SEVEN_SELECT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SEVEN_SELECT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SEVEN_SELECT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SEVEN_SELECT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SEVEN_SELECT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SEVEN_SELECT__PS EQU CYREG_PRT3_PS
SEVEN_SELECT__SHIFT EQU 5
SEVEN_SELECT__SLW EQU CYREG_PRT3_SLW

/* Button_Left_1 */
Button_Left_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_Left_1__0__MASK EQU 0x08
Button_Left_1__0__PC EQU CYREG_PRT0_PC3
Button_Left_1__0__PORT EQU 0
Button_Left_1__0__SHIFT EQU 3
Button_Left_1__AG EQU CYREG_PRT0_AG
Button_Left_1__AMUX EQU CYREG_PRT0_AMUX
Button_Left_1__BIE EQU CYREG_PRT0_BIE
Button_Left_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_Left_1__BYP EQU CYREG_PRT0_BYP
Button_Left_1__CTL EQU CYREG_PRT0_CTL
Button_Left_1__DM0 EQU CYREG_PRT0_DM0
Button_Left_1__DM1 EQU CYREG_PRT0_DM1
Button_Left_1__DM2 EQU CYREG_PRT0_DM2
Button_Left_1__DR EQU CYREG_PRT0_DR
Button_Left_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_Left_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_Left_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_Left_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_Left_1__MASK EQU 0x08
Button_Left_1__PORT EQU 0
Button_Left_1__PRT EQU CYREG_PRT0_PRT
Button_Left_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_Left_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_Left_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_Left_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_Left_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_Left_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_Left_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_Left_1__PS EQU CYREG_PRT0_PS
Button_Left_1__SHIFT EQU 3
Button_Left_1__SLW EQU CYREG_PRT0_SLW

/* Button_Left_2 */
Button_Left_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button_Left_2__0__MASK EQU 0x20
Button_Left_2__0__PC EQU CYREG_PRT0_PC5
Button_Left_2__0__PORT EQU 0
Button_Left_2__0__SHIFT EQU 5
Button_Left_2__AG EQU CYREG_PRT0_AG
Button_Left_2__AMUX EQU CYREG_PRT0_AMUX
Button_Left_2__BIE EQU CYREG_PRT0_BIE
Button_Left_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_Left_2__BYP EQU CYREG_PRT0_BYP
Button_Left_2__CTL EQU CYREG_PRT0_CTL
Button_Left_2__DM0 EQU CYREG_PRT0_DM0
Button_Left_2__DM1 EQU CYREG_PRT0_DM1
Button_Left_2__DM2 EQU CYREG_PRT0_DM2
Button_Left_2__DR EQU CYREG_PRT0_DR
Button_Left_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_Left_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_Left_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_Left_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_Left_2__MASK EQU 0x20
Button_Left_2__PORT EQU 0
Button_Left_2__PRT EQU CYREG_PRT0_PRT
Button_Left_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_Left_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_Left_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_Left_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_Left_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_Left_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_Left_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_Left_2__PS EQU CYREG_PRT0_PS
Button_Left_2__SHIFT EQU 5
Button_Left_2__SLW EQU CYREG_PRT0_SLW

/* PWM_RGB_green */
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_RGB_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_RGB_green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RGB_green_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RGB_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_RGB_green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RGB_green_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RGB_green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RGB_green_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RGB_green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_RGB_green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_RGB_green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_RGB_green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_RGB_green_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* PWM_led_green */
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_led_green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_led_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_led_green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_green_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_led_green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_green_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_green_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_led_green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_led_green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_led_green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_led_green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

/* Button_Right_1 */
Button_Right_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_Right_1__0__MASK EQU 0x10
Button_Right_1__0__PC EQU CYREG_PRT0_PC4
Button_Right_1__0__PORT EQU 0
Button_Right_1__0__SHIFT EQU 4
Button_Right_1__AG EQU CYREG_PRT0_AG
Button_Right_1__AMUX EQU CYREG_PRT0_AMUX
Button_Right_1__BIE EQU CYREG_PRT0_BIE
Button_Right_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_Right_1__BYP EQU CYREG_PRT0_BYP
Button_Right_1__CTL EQU CYREG_PRT0_CTL
Button_Right_1__DM0 EQU CYREG_PRT0_DM0
Button_Right_1__DM1 EQU CYREG_PRT0_DM1
Button_Right_1__DM2 EQU CYREG_PRT0_DM2
Button_Right_1__DR EQU CYREG_PRT0_DR
Button_Right_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_Right_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_Right_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_Right_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_Right_1__MASK EQU 0x10
Button_Right_1__PORT EQU 0
Button_Right_1__PRT EQU CYREG_PRT0_PRT
Button_Right_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_Right_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_Right_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_Right_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_Right_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_Right_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_Right_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_Right_1__PS EQU CYREG_PRT0_PS
Button_Right_1__SHIFT EQU 4
Button_Right_1__SLW EQU CYREG_PRT0_SLW

/* Button_Right_2 */
Button_Right_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Button_Right_2__0__MASK EQU 0x04
Button_Right_2__0__PC EQU CYREG_PRT3_PC2
Button_Right_2__0__PORT EQU 3
Button_Right_2__0__SHIFT EQU 2
Button_Right_2__AG EQU CYREG_PRT3_AG
Button_Right_2__AMUX EQU CYREG_PRT3_AMUX
Button_Right_2__BIE EQU CYREG_PRT3_BIE
Button_Right_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_Right_2__BYP EQU CYREG_PRT3_BYP
Button_Right_2__CTL EQU CYREG_PRT3_CTL
Button_Right_2__DM0 EQU CYREG_PRT3_DM0
Button_Right_2__DM1 EQU CYREG_PRT3_DM1
Button_Right_2__DM2 EQU CYREG_PRT3_DM2
Button_Right_2__DR EQU CYREG_PRT3_DR
Button_Right_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_Right_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_Right_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_Right_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_Right_2__MASK EQU 0x04
Button_Right_2__PORT EQU 3
Button_Right_2__PRT EQU CYREG_PRT3_PRT
Button_Right_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_Right_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_Right_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_Right_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_Right_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_Right_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_Right_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_Right_2__PS EQU CYREG_PRT3_PS
Button_Right_2__SHIFT EQU 2
Button_Right_2__SLW EQU CYREG_PRT3_SLW

/* PWM_led_yellow */
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_led_yellow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_led_yellow_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_led_yellow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_led_yellow_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_led_yellow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_led_yellow_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1

/* Clock_Counter_RG */
Clock_Counter_RG__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Counter_RG__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Counter_RG__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Counter_RG__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Counter_RG__INDEX EQU 0x02
Clock_Counter_RG__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Counter_RG__PM_ACT_MSK EQU 0x04
Clock_Counter_RG__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Counter_RG__PM_STBY_MSK EQU 0x04

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
