#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000219ff752d20 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
P_00000219ff753770 .param/l "clk_period" 1 2 7, +C4<00000000000000000000000000000101>;
P_00000219ff7537a8 .param/l "width" 1 2 6, +C4<00000000000000000000000000001000>;
v00000219ff7ce840_0 .var "clk", 0 0;
v00000219ff7ce8e0_0 .var "data_in", 7 0;
v00000219ff7ce980_0 .net "data_out", 7 0, v00000219ff753040_0;  1 drivers
v00000219ff7cea20_0 .var "load", 0 0;
v00000219ff7ceac0_0 .var "reset", 0 0;
S_00000219ff752eb0 .scope module, "uut" "pipo_reg" 2 15, 3 3 0, S_00000219ff752d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 8 "data_out";
P_00000219ff789520 .param/l "width" 0 3 3, +C4<00000000000000000000000000001000>;
v00000219ff753550_0 .net "clk", 0 0, v00000219ff7ce840_0;  1 drivers
v00000219ff6ca1f0_0 .net "data_in", 7 0, v00000219ff7ce8e0_0;  1 drivers
v00000219ff753040_0 .var "data_out", 7 0;
v00000219ff7530e0_0 .net "load", 0 0, v00000219ff7cea20_0;  1 drivers
v00000219ff753180_0 .net "reset", 0 0, v00000219ff7ceac0_0;  1 drivers
E_00000219ff7895e0 .event posedge, v00000219ff753180_0, v00000219ff753550_0;
    .scope S_00000219ff752eb0;
T_0 ;
    %wait E_00000219ff7895e0;
    %load/vec4 v00000219ff753180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000219ff753040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000219ff7530e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000219ff6ca1f0_0;
    %assign/vec4 v00000219ff753040_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000219ff752d20;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000219ff752d20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000219ff752d20;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000219ff7ce840_0;
    %inv;
    %assign/vec4 v00000219ff7ce840_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000219ff752d20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219ff7ce840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219ff7ceac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219ff7cea20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000219ff7ce8e0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219ff7ceac0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000219ff7ce8e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219ff7cea20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219ff7cea20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000219ff7ce8e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219ff7cea20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219ff7cea20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000219ff7ce8e0_0, 0, 8;
    %delay 50000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000219ff752d20;
T_4 ;
    %vpi_call 2 43 "$monitor", "reset = %b, clk = %b, load = %b, data_in = %b, data_out = %b", v00000219ff7ceac0_0, v00000219ff7ce840_0, v00000219ff7cea20_0, v00000219ff7ce8e0_0, v00000219ff7ce980_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./pipo_reg.v";
