Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\ise_project\audioproj\ip_integration\_xps_tempmhsfilename.mhs line 31 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\ise_project\audioproj\ip_integration\_xps_tempmhsfilename.mhs line 39 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\ise_project\audioproj\ip_integration\_xps_tempmhsfilename.mhs line 53 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\ise_project\audioproj\ip_integration\_xps_tempmhsfilename.mhs line 67 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\ise_project\audioproj\ip_integration\_xps_tempmhsfilename.mhs line 81 
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Tue Oct 14 17:42:22 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 134: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 135: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 181: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 189: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 192: Syntax error near "<=".
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Oct 14 17:45:54 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 134: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 135: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 181: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 189: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 192: Syntax error near "<=".
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Oct 14 17:49:06 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 181: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 189: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 192: Syntax error near "<=".
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 162: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 162: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Tue Oct 14 17:51:21 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 181: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 189: Syntax error near "<=".
ERROR:HDLCompiler:806 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 192: Syntax error near "<=".
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 142: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 143: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 161: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 162: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 162: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ip_integration_peripheral_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 16:28:07 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 135: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 135: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 136: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 136: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 144: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 145: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 151: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 151: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 163: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 163: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 164: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 164: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 173: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Oct 15 16:34:35 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 137: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 137: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 138: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 138: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 16:35:41 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 137: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 137: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 138: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 138: Procedural assignment to a non-register IP2Bus_Data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Oct 15 16:36:50 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 16:47:14 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 16:50:50 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Save project successfully

********************************************************************************
At Local date and time: Wed Oct 15 18:16:57 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Copying
cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_ip_integration_peripheral_0_wrapper.ngc] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 18:40:17 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 18:42:03 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 18:54:31 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 18:54:41 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Oct 15 18:54:48 2014
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Oct 15 18:54:57 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 18:56:00 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 19:35:06 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:35:20 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:35:26 2014
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:35:33 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 19:36:55 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui

********************************************************************************
At Local date and time: Wed Oct 15 19:47:05 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc implementation/system_ip_integration_peripheral_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:47:46 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_axi4lite_0_wrapper.ngc] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 19:51:22 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:51:40 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:51:47 2014
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Oct 15 19:51:55 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 19:53:08 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 146: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 147: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 148: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 149: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 153: Procedural assignment to a non-register mem_ip2bus_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 165: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 166: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 175: Procedural assignment to a non-register mem_wr_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 176: Procedural assignment to a non-register mem_rd_ack is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "C:/workspace/ise_project/audioproj/ip_integration/pcores/ip_integration_peripheral_v1_00_a/hdl/verilog/user_logic.v" Line 186: Procedural assignment to a non-register IP2Bus_AddrAck is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\workspace\ise_project\audioproj\ip_integration\synthesis\system_ip_integra
   tion_peripheral_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_axi4lite_0_wrapper.ngc] Error 2
Done!
ip_integration_peripheral_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Oct 15 20:06:07 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_axi4lite_0_wrapper.ngc implementation/system_sws_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_btns_5bits_wrapper.ngc implementation/system_processing_system7_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Assigned Driver generic 1.00.a for instance ip_integration_peripheral_0
ip_integration_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral ip_integration_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ip_integration_peripheral_0

********************************************************************************
At Local date and time: Wed Oct 15 20:07:01 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/ise_project/audioproj/ip_integration/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x75a00000-0x75a0ffff) ip_integration_peripheral_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 48 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 62 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 76 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 90 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:ip_integration_peripheral_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 176 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\workspace\ise_project\audioproj\ip_integration\system.mhs line 40 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/axi4lite_0_wra
pper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 127.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/workspace/ise_project/audioproj/ip_integration/implementation 

Using Flow File:
C:/workspace/ise_project/audioproj/ip_integration/implementation/fpga.flw 
Using Option File(s): 
 C:/workspace/ise_project/audioproj/ip_integration/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
C:/workspace/ise_project/audioproj/ip_integration/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system.ngc"
...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_process
ing_system7_0_wrapper.ngc"...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_axi4lit
e_0_wrapper.ngc"...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_sws_8bi
ts_wrapper.ngc"...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_leds_8b
its_wrapper.ngc"...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_btns_5b
its_wrapper.ngc"...
Loading design module
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_ip_inte
gration_peripheral_0_wrapper.ngc"...
Applying constraints in
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_process
ing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"C:/workspace/ise_project/audioproj/ip_integration/implementation/system_axi4lit
e_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 35 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bf45fbcd) REAL time: 39 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bf45fbcd) REAL time: 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bf45fbcd) REAL time: 39 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cc0d3045) REAL time: 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cc0d3045) REAL time: 44 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:cc0d3045) REAL time: 44 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:cc0d3045) REAL time: 44 secs 

Phase 8.8  Global Placement
.................
.....................................................................
............................................................................
Phase 8.8  Global Placement (Checksum:1b6db73f) REAL time: 46 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1b6db73f) REAL time: 46 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a3e6d9df) REAL time: 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a3e6d9df) REAL time: 49 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a3e6d9df) REAL time: 49 secs 

Total REAL time to Placer completion: 49 secs 
Total CPU  time to Placer completion: 48 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   360 out of 106,400    1
    Number used as Flip Flops:                 360
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        675 out of  53,200    1
    Number used as logic:                      646 out of  53,200    1
      Number using O6 output only:             562
      Number using O5 output only:               0
      Number using O5 and O6:                   84
      Number used as ROM:                        0
    Number used as Memory:                      23 out of  17,400    1
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            23
        Number using O6 output only:            23
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      6
      Number with same-slice register load:      1
      Number with same-slice carry load:         0
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                   255 out of  13,300    1
  Number of LUT Flip Flop pairs used:          729
    Number with an unused Flip Flop:           384 out of     729   52
    Number with an unused LUT:                  54 out of     729    7
    Number of fully used LUT-FF pairs:         291 out of     729   39
    Number of unique control sets:              42
    Number of slice register sites lost
      to control set restrictions:             177 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10
    Number of LOCed IOBs:                       21 out of      21  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        5 out of     200    2
    Number used as OLOGICE2s:                    5
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.28

Peak Memory Usage:  897 MB
Total REAL time to MAP completion:  51 secs 
Total CPU time to MAP completion:   50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOB33s                21 out of 200    10
      Number of LOCed IOB33s                21 out of 21    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of OLOGICE2s                       5 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of Slices                        255 out of 13300   1
   Number of Slice Registers               360 out of 106400  1
      Number used as Flip Flops            360
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    675 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     722 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Phase  1  : 5332 unrouted;      REAL time: 17 secs 

Phase  2  : 3210 unrouted;      REAL time: 17 secs 

Phase  3  : 1081 unrouted;      REAL time: 19 secs 

Phase  4  : 1081 unrouted; (Setup:0, Hold:2366, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1859, Component Switching Limit:0)     REAL time: 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1859, Component Switching Limit:0)     REAL time: 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1859, Component Switching Limit:0)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1859, Component Switching Limit:0)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  175 |  0.341     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.457ns|     8.543ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.040ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.149ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  727 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 18215 paths, 0 nets, and 3342 connections

Design statistics:
   Minimum period:   8.543ns (Maximum frequency: 117.055MHz)


Analysis completed Wed Oct 15 20:11:37 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Oct 15 20:11:52 2014

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\ise_project\audioproj\ip_integration\etc\system.gui
