

================================================================
== Vivado HLS Report for 'readmemB'
================================================================
* Date:           Fri Dec 25 17:01:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       Optimaized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 10.138 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.133 us | 0.133 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    717|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    145|    -|
|Register         |        -|      -|     365|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     365|    862|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln48_1_fu_189_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_2_fu_206_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_3_fu_223_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_4_fu_240_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_5_fu_257_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_6_fu_274_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_7_fu_291_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_8_fu_308_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln48_fu_170_p2                |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_142_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln45_1_fu_165_p2             |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |out_strm_V_din                    |  select  |      0|  0|  32|           1|          32|
    |select_ln45_1_fu_176_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_2_fu_194_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_3_fu_211_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_4_fu_228_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_5_fu_245_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_6_fu_262_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_7_fu_279_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_8_fu_296_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln45_fu_158_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 717|         367|         585|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |out_strm_V_blk_n         |   9|          2|    1|          2|
    |req_strm_V_blk_n         |   9|          2|    1|          2|
    |tb_address1              |  50|         11|    4|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 145|         32|   10|         65|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_138                      |  32|   0|   32|          0|
    |select_ln45_1_reg_341        |  32|   0|   32|          0|
    |select_ln45_2_reg_352        |  32|   0|   32|          0|
    |select_ln45_3_reg_363        |  32|   0|   32|          0|
    |select_ln45_4_reg_374        |  32|   0|   32|          0|
    |select_ln45_5_reg_385        |  32|   0|   32|          0|
    |select_ln45_6_reg_396        |  32|   0|   32|          0|
    |select_ln45_7_reg_407        |  32|   0|   32|          0|
    |select_ln45_8_reg_418        |  32|   0|   32|          0|
    |tb_load_reg_326              |  32|   0|   32|          0|
    |tmp_1_reg_331                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 365|   0|  365|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   readmemB   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   readmemB   | return value |
|req_strm_V_dout     |  in |   32|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_empty_n  |  in |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_read     | out |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|out_strm_V_din      | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n   |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write    | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address1         | out |    4|  ap_memory |      tb      |     array    |
|tb_ce1              | out |    1|  ap_memory |      tb      |     array    |
|tb_q1               |  in |   32|  ap_memory |      tb      |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %tmp to i64" [example.cpp:47]   --->   Operation 13 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tb_addr = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47" [example.cpp:47]   --->   Operation 14 'getelementptr' 'tb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%tb_load = load i32* %tb_addr, align 4" [example.cpp:47]   --->   Operation 15 'load' 'tb_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 16 [1/2] (3.25ns)   --->   "%tb_load = load i32* %tb_addr, align 4" [example.cpp:47]   --->   Operation 16 'load' 'tb_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 17 'read' 'tmp_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i32 %tmp_1 to i64" [example.cpp:47]   --->   Operation 18 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tb_addr_1 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_1" [example.cpp:47]   --->   Operation 19 'getelementptr' 'tb_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%tb_load_1 = load i32* %tb_addr_1, align 4" [example.cpp:47]   --->   Operation 20 'load' 'tb_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %tmp, 0" [example.cpp:45]   --->   Operation 21 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.69ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 0, i32 %tb_load" [example.cpp:45]   --->   Operation 22 'select' 'select_ln45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln45_1 = icmp eq i32 %tmp_1, 0" [example.cpp:45]   --->   Operation 23 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%tb_load_1 = load i32* %tb_addr_1, align 4" [example.cpp:47]   --->   Operation 24 'load' 'tb_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln48 = add nsw i32 %tb_load_1, %select_ln45" [example.cpp:48]   --->   Operation 25 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln45_1 = select i1 %icmp_ln45_1, i32 %select_ln45, i32 %add_ln48" [example.cpp:45]   --->   Operation 26 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (3.63ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 27 'read' 'tmp_2' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i32 %tmp_2 to i64" [example.cpp:47]   --->   Operation 28 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tb_addr_2 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_2" [example.cpp:47]   --->   Operation 29 'getelementptr' 'tb_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%tb_load_2 = load i32* %tb_addr_2, align 4" [example.cpp:47]   --->   Operation 30 'load' 'tb_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln45_2 = icmp eq i32 %tmp_2, 0" [example.cpp:45]   --->   Operation 31 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/2] (3.25ns)   --->   "%tb_load_2 = load i32* %tb_addr_2, align 4" [example.cpp:47]   --->   Operation 32 'load' 'tb_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln48_1 = add nsw i32 %tb_load_2, %select_ln45_1" [example.cpp:48]   --->   Operation 33 'add' 'add_ln48_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln45_2 = select i1 %icmp_ln45_2, i32 %select_ln45_1, i32 %add_ln48_1" [example.cpp:45]   --->   Operation 34 'select' 'select_ln45_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 35 'read' 'tmp_3' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln47_3 = sext i32 %tmp_3 to i64" [example.cpp:47]   --->   Operation 36 'sext' 'sext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tb_addr_3 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_3" [example.cpp:47]   --->   Operation 37 'getelementptr' 'tb_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%tb_load_3 = load i32* %tb_addr_3, align 4" [example.cpp:47]   --->   Operation 38 'load' 'tb_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln45_3 = icmp eq i32 %tmp_3, 0" [example.cpp:45]   --->   Operation 39 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/2] (3.25ns)   --->   "%tb_load_3 = load i32* %tb_addr_3, align 4" [example.cpp:47]   --->   Operation 40 'load' 'tb_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln48_2 = add nsw i32 %tb_load_3, %select_ln45_2" [example.cpp:48]   --->   Operation 41 'add' 'add_ln48_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln45_3 = select i1 %icmp_ln45_3, i32 %select_ln45_2, i32 %add_ln48_2" [example.cpp:45]   --->   Operation 42 'select' 'select_ln45_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 43 'read' 'tmp_4' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln47_4 = sext i32 %tmp_4 to i64" [example.cpp:47]   --->   Operation 44 'sext' 'sext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tb_addr_4 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_4" [example.cpp:47]   --->   Operation 45 'getelementptr' 'tb_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%tb_load_4 = load i32* %tb_addr_4, align 4" [example.cpp:47]   --->   Operation 46 'load' 'tb_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln45_4 = icmp eq i32 %tmp_4, 0" [example.cpp:45]   --->   Operation 47 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/2] (3.25ns)   --->   "%tb_load_4 = load i32* %tb_addr_4, align 4" [example.cpp:47]   --->   Operation 48 'load' 'tb_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 49 [1/1] (2.55ns)   --->   "%add_ln48_3 = add nsw i32 %tb_load_4, %select_ln45_3" [example.cpp:48]   --->   Operation 49 'add' 'add_ln48_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45_4, i32 %select_ln45_3, i32 %add_ln48_3" [example.cpp:45]   --->   Operation 50 'select' 'select_ln45_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (3.63ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 51 'read' 'tmp_5' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln47_5 = sext i32 %tmp_5 to i64" [example.cpp:47]   --->   Operation 52 'sext' 'sext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tb_addr_5 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_5" [example.cpp:47]   --->   Operation 53 'getelementptr' 'tb_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (3.25ns)   --->   "%tb_load_5 = load i32* %tb_addr_5, align 4" [example.cpp:47]   --->   Operation 54 'load' 'tb_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln45_5 = icmp eq i32 %tmp_5, 0" [example.cpp:45]   --->   Operation 55 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/2] (3.25ns)   --->   "%tb_load_5 = load i32* %tb_addr_5, align 4" [example.cpp:47]   --->   Operation 56 'load' 'tb_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln48_4 = add nsw i32 %tb_load_5, %select_ln45_4" [example.cpp:48]   --->   Operation 57 'add' 'add_ln48_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.69ns)   --->   "%select_ln45_5 = select i1 %icmp_ln45_5, i32 %select_ln45_4, i32 %add_ln48_4" [example.cpp:45]   --->   Operation 58 'select' 'select_ln45_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (3.63ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 59 'read' 'tmp_6' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln47_6 = sext i32 %tmp_6 to i64" [example.cpp:47]   --->   Operation 60 'sext' 'sext_ln47_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tb_addr_6 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_6" [example.cpp:47]   --->   Operation 61 'getelementptr' 'tb_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%tb_load_6 = load i32* %tb_addr_6, align 4" [example.cpp:47]   --->   Operation 62 'load' 'tb_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln45_6 = icmp eq i32 %tmp_6, 0" [example.cpp:45]   --->   Operation 63 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/2] (3.25ns)   --->   "%tb_load_6 = load i32* %tb_addr_6, align 4" [example.cpp:47]   --->   Operation 64 'load' 'tb_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln48_5 = add nsw i32 %tb_load_6, %select_ln45_5" [example.cpp:48]   --->   Operation 65 'add' 'add_ln48_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln45_6 = select i1 %icmp_ln45_6, i32 %select_ln45_5, i32 %add_ln48_5" [example.cpp:45]   --->   Operation 66 'select' 'select_ln45_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 67 'read' 'tmp_7' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln47_7 = sext i32 %tmp_7 to i64" [example.cpp:47]   --->   Operation 68 'sext' 'sext_ln47_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tb_addr_7 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_7" [example.cpp:47]   --->   Operation 69 'getelementptr' 'tb_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (3.25ns)   --->   "%tb_load_7 = load i32* %tb_addr_7, align 4" [example.cpp:47]   --->   Operation 70 'load' 'tb_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln45_7 = icmp eq i32 %tmp_7, 0" [example.cpp:45]   --->   Operation 71 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/2] (3.25ns)   --->   "%tb_load_7 = load i32* %tb_addr_7, align 4" [example.cpp:47]   --->   Operation 72 'load' 'tb_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln48_6 = add nsw i32 %tb_load_7, %select_ln45_6" [example.cpp:48]   --->   Operation 73 'add' 'add_ln48_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln45_7 = select i1 %icmp_ln45_7, i32 %select_ln45_6, i32 %add_ln48_6" [example.cpp:45]   --->   Operation 74 'select' 'select_ln45_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 75 'read' 'tmp_8' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln47_8 = sext i32 %tmp_8 to i64" [example.cpp:47]   --->   Operation 76 'sext' 'sext_ln47_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tb_addr_8 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_8" [example.cpp:47]   --->   Operation 77 'getelementptr' 'tb_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [2/2] (3.25ns)   --->   "%tb_load_8 = load i32* %tb_addr_8, align 4" [example.cpp:47]   --->   Operation 78 'load' 'tb_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln45_8 = icmp eq i32 %tmp_8, 0" [example.cpp:45]   --->   Operation 79 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/2] (3.25ns)   --->   "%tb_load_8 = load i32* %tb_addr_8, align 4" [example.cpp:47]   --->   Operation 80 'load' 'tb_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln48_7 = add nsw i32 %tb_load_8, %select_ln45_7" [example.cpp:48]   --->   Operation 81 'add' 'add_ln48_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln45_8 = select i1 %icmp_ln45_8, i32 %select_ln45_7, i32 %add_ln48_7" [example.cpp:45]   --->   Operation 82 'select' 'select_ln45_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (3.63ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:44]   --->   Operation 83 'read' 'tmp_9' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln47_9 = sext i32 %tmp_9 to i64" [example.cpp:47]   --->   Operation 84 'sext' 'sext_ln47_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tb_addr_9 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln47_9" [example.cpp:47]   --->   Operation 85 'getelementptr' 'tb_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (3.25ns)   --->   "%tb_load_9 = load i32* %tb_addr_9, align 4" [example.cpp:47]   --->   Operation 86 'load' 'tb_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 10.1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %req_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([10 x i32]* %tb) nounwind"   --->   Operation 89 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %tb, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:39]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln45_9 = icmp eq i32 %tmp_9, 0" [example.cpp:45]   --->   Operation 92 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/2] (3.25ns)   --->   "%tb_load_9 = load i32* %tb_addr_9, align 4" [example.cpp:47]   --->   Operation 93 'load' 'tb_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln48_8 = add nsw i32 %tb_load_9, %select_ln45_8" [example.cpp:48]   --->   Operation 94 'add' 'add_ln48_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.69ns)   --->   "%tmp_10 = select i1 %icmp_ln45_9, i32 %select_ln45_8, i32 %add_ln48_8" [example.cpp:45]   --->   Operation 95 'select' 'tmp_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_strm_V, i32 %tmp_10)" [example.cpp:51]   --->   Operation 96 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [example.cpp:52]   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ req_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (read             ) [ 001100000000]
sext_ln47             (sext             ) [ 000000000000]
tb_addr               (getelementptr    ) [ 001000000000]
tb_load               (load             ) [ 000100000000]
tmp_1                 (read             ) [ 000100000000]
sext_ln47_1           (sext             ) [ 000000000000]
tb_addr_1             (getelementptr    ) [ 000100000000]
icmp_ln45             (icmp             ) [ 000000000000]
select_ln45           (select           ) [ 000000000000]
icmp_ln45_1           (icmp             ) [ 000000000000]
tb_load_1             (load             ) [ 000000000000]
add_ln48              (add              ) [ 000000000000]
select_ln45_1         (select           ) [ 000010000000]
tmp_2                 (read             ) [ 000010000000]
sext_ln47_2           (sext             ) [ 000000000000]
tb_addr_2             (getelementptr    ) [ 000010000000]
icmp_ln45_2           (icmp             ) [ 000000000000]
tb_load_2             (load             ) [ 000000000000]
add_ln48_1            (add              ) [ 000000000000]
select_ln45_2         (select           ) [ 000001000000]
tmp_3                 (read             ) [ 000001000000]
sext_ln47_3           (sext             ) [ 000000000000]
tb_addr_3             (getelementptr    ) [ 000001000000]
icmp_ln45_3           (icmp             ) [ 000000000000]
tb_load_3             (load             ) [ 000000000000]
add_ln48_2            (add              ) [ 000000000000]
select_ln45_3         (select           ) [ 000000100000]
tmp_4                 (read             ) [ 000000100000]
sext_ln47_4           (sext             ) [ 000000000000]
tb_addr_4             (getelementptr    ) [ 000000100000]
icmp_ln45_4           (icmp             ) [ 000000000000]
tb_load_4             (load             ) [ 000000000000]
add_ln48_3            (add              ) [ 000000000000]
select_ln45_4         (select           ) [ 000000010000]
tmp_5                 (read             ) [ 000000010000]
sext_ln47_5           (sext             ) [ 000000000000]
tb_addr_5             (getelementptr    ) [ 000000010000]
icmp_ln45_5           (icmp             ) [ 000000000000]
tb_load_5             (load             ) [ 000000000000]
add_ln48_4            (add              ) [ 000000000000]
select_ln45_5         (select           ) [ 000000001000]
tmp_6                 (read             ) [ 000000001000]
sext_ln47_6           (sext             ) [ 000000000000]
tb_addr_6             (getelementptr    ) [ 000000001000]
icmp_ln45_6           (icmp             ) [ 000000000000]
tb_load_6             (load             ) [ 000000000000]
add_ln48_5            (add              ) [ 000000000000]
select_ln45_6         (select           ) [ 000000000100]
tmp_7                 (read             ) [ 000000000100]
sext_ln47_7           (sext             ) [ 000000000000]
tb_addr_7             (getelementptr    ) [ 000000000100]
icmp_ln45_7           (icmp             ) [ 000000000000]
tb_load_7             (load             ) [ 000000000000]
add_ln48_6            (add              ) [ 000000000000]
select_ln45_7         (select           ) [ 000000000010]
tmp_8                 (read             ) [ 000000000010]
sext_ln47_8           (sext             ) [ 000000000000]
tb_addr_8             (getelementptr    ) [ 000000000010]
icmp_ln45_8           (icmp             ) [ 000000000000]
tb_load_8             (load             ) [ 000000000000]
add_ln48_7            (add              ) [ 000000000000]
select_ln45_8         (select           ) [ 010000000001]
tmp_9                 (read             ) [ 010000000001]
sext_ln47_9           (sext             ) [ 000000000000]
tb_addr_9             (getelementptr    ) [ 010000000001]
empty                 (specinterface    ) [ 000000000000]
empty_4               (specinterface    ) [ 000000000000]
specstablecontent_ln0 (specstablecontent) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specpipeline_ln39     (specpipeline     ) [ 000000000000]
icmp_ln45_9           (icmp             ) [ 000000000000]
tb_load_9             (load             ) [ 000000000000]
add_ln48_8            (add              ) [ 000000000000]
tmp_10                (select           ) [ 000000000000]
write_ln51            (write            ) [ 000000000000]
ret_ln52              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="req_strm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_strm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_strm_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_strm_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tb"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="grp_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_1/2 tmp_2/3 tmp_3/4 tmp_4/5 tmp_5/6 tmp_6/7 tmp_7/8 tmp_8/9 tmp_9/10 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln51_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/11 "/>
</bind>
</comp>

<comp id="49" class="1004" name="tb_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="32" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tb_load/1 tb_load_1/2 tb_load_2/3 tb_load_3/4 tb_load_4/5 tb_load_5/6 tb_load_6/7 tb_load_7/8 tb_load_8/9 tb_load_9/10 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tb_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tb_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_2/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tb_addr_3_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_3/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tb_addr_4_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_4/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tb_addr_5_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_5/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tb_addr_6_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_6/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tb_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_7/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tb_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_8/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tb_addr_9_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_9/10 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 tmp_3 tmp_4 tmp_5 tmp_6 tmp_7 tmp_8 tmp_9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 icmp_ln45_2/4 icmp_ln45_3/5 icmp_ln45_4/6 icmp_ln45_5/7 icmp_ln45_6/8 icmp_ln45_7/9 icmp_ln45_8/10 icmp_ln45_9/11 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln47_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln47_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln45_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln45_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln48_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln45_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln47_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln48_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln45_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln47_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_3/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln48_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln45_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln47_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_4/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln48_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln45_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln47_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_5/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln48_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln45_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_5/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln47_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_6/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln48_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln45_6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_6/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln47_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_7/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln48_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln45_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_7/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln47_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_8/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln48_7_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln45_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_8/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln47_9_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_9/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln48_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_10_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tb_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="tb_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tb_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tb_addr_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="select_ln45_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tb_addr_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln45_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tb_addr_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln45_3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tb_addr_4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="select_ln45_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tb_addr_5_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="select_ln45_5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tb_addr_6_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_6 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln45_6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_6 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tb_addr_7_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_7 "/>
</bind>
</comp>

<comp id="407" class="1005" name="select_ln45_7_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_7 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tb_addr_8_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_8 "/>
</bind>
</comp>

<comp id="418" class="1005" name="select_ln45_8_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tb_addr_9_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="34" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="65"><net_src comp="49" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="66" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="141"><net_src comp="36" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="36" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="156"><net_src comp="36" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="56" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="158" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="158" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="36" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="193"><net_src comp="56" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="142" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="36" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="210"><net_src comp="56" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="142" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="36" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="227"><net_src comp="56" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="142" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="36" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="244"><net_src comp="56" pin="7"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="142" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="36" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="261"><net_src comp="56" pin="7"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="142" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="36" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="278"><net_src comp="56" pin="7"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="142" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="36" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="295"><net_src comp="56" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="142" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="36" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="312"><net_src comp="56" pin="7"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="142" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="324"><net_src comp="49" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="329"><net_src comp="56" pin="7"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="334"><net_src comp="36" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="339"><net_src comp="66" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="344"><net_src comp="176" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="350"><net_src comp="74" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="355"><net_src comp="194" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="361"><net_src comp="82" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="366"><net_src comp="211" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="372"><net_src comp="90" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="377"><net_src comp="228" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="383"><net_src comp="98" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="388"><net_src comp="245" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="394"><net_src comp="106" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="399"><net_src comp="262" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="405"><net_src comp="114" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="410"><net_src comp="279" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="416"><net_src comp="122" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="421"><net_src comp="296" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="427"><net_src comp="130" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: req_strm_V | {}
	Port: out_strm_V | {11 }
	Port: tb | {}
 - Input state : 
	Port: readmemB : req_strm_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: readmemB : out_strm_V | {}
	Port: readmemB : tb | {1 2 3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		tb_addr : 1
		tb_load : 2
	State 2
		tb_addr_1 : 1
		tb_load_1 : 2
	State 3
		select_ln45 : 1
		add_ln48 : 2
		select_ln45_1 : 3
		tb_addr_2 : 1
		tb_load_2 : 2
	State 4
		add_ln48_1 : 1
		select_ln45_2 : 2
		tb_addr_3 : 1
		tb_load_3 : 2
	State 5
		add_ln48_2 : 1
		select_ln45_3 : 2
		tb_addr_4 : 1
		tb_load_4 : 2
	State 6
		add_ln48_3 : 1
		select_ln45_4 : 2
		tb_addr_5 : 1
		tb_load_5 : 2
	State 7
		add_ln48_4 : 1
		select_ln45_5 : 2
		tb_addr_6 : 1
		tb_load_6 : 2
	State 8
		add_ln48_5 : 1
		select_ln45_6 : 2
		tb_addr_7 : 1
		tb_load_7 : 2
	State 9
		add_ln48_6 : 1
		select_ln45_7 : 2
		tb_addr_8 : 1
		tb_load_8 : 2
	State 10
		add_ln48_7 : 1
		select_ln45_8 : 2
		tb_addr_9 : 1
		tb_load_9 : 2
	State 11
		add_ln48_8 : 1
		tmp_10 : 2
		write_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln48_fu_170    |    0    |    39   |
|          |    add_ln48_1_fu_189   |    0    |    39   |
|          |    add_ln48_2_fu_206   |    0    |    39   |
|          |    add_ln48_3_fu_223   |    0    |    39   |
|    add   |    add_ln48_4_fu_240   |    0    |    39   |
|          |    add_ln48_5_fu_257   |    0    |    39   |
|          |    add_ln48_6_fu_274   |    0    |    39   |
|          |    add_ln48_7_fu_291   |    0    |    39   |
|          |    add_ln48_8_fu_308   |    0    |    39   |
|----------|------------------------|---------|---------|
|          |   select_ln45_fu_158   |    0    |    32   |
|          |  select_ln45_1_fu_176  |    0    |    32   |
|          |  select_ln45_2_fu_194  |    0    |    32   |
|          |  select_ln45_3_fu_211  |    0    |    32   |
|  select  |  select_ln45_4_fu_228  |    0    |    32   |
|          |  select_ln45_5_fu_245  |    0    |    32   |
|          |  select_ln45_6_fu_262  |    0    |    32   |
|          |  select_ln45_7_fu_279  |    0    |    32   |
|          |  select_ln45_8_fu_296  |    0    |    32   |
|          |      tmp_10_fu_313     |    0    |    32   |
|----------|------------------------|---------|---------|
|   icmp   |       grp_fu_142       |    0    |    18   |
|          |   icmp_ln45_1_fu_165   |    0    |    18   |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_36     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln51_write_fu_42 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln47_fu_148    |    0    |    0    |
|          |   sext_ln47_1_fu_153   |    0    |    0    |
|          |   sext_ln47_2_fu_184   |    0    |    0    |
|          |   sext_ln47_3_fu_201   |    0    |    0    |
|   sext   |   sext_ln47_4_fu_218   |    0    |    0    |
|          |   sext_ln47_5_fu_235   |    0    |    0    |
|          |   sext_ln47_6_fu_252   |    0    |    0    |
|          |   sext_ln47_7_fu_269   |    0    |    0    |
|          |   sext_ln47_8_fu_286   |    0    |    0    |
|          |   sext_ln47_9_fu_303   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   707   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_138       |   32   |
|select_ln45_1_reg_341|   32   |
|select_ln45_2_reg_352|   32   |
|select_ln45_3_reg_363|   32   |
|select_ln45_4_reg_374|   32   |
|select_ln45_5_reg_385|   32   |
|select_ln45_6_reg_396|   32   |
|select_ln45_7_reg_407|   32   |
|select_ln45_8_reg_418|   32   |
|  tb_addr_1_reg_336  |    4   |
|  tb_addr_2_reg_347  |    4   |
|  tb_addr_3_reg_358  |    4   |
|  tb_addr_4_reg_369  |    4   |
|  tb_addr_5_reg_380  |    4   |
|  tb_addr_6_reg_391  |    4   |
|  tb_addr_7_reg_402  |    4   |
|  tb_addr_8_reg_413  |    4   |
|  tb_addr_9_reg_424  |    4   |
|   tb_addr_reg_321   |    4   |
|   tb_load_reg_326   |   32   |
|    tmp_1_reg_331    |   32   |
+---------------------+--------+
|        Total        |   392  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p2  |  20  |   0  |    0   ||    97   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  2.333  ||    97   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   707  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   97   |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   392  |   804  |
+-----------+--------+--------+--------+
