{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 16:20:43 2019 " "Info: Processing started: Sat Jun 22 16:20:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure " "Info: Found design unit 1: ALU-Structure" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ALU.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ALU.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-SYN " "Info: Found design unit 1: comparator-SYN" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/comparator.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/comparator.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-SYN " "Info: Found design unit 1: DR-SYN" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GR0_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GR0_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GR0_3-SYN " "Info: Found design unit 1: GR0_3-SYN" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GR0_3 " "Info: Found entity 1: GR0_3" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIC-SYN " "Info: Found design unit 1: IIC-SYN" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IIC.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Info: Found entity 1: IIC" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IIC.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-SYN " "Info: Found design unit 1: IR-SYN" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ov7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-SYN " "Info: Found design unit 1: PC-SYN" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-SYN " "Info: Found design unit 1: PM-SYN" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Info: Found entity 1: PM" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PM.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSW.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PSW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-SYN " "Info: Found design unit 1: PSW-SYN" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PSW.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/PSW.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing-behavioral " "Info: Found design unit 1: timing-behavioral" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:inst17 " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:inst17\"" {  } { { "CPU_6bit.bdf" "inst17" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 96 1304 1464 192 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst5 " "Info: Elaborating entity \"DR\" for hierarchy \"DR:inst5\"" {  } { { "CPU_6bit.bdf" "inst5" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 96 1112 1256 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:inst " "Info: Elaborating entity \"timing\" for hierarchy \"timing:inst\"" {  } { { "CPU_6bit.bdf" "inst" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 392 416 592 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst9 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst9\"" {  } { { "CPU_6bit.bdf" "inst9" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 184 944 1064 312 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GR0_3 GR0_3:inst10 " "Info: Elaborating entity \"GR0_3\" for hierarchy \"GR0_3:inst10\"" {  } { { "CPU_6bit.bdf" "inst10" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 216 696 864 344 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst11 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst11\"" {  } { { "CPU_6bit.bdf" "inst11" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 216 432 584 312 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7seg ov7seg:inst16 " "Info: Elaborating entity \"ov7seg\" for hierarchy \"ov7seg:inst16\"" {  } { { "CPU_6bit.bdf" "inst16" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 240 1304 1448 336 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:inst8 " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:inst8\"" {  } { { "CPU_6bit.bdf" "inst8" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 240 1112 1256 336 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[3\] GR0_3:inst10\|R1\[3\]~_emulated GR0_3:inst10\|R1\[3\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[3\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[3\]~_emulated\" and latch \"GR0_3:inst10\|R1\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[3\] GR0_3:inst10\|R2\[3\]~_emulated GR0_3:inst10\|R2\[3\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[3\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[3\]~_emulated\" and latch \"GR0_3:inst10\|R2\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[3\] GR0_3:inst10\|R0\[3\]~_emulated GR0_3:inst10\|R0\[3\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[3\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[3\]~_emulated\" and latch \"GR0_3:inst10\|R0\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[3\] GR0_3:inst10\|R3\[3\]~_emulated GR0_3:inst10\|R3\[3\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[3\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[3\]~_emulated\" and latch \"GR0_3:inst10\|R3\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[2\] GR0_3:inst10\|R1\[2\]~_emulated GR0_3:inst10\|R1\[2\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[2\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[2\]~_emulated\" and latch \"GR0_3:inst10\|R1\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[2\] GR0_3:inst10\|R2\[2\]~_emulated GR0_3:inst10\|R2\[2\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[2\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[2\]~_emulated\" and latch \"GR0_3:inst10\|R2\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[2\] GR0_3:inst10\|R0\[2\]~_emulated GR0_3:inst10\|R0\[2\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[2\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[2\]~_emulated\" and latch \"GR0_3:inst10\|R0\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[2\] GR0_3:inst10\|R3\[2\]~_emulated GR0_3:inst10\|R3\[2\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[2\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[2\]~_emulated\" and latch \"GR0_3:inst10\|R3\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[1\] GR0_3:inst10\|R2\[1\]~_emulated GR0_3:inst10\|R2\[1\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[1\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[1\]~_emulated\" and latch \"GR0_3:inst10\|R2\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[1\] GR0_3:inst10\|R1\[1\]~_emulated GR0_3:inst10\|R1\[1\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[1\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[1\]~_emulated\" and latch \"GR0_3:inst10\|R1\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[1\] GR0_3:inst10\|R0\[1\]~_emulated GR0_3:inst10\|R0\[1\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[1\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[1\]~_emulated\" and latch \"GR0_3:inst10\|R0\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[1\] GR0_3:inst10\|R3\[1\]~_emulated GR0_3:inst10\|R3\[1\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[1\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[1\]~_emulated\" and latch \"GR0_3:inst10\|R3\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[0\] GR0_3:inst10\|R1\[0\]~_emulated GR0_3:inst10\|R1\[0\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[0\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[0\]~_emulated\" and latch \"GR0_3:inst10\|R1\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[0\] GR0_3:inst10\|R2\[0\]~_emulated GR0_3:inst10\|R2\[0\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[0\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[0\]~_emulated\" and latch \"GR0_3:inst10\|R2\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[0\] GR0_3:inst10\|R0\[0\]~_emulated GR0_3:inst10\|R0\[0\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[0\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[0\]~_emulated\" and latch \"GR0_3:inst10\|R0\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[0\] GR0_3:inst10\|R3\[0\]~_emulated GR0_3:inst10\|R3\[0\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[0\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[0\]~_emulated\" and latch \"GR0_3:inst10\|R3\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[5\] GR0_3:inst10\|R1\[5\]~_emulated GR0_3:inst10\|R1\[5\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[5\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[5\]~_emulated\" and latch \"GR0_3:inst10\|R1\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[5\] GR0_3:inst10\|R2\[5\]~_emulated GR0_3:inst10\|R2\[5\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[5\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[5\]~_emulated\" and latch \"GR0_3:inst10\|R2\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[5\] GR0_3:inst10\|R0\[5\]~_emulated GR0_3:inst10\|R0\[5\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[5\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[5\]~_emulated\" and latch \"GR0_3:inst10\|R0\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[5\] GR0_3:inst10\|R3\[5\]~_emulated GR0_3:inst10\|R3\[5\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[5\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[5\]~_emulated\" and latch \"GR0_3:inst10\|R3\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R2\[4\] GR0_3:inst10\|R2\[4\]~_emulated GR0_3:inst10\|R2\[4\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R2\[4\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R2\[4\]~_emulated\" and latch \"GR0_3:inst10\|R2\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R1\[4\] GR0_3:inst10\|R1\[4\]~_emulated GR0_3:inst10\|R1\[4\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R1\[4\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R1\[4\]~_emulated\" and latch \"GR0_3:inst10\|R1\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R0\[4\] GR0_3:inst10\|R0\[4\]~_emulated GR0_3:inst10\|R0\[4\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R0\[4\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R0\[4\]~_emulated\" and latch \"GR0_3:inst10\|R0\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:inst10\|R3\[4\] GR0_3:inst10\|R3\[4\]~_emulated GR0_3:inst10\|R3\[4\]~latch " "Warning (13310): Register \"GR0_3:inst10\|R3\[4\]\" is converted into an equivalent circuit using register \"GR0_3:inst10\|R3\[4\]~_emulated\" and latch \"GR0_3:inst10\|R3\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 624 88 264 640 "HEX2\[6..0\]" "" } { 120 1464 1565 132 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 624 88 264 640 "HEX2\[6..0\]" "" } { 120 1464 1565 132 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 624 88 264 640 "HEX2\[6..0\]" "" } { 120 1464 1565 132 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 552 88 264 568 "HEX5\[6..0\]" "" } { 496 1464 1565 508 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 552 88 264 568 "HEX5\[6..0\]" "" } { 496 1464 1565 508 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 552 88 264 568 "HEX5\[6..0\]" "" } { 496 1464 1565 508 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 504 88 264 520 "HEX7\[6..0\]" "" } { 392 1464 1565 404 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 504 88 264 520 "HEX7\[6..0\]" "" } { 392 1464 1565 404 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 504 88 264 520 "HEX7\[6..0\]" "" } { 392 1464 1565 404 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 456 88 256 472 "KEY\[3..0\]" "" } { 424 384 429 440 "KEY\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 456 88 256 472 "KEY\[3..0\]" "" } { 424 384 429 440 "KEY\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 456 88 256 472 "KEY\[3..0\]" "" } { 424 384 429 440 "KEY\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Info: Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Info: Implemented 248 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 16:20:44 2019 " "Info: Processing ended: Sat Jun 22 16:20:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
