{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__263.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_1_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_2_281_282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_3_280_281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_4_279_280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_5_278_279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_6_277_278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_7_276_277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_8_hw_input_stencil_9_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_282_283.in0"],
          ["add_hw_input_stencil_2_281_282.out","add_conv_stencil_1_282_283.in1"],
          ["add_hw_input_stencil_1_283_284.in1","add_conv_stencil_1_282_283.out"],
          ["self.in1_hw_input_stencil.0","add_hw_input_stencil_1_283_284.in0"],
          ["self.out_conv_stencil","add_hw_input_stencil_1_283_284.out"],
          ["self.in1_hw_input_stencil.1","add_hw_input_stencil_2_281_282.in0"],
          ["add_hw_input_stencil_3_280_281.out","add_hw_input_stencil_2_281_282.in1"],
          ["self.in1_hw_input_stencil.2","add_hw_input_stencil_3_280_281.in0"],
          ["add_hw_input_stencil_4_279_280.out","add_hw_input_stencil_3_280_281.in1"],
          ["self.in1_hw_input_stencil.3","add_hw_input_stencil_4_279_280.in0"],
          ["add_hw_input_stencil_5_278_279.out","add_hw_input_stencil_4_279_280.in1"],
          ["self.in1_hw_input_stencil.4","add_hw_input_stencil_5_278_279.in0"],
          ["add_hw_input_stencil_6_277_278.out","add_hw_input_stencil_5_278_279.in1"],
          ["self.in1_hw_input_stencil.5","add_hw_input_stencil_6_277_278.in0"],
          ["add_hw_input_stencil_7_276_277.out","add_hw_input_stencil_6_277_278.in1"],
          ["self.in1_hw_input_stencil.6","add_hw_input_stencil_7_276_277.in0"],
          ["add_hw_input_stencil_8_hw_input_stencil_9_276.out","add_hw_input_stencil_7_276_277.in1"],
          ["self.in1_hw_input_stencil.7","add_hw_input_stencil_8_hw_input_stencil_9_276.in0"],
          ["self.in1_hw_input_stencil.8","add_hw_input_stencil_8_hw_input_stencil_9_276.in1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_cgra_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_conv_stencil.0"]
        ]
      }
    }
  }
}
}
