ModuleName Counter100
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 80 ,X2: 272 ,Y2: 80
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 456 ,Y1: 80 ,X2: 944 ,Y2: 80
End
Branches
Branch Left: 488 ,Top: 80
BranchStrList
0
End
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 80 ,X2: 488 ,Y2: 120
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 120 ,X2: 584 ,Y2: 120
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 136 ,X2: 272 ,Y2: 136
Edge X1: 272 ,Y1: 96 ,X2: 272 ,Y2: 136
Edge X1: 272 ,Y1: 136 ,X2: 584 ,Y2: 136
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 768 ,Y1: 120 ,X2: 944 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 136 Top: 80 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 136 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 944 Top: 80 ,Orientation: 0
Portname: MSEC1ST ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 944 Top: 120 ,Orientation: 0
Portname: MSEC2ND ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 296 Top: 72
Name: s0
LibraryName: (NoLibraryName)
IpName: counter10
SymbolParameters
End
Symbol Left: 608 Top: 112
Name: s1
LibraryName: (NoLibraryName)
IpName: counter10
SymbolParameters
End
Symbol Left: 488 Top: 112
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
