

================================================================
== Vivado HLS Report for 'sort'
================================================================
* Date:           Fri Jun 29 15:42:02 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        bubble_sort
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  4002|  2002002|  4002|  2002002|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  2000|  2000000| 2 ~ 2000 |          -|          -|     1000|    no    |
        | + Loop 1.1  |     0|     1998|         2|          -|          -| 0 ~ 999 |    no    |
        |- Loop 2     |  2000|     2000|         2|          -|          -|     1000|    no    |
        +-------------+------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|      87|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      87|    197|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_164_p2        |     +    |      0|  0|  17|          10|           1|
    |i_fu_146_p2          |     +    |      0|  0|  18|          11|           2|
    |j_1_fu_130_p2        |     +    |      0|  0|  17|          10|           1|
    |exitcond1_fu_124_p2  |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_158_p2   |   icmp   |      0|  0|  13|          10|           6|
    |tmp_4_fu_152_p2      |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  96|          84|          53|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_address0         |  21|          4|   10|         40|
    |a_address1         |  15|          3|   10|         30|
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_1_reg_101        |   9|          2|   10|         20|
    |indvars_iv_reg_78  |   9|          2|   11|         22|
    |j_reg_90           |   9|          2|   10|         20|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         20|   52|        139|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_addr_1_reg_191   |  10|   0|   10|          0|
    |a_addr_reg_186     |  10|   0|   10|          0|
    |ap_CS_fsm          |   6|   0|    6|          0|
    |i_1_reg_101        |  10|   0|   10|          0|
    |i_2_reg_207        |  10|   0|   10|          0|
    |indvars_iv_reg_78  |  11|   0|   11|          0|
    |j_1_reg_181        |  10|   0|   10|          0|
    |j_reg_90           |  10|   0|   10|          0|
    |tmp_5_reg_212      |  10|   0|   64|         54|
    +-------------------+----+----+-----+-----------+
    |Total              |  87|   0|  141|         54|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     sort     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     sort     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     sort     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     sort     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     sort     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     sort     | return value |
|a_address0      | out |   10|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_we0           | out |    1|  ap_memory |       a      |     array    |
|a_d0            | out |   32|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|a_address1      | out |   10|  ap_memory |       a      |     array    |
|a_ce1           | out |    1|  ap_memory |       a      |     array    |
|a_we1           | out |    1|  ap_memory |       a      |     array    |
|a_d1            | out |   32|  ap_memory |       a      |     array    |
|a_q1            |  in |   32|  ap_memory |       a      |     array    |
|out_r_address0  | out |   10|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

