Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit pianino
    Number of input ports   : 2
    Number of output ports  : 1
    Number of bidir ports   : 0
    Number of instances     : 164
    Number of nets          : 170

No design errors found in circuit pianino

WriteBLIF ended normally.
