$date
	Sun Sep 21 16:34:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_4bit $end
$var wire 1 ! cout $end
$var wire 4 " cnt [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % rst_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % rst_n $end
$var reg 4 & cnt [3:0] $end
$var reg 1 ! cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
0%
0$
0#
bx "
x!
$end
#10
0!
b0 "
b0 &
1#
#20
0#
1%
#30
1#
#40
0#
#50
1#
#60
0#
#70
b1 "
b1 &
1$
1#
#80
0#
#90
b10 "
b10 &
1#
#100
0#
#110
b11 "
b11 &
1#
#120
0#
#130
b100 "
b100 &
1#
#140
0#
#150
b101 "
b101 &
1#
#160
0#
#170
b110 "
b110 &
1#
#180
0#
#190
b111 "
b111 &
1#
#200
0#
#210
b1000 "
b1000 &
1#
#220
0#
#230
b1001 "
b1001 &
1#
#240
0#
#250
b1010 "
b1010 &
1#
#260
0#
#270
b1011 "
b1011 &
1#
#280
0#
#290
b1100 "
b1100 &
1#
#300
0#
#310
b1101 "
b1101 &
1#
#320
0#
#330
b1110 "
b1110 &
1#
#340
0#
#350
b1111 "
b1111 &
1#
#360
0#
#370
1!
b0 "
b0 &
1#
#380
0#
#390
0!
b1 "
b1 &
1#
#400
0#
#410
b10 "
b10 &
1#
