# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 20 22:26:14 2018
# 
# Allegro PCB Router v17-2-50 made 2017/01/16 at 14:16:53
# Running on: lee-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Batch File Name: pasde.do
# Did File Name: E:/Project/FPMemory/ElectronicDesign/PCB/output/specctra.did
# Current time = Sat Oct 20 22:26:14 2018
# PCB E:/Project/FPMemory/ElectronicDesign/PCB/output
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-671.2600 ylo=-562.9900 xhi=671.2600 yhi=562.9900
# Total 32 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA16D8 z=1, 2 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 38, Images Processed 46, Padstacks Processed 14
# Nets Processed 25, Net Terminals 122
# PCB Area=1249307.738  EIC=10  Area/EIC=124930.774  SMDs=28
# Total Pin Count: 144
# Signal Connections Created 97
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 97
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 37039.3200 Horizontal 21332.6740 Vertical 15706.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 37039.3200 Horizontal 20108.6100 Vertical 16930.7100
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaek14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 22:26:18 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 97
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 37039.3200 Horizontal 21332.6740 Vertical 15706.6460
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 37039.3200 Horizontal 20108.6100 Vertical 16930.7100
# Start Route Pass 1 of 25
# Routing 97 wires.
# 4 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 105 (Cross: 86, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 97 Successes 96 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 156 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 60 (Cross: 53, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 132 Successes 131 Failures 1 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.4286
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 170 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 8 bend points have been removed.
# Total Conflicts: 31 (Cross: 31, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 133 Successes 132 Failures 1 Vias 43
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.4833
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 173 wires.
# Total Conflicts: 19 (Cross: 18, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 136 Successes 136 Failures 0 Vias 49
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3871
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 189 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 14 bend points have been removed.
# Total Conflicts: 12 (Cross: 12, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 136 Successes 136 Failures 0 Vias 54
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.3685
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 53 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 48 Successes 48 Failures 0 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 21 wires.
# Total Conflicts: 5 (Cross: 2, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 20 Successes 20 Failures 0 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 26 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 22 Successes 22 Failures 0 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 15 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 15 Successes 15 Failures 0 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 19 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 11 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 13 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 7 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 13 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 63
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 4 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 59
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 12 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 59
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 7 wires.
# Total Conflicts: 8 (Cross: 6, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 62
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 14 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 5 (Cross: 4, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 63
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 8 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 6 (Cross: 1, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 15 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 65
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 10 wires.
# Total Conflicts: 7 (Cross: 2, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 14 wires.
# Total Conflicts: 6 (Cross: 4, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 65
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 13 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 9 (Cross: 6, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 61
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 62
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 25 of 25
# Cpu Time = 0:00:09  Elapsed Time = 0:00:08
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    86|    19|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    53|     7|   1|    0|   38|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  3|    31|     0|   1|    0|   43|    0|   0| 48|  0:00:01|  0:00:01|
# Route    |  4|    18|     1|   0|    0|   49|    0|   0| 38|  0:00:00|  0:00:01|
# Route    |  5|    12|     0|   0|    0|   54|    0|   0| 36|  0:00:01|  0:00:02|
# Route    |  6|     5|     0|   0|    0|   57|    0|   0| 58|  0:00:00|  0:00:02|
# Route    |  7|     2|     3|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  8|     2|     0|   0|    0|   57|    0|   0| 60|  0:00:00|  0:00:02|
# Route    |  9|     2|     0|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 10|     2|     0|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     1|     0|   0|    0|   59|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 12|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     3|     0|   0|    0|   59|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     0|   0|    0|   63|    0|   0| 66|  0:00:00|  0:00:03|
# Route    | 15|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 17|     6|     2|   0|    0|   62|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     4|     1|   0|    0|   63|    0|   0| 37|  0:00:00|  0:00:04|
# Route    | 19|     1|     5|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     4|     0|   0|    0|   65|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 21|     2|     5|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 22|     4|     2|   0|    0|   65|    0|   0| 14|  0:00:01|  0:00:05|
# Route    | 23|     1|     0|   0|    0|   61|    0|   0| 83|  0:00:00|  0:00:05|
# Route    | 24|     6|     3|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|     0|   0|    0|   62|    0|   0|100|  0:00:01|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 45, at vias 22 Total Vias 62
# Percent Connected  100.00
# Manhattan Length 37563.8600 Horizontal 21945.7880 Vertical 15618.0720
# Routed Length 42774.9600 Horizontal 24545.2500 Vertical 18229.7100
# Ratio Actual / Manhattan   1.1387
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 22:26:26 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 45, at vias 22 Total Vias 62
# Percent Connected  100.00
# Manhattan Length 37563.8600 Horizontal 21945.7880 Vertical 15618.0720
# Routed Length 42774.9600 Horizontal 24545.2500 Vertical 18229.7100
# Ratio Actual / Manhattan   1.1387
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 182 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 141 Failures 1 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 191 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 138 Successes 137 Failures 1 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    86|    19|   1|    1|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    53|     7|   1|    0|   38|    0|   0| 42|  0:00:00|  0:00:00|
# Route    |  3|    31|     0|   1|    0|   43|    0|   0| 48|  0:00:01|  0:00:01|
# Route    |  4|    18|     1|   0|    0|   49|    0|   0| 38|  0:00:00|  0:00:01|
# Route    |  5|    12|     0|   0|    0|   54|    0|   0| 36|  0:00:01|  0:00:02|
# Route    |  6|     5|     0|   0|    0|   57|    0|   0| 58|  0:00:00|  0:00:02|
# Route    |  7|     2|     3|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    |  8|     2|     0|   0|    0|   57|    0|   0| 60|  0:00:00|  0:00:02|
# Route    |  9|     2|     0|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 10|     2|     0|   0|    0|   58|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     1|     0|   0|    0|   59|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 12|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     3|     0|   0|    0|   59|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     0|   0|    0|   63|    0|   0| 66|  0:00:00|  0:00:03|
# Route    | 15|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     1|     0|   0|    0|   59|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 17|     6|     2|   0|    0|   62|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     4|     1|   0|    0|   63|    0|   0| 37|  0:00:00|  0:00:04|
# Route    | 19|     1|     5|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     4|     0|   0|    0|   65|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 21|     2|     5|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 22|     4|     2|   0|    0|   65|    0|   0| 14|  0:00:01|  0:00:05|
# Route    | 23|     1|     0|   0|    0|   61|    0|   0| 83|  0:00:00|  0:00:05|
# Route    | 24|     6|     3|   0|    0|   61|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|     0|   0|    0|   62|    0|   0|100|  0:00:01|  0:00:06|
# Clean    | 26|     0|     0|   1|    0|   58|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|     0|     0|   1|    0|   57|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 47, at vias 19 Total Vias 57
# Percent Connected  100.00
# Manhattan Length 37534.0100 Horizontal 21873.5990 Vertical 15660.4110
# Routed Length 43013.6400 Horizontal 25051.6200 Vertical 17962.0200
# Ratio Actual / Manhattan   1.1460
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 22:26:27 2018
# 8 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 159
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_1.dsn
# Nets 25 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 46, at vias 21 Total Vias 57
# Percent Connected  100.00
# Manhattan Length 37534.0100 Horizontal 21873.5990 Vertical 15660.4110
# Routed Length 40298.2600 Horizontal 25144.8400 Vertical 18045.0200
# Ratio Actual / Manhattan   1.0736
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaael14788.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaael14788.tmp
quit
