;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	JMP -17, @-20
	SUB #12, @200
	ADD 3, 320
	ADD 3, 320
	JMZ -1, @-20
	SUB @1, 2
	SUB @-3, 0
	SUB 12, @10
	SUB @-3, 0
	SUB @121, 106
	JMN 0, <332
	MOV -17, <-20
	SUB 100, 600
	JMN 100, 600
	SUB 3, 320
	SUB #12, @200
	SLT <300, 90
	JMP <127, #106
	DAT #0, <332
	ADD <-30, 9
	SLT -10, 9
	SUB -10, 9
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #502
	CMP -7, <-420
	ADD <-30, 9
	CMP -7, <-420
	SUB -10, 9
	ADD 210, 30
	ADD 270, 60
	JMZ -1, @-20
	JMZ -1, @-20
	SPL <100, 90
	SUB @0, @2
	JMZ -1, @-20
	SPL -100, -600
	SPL 0, #502
	ADD 210, 62
	ADD 3, 320
	JMP @32, @202
	ADD 3, 320
	SUB @0, @2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	SUB #12, @200
