
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016024                       # Number of seconds simulated
sim_ticks                                 16024385000                       # Number of ticks simulated
final_tick                                16024385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54865                       # Simulator instruction rate (inst/s)
host_op_rate                                    95170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18903561                       # Simulator tick rate (ticks/s)
host_mem_usage                                2044236                       # Number of bytes of host memory used
host_seconds                                   847.69                       # Real time elapsed on the host
sim_insts                                    46508968                       # Number of instructions simulated
sim_ops                                      80674956                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10758592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10758592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1416128                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1416128                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       168103                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             168103                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        22127                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             22127                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    671388762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            671388762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     88373314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            88373314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    759762075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           759762075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     168103                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     22127                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   168103                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   22127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10758400                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    192                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1414400                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10758592                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1416128                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10622                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10708                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9670                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9631                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9676                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9919                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           11064                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           11087                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11739                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10959                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1382                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1335                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1095                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1122                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1191                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1365                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1567                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1563                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1755                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1388                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16023248500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               168103                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               22127                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  82683                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  45725                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  22821                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10382                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4157                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1556                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    531                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    159                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     65                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   382                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   852                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1390                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1378                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1363                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1367                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1373                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       108742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   111.934377                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.285628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   115.623621                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        76397     70.26%     70.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        22117     20.34%     90.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4713      4.33%     94.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2369      2.18%     97.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1548      1.42%     98.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1094      1.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          184      0.17%     99.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          169      0.16%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          151      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       108742                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1335                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    125.904120                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.962764                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1696.563237                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1332     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4096-6143            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::61440-63487            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1335                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1335                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.554307                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.531282                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.889643                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             946     70.86%     70.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              49      3.67%     74.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             330     24.72%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               9      0.67%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1335                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4860374750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             8012249750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 840500000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28913.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47663.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      671.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       88.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   671.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    88.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.93                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.61                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   77018                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4433                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                45.82                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.03                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     84230.92                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               365560860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               194288820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              577076220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              52132140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1509633600                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5176079370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      294567840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       136853550                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9578262630                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           597.730436                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12627459750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     17616750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    524388000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    509853000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    767181000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2853906250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11351440000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               410907000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               218387070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              623157780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              63229860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1223133600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1626733830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            31571520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5041718400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      241173600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       178376520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9658389180                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           602.730724                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12373712750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     16734000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    517574000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    690314250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    627872750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3114640500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11057249500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10720832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10720832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1404800                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1404800                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       167513                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             167513                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        21950                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             21950                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    669032353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            669032353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     87666391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            87666391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    756698744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           756698744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     167513                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     21950                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   167513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   21950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10720448                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1403456                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10720832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1404800                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10493                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10609                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9627                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9593                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           11040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           11081                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10561                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1299                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1181                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1561                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1711                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1362                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16023802000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               167513                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               21950                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  82166                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  45527                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10404                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4310                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1619                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    569                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    171                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   795                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1366                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1370                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1356                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1356                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1363                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1350                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       107564                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   112.705664                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.691655                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.698587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        75160     69.87%     69.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        22134     20.58%     90.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4671      4.34%     94.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2441      2.27%     97.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1529      1.42%     98.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1112      1.03%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          209      0.19%     99.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          132      0.12%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          176      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       107564                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1325                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    126.413585                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.713213                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1783.467572                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1322     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            2      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1325                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1325                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.550189                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.526743                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.898939                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             946     71.40%     71.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              47      3.55%     74.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             317     23.92%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              12      0.91%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1325                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4870291250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             8011047500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 837535000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29075.15                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47825.15                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      669.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       87.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   669.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    87.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.91                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.23                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.24                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   77378                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4485                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.19                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.43                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     84574.84                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               361155480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               191943510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              574248780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              51683220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1247104560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1510051980                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34180800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5203768830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      282816480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       133526010                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9590680590                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           598.505377                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12623492750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     20136250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    527804000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    475134500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    736587000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2852805500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11411917750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               406915740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               216261870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              621751200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              62786160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1229280000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1613128500                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32714880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5049125550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      244044480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       185321280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9661612980                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           602.931905                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12399793000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     20230500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    520234000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    692820000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    635339750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3082515750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11073245000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10741696                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10741696                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1418816                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1418816                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       167839                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             167839                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        22169                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             22169                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    670334369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            670334369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     88541058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            88541058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    758875426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           758875426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     167839                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     22169                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   167839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   22169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10741312                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1417600                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10741696                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1418816                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10521                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10575                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10226                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10274                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9655                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9586                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9667                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9953                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            10043                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10146                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           11036                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           11079                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11631                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11798                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           11092                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10551                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1366                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1323                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1308                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1342                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1221                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1073                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1126                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1214                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1319                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1365                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1543                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1547                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1748                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1760                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1505                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1390                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16023451500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               167839                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               22169                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  82182                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  45337                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22872                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10559                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4369                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1662                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    586                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    189                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     64                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   285                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   339                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   804                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1265                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1391                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1381                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1409                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1407                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1393                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1387                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1384                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1394                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1379                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1376                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1389                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1384                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1372                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1371                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    40                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       108046                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   112.531033                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.627001                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.270648                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        75563     69.94%     69.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        22223     20.57%     90.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4681      4.33%     94.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2459      2.28%     97.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1523      1.41%     98.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1102      1.02%     99.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          183      0.17%     99.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          131      0.12%     99.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          181      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       108046                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1343                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    124.962770                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    46.218974                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1761.376992                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1340     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            2      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1343                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1343                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.492926                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.471140                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.866534                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16            1000     74.46%     74.46% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              41      3.05%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             285     21.22%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              17      1.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1343                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4897307500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             8044176250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 839165000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29179.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47929.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      670.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       88.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   670.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    88.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.93                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.39                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   77327                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4608                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.07                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.79                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     84330.40                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               361726680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               192254700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              574462980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              52059060                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1244031360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1499743530                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            36804000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5192397900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      288170400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       138904740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9580850070                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           597.891858                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12639486750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     27710500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    526492000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    501695000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    750455250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2830656750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11387375500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               409736040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               217779870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              623864640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              63563940                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1221904320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1628785830                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            32351520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5033347380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      231911040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       188166810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9651542220                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           602.303441                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12368162250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     18177500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    517072000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    725967250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    603759250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3120644000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11038765000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10745280                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10745280                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1411520                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1411520                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       167895                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             167895                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        22055                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             22055                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    670558028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            670558028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     88085752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            88085752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    758643779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           758643779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     167895                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     22055                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   167895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   22055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10744960                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1410432                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10745280                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1411520                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10545                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10645                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10195                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10264                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9616                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9575                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9657                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9903                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            10063                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10187                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           11057                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           11100                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11632                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11734                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           11093                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10624                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1369                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1346                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1284                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1315                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1179                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1064                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1115                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1220                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1285                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1355                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1571                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1574                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1735                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1696                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1520                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1410                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16024061500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               167895                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               22055                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  82818                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  45553                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  22700                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10357                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4288                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1538                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    478                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    113                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     23                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   344                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   775                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1228                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1374                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1393                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1399                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1402                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1390                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1381                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1379                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1375                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1392                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1375                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1372                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1375                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1383                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1378                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    38                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       108153                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   112.386563                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    88.540099                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   116.078640                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        75748     70.04%     70.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        22104     20.44%     90.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4761      4.40%     94.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2425      2.24%     97.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1483      1.37%     98.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1122      1.04%     99.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          201      0.19%     99.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          158      0.15%     99.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          151      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       108153                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1337                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    125.569185                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    46.580355                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1708.402414                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1333     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            3      0.22%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::61440-63487            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1337                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1337                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.483171                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.461979                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.854659                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             998     74.64%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              43      3.22%     77.86% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             287     21.47%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               8      0.60%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1337                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4772398500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7920336000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 839450000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28425.75                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47175.75                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      670.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       88.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   670.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    88.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.93                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.58                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   77236                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4533                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.00                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.55                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     84359.37                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               361412520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               192091515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              574056000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              51636240                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1245260640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1510278840                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33367680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5196218610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      285037920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       135541755                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9585422040                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           598.177218                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12624016750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     19748750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    527018000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    486816750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    742250000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2852784250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11395767250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               410842740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               218349120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              624678600                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              63402120                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1224362880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1626879180                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            31736160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5030709990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      241652640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       186511230                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9659189940                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           602.780696                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12374123000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18068500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    518118000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    712312500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    629116000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3113806250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11032963750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31840757                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3799736                       # Number of instructions committed
system.cpu00.committedOps                     6518142                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6446128                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       515956                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6446128                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          12853006                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5534135                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3483091                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2788978                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1570078                       # number of memory refs
system.cpu00.num_load_insts                   1158670                       # Number of load instructions
system.cpu00.num_store_insts                   411408                       # Number of store instructions
system.cpu00.num_idle_cycles             206662.890623                       # Number of idle cycles
system.cpu00.num_busy_cycles             31634094.109377                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993509                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006491                       # Percentage of idle cycles
system.cpu00.Branches                          586826                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.34%      0.34% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4819901     73.95%     74.29% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.26%     74.55% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.57%     75.12% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.80%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     75.91% # Class of executed instruction
system.cpu00.op_class::MemRead                1143631     17.55%     93.46% # Class of executed instruction
system.cpu00.op_class::MemWrite                409579      6.28%     99.74% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6518142                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                103                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       27052366                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3325953                       # Number of instructions committed
system.cpu01.committedOps                     5765084                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5693156                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu01.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       460152                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5693156                       # number of integer instructions
system.cpu01.num_fp_insts                       72480                       # number of float instructions
system.cpu01.num_int_register_reads          11374815                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4892837                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3175670                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2510454                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1291725                       # number of memory refs
system.cpu01.num_load_insts                    936096                       # Number of load instructions
system.cpu01.num_store_insts                   355629                       # Number of store instructions
system.cpu01.num_idle_cycles             4217464.499809                       # Number of idle cycles
system.cpu01.num_busy_cycles             22834901.500191                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.844100                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.155900                       # Percentage of idle cycles
system.cpu01.Branches                          530909                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4345308     75.37%     75.76% # Class of executed instruction
system.cpu01.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36971      0.64%     76.70% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::MemRead                 921065     15.98%     93.57% # Class of executed instruction
system.cpu01.op_class::MemWrite                353800      6.14%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5765084                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29492417                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3473257                       # Number of instructions committed
system.cpu02.committedOps                     6016898                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5944970                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       481054                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5944970                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          11857775                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5102847                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3290649                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2614928                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1375945                       # number of memory refs
system.cpu02.num_load_insts                    999450                       # Number of load instructions
system.cpu02.num_store_insts                   376495                       # Number of store instructions
system.cpu02.num_idle_cycles             2352446.871736                       # Number of idle cycles
system.cpu02.num_busy_cycles             27139970.128264                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.920236                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.079764                       # Percentage of idle cycles
system.cpu02.Branches                          551847                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4512902     75.00%     75.38% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.28%     75.66% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.61%     76.27% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.86%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.13% # Class of executed instruction
system.cpu02.op_class::MemRead                 984419     16.36%     93.49% # Class of executed instruction
system.cpu02.op_class::MemWrite                374666      6.23%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6016898                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29646619                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3671813                       # Number of instructions committed
system.cpu03.committedOps                     6298618                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6226561                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       497610                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6226561                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12432390                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5351226                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3382468                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2696943                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1496796                       # number of memory refs
system.cpu03.num_load_insts                   1103806                       # Number of load instructions
system.cpu03.num_store_insts                   392990                       # Number of store instructions
system.cpu03.num_idle_cycles             2222102.612123                       # Number of idle cycles
system.cpu03.num_busy_cycles             27424516.387877                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.925047                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.074953                       # Percentage of idle cycles
system.cpu03.Branches                          568597                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4673603     74.20%     74.56% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.82% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.41% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.82%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::MemRead                1088763     17.29%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                391161      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6298618                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22120427                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2991533                       # Number of instructions committed
system.cpu04.committedOps                     5234974                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5163089                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421038                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5163089                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10333553                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4441014                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2960255                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2315171                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1095112                       # number of memory refs
system.cpu04.num_load_insts                    778521                       # Number of load instructions
system.cpu04.num_store_insts                   316591                       # Number of store instructions
system.cpu04.num_idle_cycles             6852655.705445                       # Number of idle cycles
system.cpu04.num_busy_cycles             15267771.294555                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.690211                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.309789                       # Percentage of idle cycles
system.cpu04.Branches                          491686                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4011873     76.64%     77.06% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.39% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.71%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.08% # Class of executed instruction
system.cpu04.op_class::MemRead                 763494     14.58%     93.67% # Class of executed instruction
system.cpu04.op_class::MemWrite                314762      6.01%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5234974                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                 97                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24635763                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3104088                       # Number of instructions committed
system.cpu05.committedOps                     5450714                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5378829                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu05.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       441675                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5378829                       # number of integer instructions
system.cpu05.num_fp_insts                       72434                       # number of float instructions
system.cpu05.num_int_register_reads          10733524                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4615480                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3073803                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2418267                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1156272                       # number of memory refs
system.cpu05.num_load_insts                    819133                       # Number of load instructions
system.cpu05.num_store_insts                   337139                       # Number of store instructions
system.cpu05.num_idle_cycles             5698349.222364                       # Number of idle cycles
system.cpu05.num_busy_cycles             18937413.777636                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.768696                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.231304                       # Percentage of idle cycles
system.cpu05.Branches                          512412                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4166453     76.44%     76.85% # Class of executed instruction
system.cpu05.op_class::IntMult                  16802      0.31%     77.16% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36964      0.68%     77.84% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51784      0.95%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::MemRead                 804106     14.75%     93.54% # Class of executed instruction
system.cpu05.op_class::MemWrite                335310      6.15%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15027      0.28%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5450714                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                115                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29498127                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3501919                       # Number of instructions committed
system.cpu06.committedOps                     6045615                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5973601                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu06.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       481014                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5973601                       # number of integer instructions
system.cpu06.num_fp_insts                       72572                       # number of float instructions
system.cpu06.num_int_register_reads          11925073                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5131492                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3290925                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2614238                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1394788                       # number of memory refs
system.cpu06.num_load_insts                   1018352                       # Number of load instructions
system.cpu06.num_store_insts                   376436                       # Number of store instructions
system.cpu06.num_idle_cycles             2347646.764602                       # Number of idle cycles
system.cpu06.num_busy_cycles             27150480.235398                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.920414                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.079586                       # Percentage of idle cycles
system.cpu06.Branches                          551914                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4522664     74.81%     75.18% # Class of executed instruction
system.cpu06.op_class::IntMult                  16826      0.28%     75.46% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36985      0.61%     76.07% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51892      0.86%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.93% # Class of executed instruction
system.cpu06.op_class::MemRead                1003313     16.60%     93.52% # Class of executed instruction
system.cpu06.op_class::MemWrite                374607      6.20%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6045615                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12117367                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664803                       # Number of instructions committed
system.cpu07.committedOps                     4697662                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625777                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378921                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625777                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290135                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987934                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728663                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104487                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905233                       # number of memory refs
system.cpu07.num_load_insts                    630860                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7535893.732741                       # Number of idle cycles
system.cpu07.num_busy_cycles             4581473.267259                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378091                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621909                       # Percentage of idle cycles
system.cpu07.Branches                          449672                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664440     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615833     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697662                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       19462673                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2817236                       # Number of instructions committed
system.cpu08.committedOps                     4958932                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4887047                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       400689                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4887047                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads           9791096                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4205670                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2848355                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2213387                       # number of times the CC registers were written
system.cpu08.num_mem_refs                      992428                       # number of memory refs
system.cpu08.num_load_insts                    696225                       # Number of load instructions
system.cpu08.num_store_insts                   296203                       # Number of store instructions
system.cpu08.num_idle_cycles             7643322.669822                       # Number of idle cycles
system.cpu08.num_busy_cycles             11819350.330178                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.607283                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.392717                       # Percentage of idle cycles
system.cpu08.Branches                          471376                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3838515     77.41%     77.86% # Class of executed instruction
system.cpu08.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::MemRead                 681198     13.74%     93.72% # Class of executed instruction
system.cpu08.op_class::MemWrite                294374      5.94%     99.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4958932                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                103                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       27057530                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3306706                       # Number of instructions committed
system.cpu09.committedOps                     5752792                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5680864                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu09.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       461543                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5680864                       # number of integer instructions
system.cpu09.num_fp_insts                       72480                       # number of float instructions
system.cpu09.num_int_register_reads          11339176                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4877763                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3183321                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2517408                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1277965                       # number of memory refs
system.cpu09.num_load_insts                    920946                       # Number of load instructions
system.cpu09.num_store_insts                   357019                       # Number of store instructions
system.cpu09.num_idle_cycles             4213909.803181                       # Number of idle cycles
system.cpu09.num_busy_cycles             22843620.196819                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.844261                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.155739                       # Percentage of idle cycles
system.cpu09.Branches                          532301                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4346776     75.56%     75.95% # Class of executed instruction
system.cpu09.op_class::IntMult                  16814      0.29%     76.24% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36971      0.64%     76.88% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51820      0.90%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.79% # Class of executed instruction
system.cpu09.op_class::MemRead                 905915     15.75%     93.53% # Class of executed instruction
system.cpu09.op_class::MemWrite                355190      6.17%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5752792                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                103                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       24675287                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3165912                       # Number of instructions committed
system.cpu10.committedOps                     5511248                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5439320                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu10.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       441393                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5439320                       # number of integer instructions
system.cpu10.num_fp_insts                       72480                       # number of float instructions
system.cpu10.num_int_register_reads          10876366                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4676519                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3072488                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2416674                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1197557                       # number of memory refs
system.cpu10.num_load_insts                    860672                       # Number of load instructions
system.cpu10.num_store_insts                   336885                       # Number of store instructions
system.cpu10.num_idle_cycles             5677060.593983                       # Number of idle cycles
system.cpu10.num_busy_cycles             18998226.406017                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.769929                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.230071                       # Percentage of idle cycles
system.cpu10.Branches                          512135                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4185640     75.95%     76.35% # Class of executed instruction
system.cpu10.op_class::IntMult                  16814      0.31%     76.66% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.67%     77.33% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51820      0.94%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     78.27% # Class of executed instruction
system.cpu10.op_class::MemRead                 845641     15.34%     93.61% # Class of executed instruction
system.cpu10.op_class::MemWrite                335056      6.08%     99.69% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5511248                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                109                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29440303                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3502760                       # Number of instructions committed
system.cpu11.committedOps                     6046560                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5974589                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu11.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       481060                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5974589                       # number of integer instructions
system.cpu11.num_fp_insts                       72526                       # number of float instructions
system.cpu11.num_int_register_reads          11927091                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5132420                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3290913                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2614747                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1395509                       # number of memory refs
system.cpu11.num_load_insts                   1018983                       # Number of load instructions
system.cpu11.num_store_insts                   376526                       # Number of store instructions
system.cpu11.num_idle_cycles             2396162.439295                       # Number of idle cycles
system.cpu11.num_busy_cycles             27044140.560705                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.918609                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.081391                       # Percentage of idle cycles
system.cpu11.Branches                          551873                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4522944     74.80%     75.17% # Class of executed instruction
system.cpu11.op_class::IntMult                  16820      0.28%     75.45% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36978      0.61%     76.06% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51856      0.86%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.92% # Class of executed instruction
system.cpu11.op_class::MemRead                1003948     16.60%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                374697      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6046560                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                127                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       32048770                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4049578                       # Number of instructions committed
system.cpu12.committedOps                     6898997                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6826897                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu12.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       542107                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6826897                       # number of integer instructions
system.cpu12.num_fp_insts                       72664                       # number of float instructions
system.cpu12.num_int_register_reads          13610804                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5862534                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3627455                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2919172                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1718814                       # number of memory refs
system.cpu12.num_load_insts                   1281347                       # Number of load instructions
system.cpu12.num_store_insts                   437467                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             32048769.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          613159                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5051908     73.23%     73.55% # Class of executed instruction
system.cpu12.op_class::IntMult                  16838      0.24%     73.80% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36999      0.54%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51964      0.75%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::MemRead                1266300     18.35%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                435638      6.31%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6898997                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24642520                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3133674                       # Number of instructions committed
system.cpu13.committedOps                     5478720                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5406835                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       441359                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5406835                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10800510                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4644118                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3072054                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2416709                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1176236                       # number of memory refs
system.cpu13.num_load_insts                    839391                       # Number of load instructions
system.cpu13.num_store_insts                   336845                       # Number of store instructions
system.cpu13.num_idle_cycles             5694716.639294                       # Number of idle cycles
system.cpu13.num_busy_cycles             18947803.360706                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.768907                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.231093                       # Percentage of idle cycles
system.cpu13.Branches                          512074                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4174495     76.19%     76.60% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.31%     76.91% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.67%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.95%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.53% # Class of executed instruction
system.cpu13.op_class::MemRead                 824364     15.05%     93.58% # Class of executed instruction
system.cpu13.op_class::MemWrite                335016      6.11%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5478720                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4680889                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16024385000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4320678                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              593996                       # Transaction distribution
system.piobus.trans_dist::ReadResp             593996                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       140216                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       140216                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        84734                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        84734                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       105672                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       105672                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       121770                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       121770                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        45750                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        45750                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        66476                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        66476                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       105304                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       105304                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        25440                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        25440                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        86126                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        86126                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        65960                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        65960                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       105480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       105480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       166114                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       166114                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        66138                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        66138                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1188916                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       560864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       560864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       338936                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       338936                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       422688                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       422688                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       487080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       487080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       183000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       183000                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       265904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       265904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       421216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       421216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       101760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       101760                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       344504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       344504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       263840                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       263840                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       421920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       421920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       664456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       664456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       264552                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       264552                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4755664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           457769500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           377536500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          154180500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           93984000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          118016500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          132589500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          50429000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          74591000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         117522000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3712000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          28105000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          96162500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          72969000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         117856000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         177555500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          73444500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                5065512                       # delay histogram for all message
system.ruby.delayHist::mean                 13.363399                       # delay histogram for all message
system.ruby.delayHist::gmean                11.855991                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.111060                       # delay histogram for all message
system.ruby.delayHist                    |      689487     13.61%     13.61% |     3327712     65.69%     79.30% |      387444      7.65%     86.95% |      469079      9.26%     96.21% |      191656      3.78%    100.00% |         134      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  5065512                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     79285874                      
system.ruby.outstanding_req_hist_seqr::mean     1.000126                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000087                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011220                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    79275892     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     79285874                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       79285874                      
system.ruby.latency_hist_seqr::mean          3.459474                      
system.ruby.latency_hist_seqr::gmean         1.490555                      
system.ruby.latency_hist_seqr::stdev        19.114485                      
system.ruby.latency_hist_seqr            |    79250947     99.96%     99.96% |       21506      0.03%     99.98% |       12560      0.02%    100.00% |         688      0.00%    100.00% |         164      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         79285874                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     78420832                      
system.ruby.hit_latency_hist_seqr::mean      1.758019                      
system.ruby.hit_latency_hist_seqr::gmean     1.419464                      
system.ruby.hit_latency_hist_seqr::stdev     1.303635                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58606009     74.73%     74.73% |           0      0.00%     74.73% |           0      0.00%     74.73% |    19814823     25.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     78420832                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       865042                      
system.ruby.miss_latency_hist_seqr::mean   157.705787                      
system.ruby.miss_latency_hist_seqr::gmean   125.141424                      
system.ruby.miss_latency_hist_seqr::stdev    96.328410                      
system.ruby.miss_latency_hist_seqr       |      830115     95.96%     95.96% |       21506      2.49%     98.45% |       12560      1.45%     99.90% |         688      0.08%     99.98% |         164      0.02%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       865042                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1413456                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        87227                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1500683                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4999211                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2541                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5001752                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1190517                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        59554                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1250071                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4414695                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1733                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4416428                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1115166                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        50124                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1165290                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4217395                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1709                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4219104                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1273587                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        69895                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1343482                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4633494                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1741                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4635235                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1535504                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       100966                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1636470                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5292572                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1712                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5294284                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1093560                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        50320                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1143880                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4195827                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1696                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4197523                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1253715                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        70107                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1323822                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4613046                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2512                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4615558                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1358045                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        78579                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1436624                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4824988                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2529                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4827517                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1032976                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        39974                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1072950                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4003051                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1676                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4004727                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1073606                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        50141                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1123747                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4177570                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1695                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4179265                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1272987                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        69862                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1342849                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4632505                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1730                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4634235                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884771                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19307                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904078                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581414                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583079                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       950537                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        29884                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       980421                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3787581                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2489                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3790070                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1175468                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        60147                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1235615                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4408566                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1749                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4410315                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11745                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        42138                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        53883                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11869                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        41930                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        53799                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11745                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        42012                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        53757                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12413                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        42047                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        54460                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12010                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        42218                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        54228                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12118                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        42218                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        54336                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15185                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        42291                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        57476                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11226                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        42039                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        53265                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12089                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        41872                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        53961                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11878                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        42093                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        53971                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11746                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        41852                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        53598                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11298                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        42057                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        53355                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11502                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        42109                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        53611                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11798                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        42161                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        53959                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11715                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        42315                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        54030                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11583                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        41770                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        53353                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3073709                      
system.ruby.network.routers00.buffer_writes      3073709                      
system.ruby.network.routers00.sw_input_arbiter_activity      3102323                      
system.ruby.network.routers00.sw_output_arbiter_activity      3073709                      
system.ruby.network.routers00.crossbar_activity      3073709                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      4084811                      
system.ruby.network.routers01.buffer_writes      4084811                      
system.ruby.network.routers01.sw_input_arbiter_activity      4153504                      
system.ruby.network.routers01.sw_output_arbiter_activity      4084811                      
system.ruby.network.routers01.crossbar_activity      4084811                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3931986                      
system.ruby.network.routers02.buffer_writes      3931986                      
system.ruby.network.routers02.sw_input_arbiter_activity      4000700                      
system.ruby.network.routers02.sw_output_arbiter_activity      3931986                      
system.ruby.network.routers02.crossbar_activity      3931986                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2306538                      
system.ruby.network.routers03.buffer_writes      2306538                      
system.ruby.network.routers03.sw_input_arbiter_activity      2321677                      
system.ruby.network.routers03.sw_output_arbiter_activity      2306538                      
system.ruby.network.routers03.crossbar_activity      2306538                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2984798                      
system.ruby.network.routers04.buffer_writes      2984798                      
system.ruby.network.routers04.sw_input_arbiter_activity      3007768                      
system.ruby.network.routers04.sw_output_arbiter_activity      2984798                      
system.ruby.network.routers04.crossbar_activity      2984798                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2980197                      
system.ruby.network.routers05.buffer_writes      2980197                      
system.ruby.network.routers05.sw_input_arbiter_activity      3007382                      
system.ruby.network.routers05.sw_output_arbiter_activity      2980197                      
system.ruby.network.routers05.crossbar_activity      2980197                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3185813                      
system.ruby.network.routers06.buffer_writes      3185813                      
system.ruby.network.routers06.sw_input_arbiter_activity      3220740                      
system.ruby.network.routers06.sw_output_arbiter_activity      3185813                      
system.ruby.network.routers06.crossbar_activity      3185813                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2534955                      
system.ruby.network.routers07.buffer_writes      2534955                      
system.ruby.network.routers07.sw_input_arbiter_activity      2551325                      
system.ruby.network.routers07.sw_output_arbiter_activity      2534955                      
system.ruby.network.routers07.crossbar_activity      2534955                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      2821412                      
system.ruby.network.routers08.buffer_writes      2821412                      
system.ruby.network.routers08.sw_input_arbiter_activity      2846970                      
system.ruby.network.routers08.sw_output_arbiter_activity      2821412                      
system.ruby.network.routers08.crossbar_activity      2821412                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4174448                      
system.ruby.network.routers09.buffer_writes      4174448                      
system.ruby.network.routers09.sw_input_arbiter_activity      4246765                      
system.ruby.network.routers09.sw_output_arbiter_activity      4174448                      
system.ruby.network.routers09.crossbar_activity      4174448                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4624526                      
system.ruby.network.routers10.buffer_writes      4624526                      
system.ruby.network.routers10.sw_input_arbiter_activity      4692935                      
system.ruby.network.routers10.sw_output_arbiter_activity      4624526                      
system.ruby.network.routers10.crossbar_activity      4624526                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3486139                      
system.ruby.network.routers11.buffer_writes      3486139                      
system.ruby.network.routers11.sw_input_arbiter_activity      3534876                      
system.ruby.network.routers11.sw_output_arbiter_activity      3486139                      
system.ruby.network.routers11.crossbar_activity      3486139                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2519373                      
system.ruby.network.routers12.buffer_writes      2519373                      
system.ruby.network.routers12.sw_input_arbiter_activity      2534172                      
system.ruby.network.routers12.sw_output_arbiter_activity      2519373                      
system.ruby.network.routers12.crossbar_activity      2519373                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2870404                      
system.ruby.network.routers13.buffer_writes      2870404                      
system.ruby.network.routers13.sw_input_arbiter_activity      2897672                      
system.ruby.network.routers13.sw_output_arbiter_activity      2870404                      
system.ruby.network.routers13.crossbar_activity      2870404                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2818988                      
system.ruby.network.routers14.buffer_writes      2818988                      
system.ruby.network.routers14.sw_input_arbiter_activity      2846076                      
system.ruby.network.routers14.sw_output_arbiter_activity      2818988                      
system.ruby.network.routers14.crossbar_activity      2818988                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2184098                      
system.ruby.network.routers15.buffer_writes      2184098                      
system.ruby.network.routers15.sw_input_arbiter_activity      2196877                      
system.ruby.network.routers15.sw_output_arbiter_activity      2184098                      
system.ruby.network.routers15.crossbar_activity      2184098                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2356366     39.98%     39.98% |     2685271     45.56%     85.54% |      852396     14.46%    100.00%
system.ruby.network.packets_received::total      5894033                      
system.ruby.network.packets_injected     |     2356366     39.98%     39.98% |     2685271     45.56%     85.54% |      852396     14.46%    100.00%
system.ruby.network.packets_injected::total      5894033                      
system.ruby.network.packet_network_latency |    34184832                       |    31653205                       |     7940651                      
system.ruby.network.packet_queueing_latency |     5532728                       |     3061278                       |      852396                      
system.ruby.network.memory_received      |      671350     81.03%     81.03% |      157171     18.97%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       828521                      
system.ruby.network.memory_network_latency |     5170976                       |     1746532                       |           0                      
system.ruby.network.memory_queueing_latency |     1342715                       |      314342                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.507437                       |   11.787713                       |    9.315683                      
system.ruby.network.average_packet_vqueue_latency |    2.347992                       |    1.140026                       |           1                      
system.ruby.network.average_packet_network_latency    12.517522                      
system.ruby.network.average_packet_queueing_latency     1.602706                      
system.ruby.network.average_packet_latency    14.120228                      
system.ruby.network.average_memory_network_latency     8.349225                      
system.ruby.network.average_memory_queueing_latency     2.000018                      
system.ruby.network.average_memory_latency    10.349243                      
system.ruby.network.flits_received       |     4995570     33.22%     33.22% |     9190575     61.11%     94.33% |      852396      5.67%    100.00%
system.ruby.network.flits_received::total     15038541                      
system.ruby.network.flits_injected       |     4995570     33.22%     33.22% |     9190575     61.11%     94.33% |      852396      5.67%    100.00%
system.ruby.network.flits_injected::total     15038541                      
system.ruby.network.flit_network_latency |    78799234                       |    97290782                       |     7940651                      
system.ruby.network.flit_queueing_latency |    10811144                       |    10712318                       |      852396                      
system.ruby.network.average_flit_vnet_latency |   15.773822                       |   10.585930                       |    9.315683                      
system.ruby.network.average_flit_vqueue_latency |    2.164146                       |    1.165576                       |           1                      
system.ruby.network.average_flit_network_latency    12.237269                      
system.ruby.network.average_flit_queueing_latency     1.487901                      
system.ruby.network.average_flit_latency    13.725170                      
system.ruby.network.ext_in_link_utilization     15038541                      
system.ruby.network.ext_out_link_utilization     15038541                      
system.ruby.network.int_link_utilization     35543654                      
system.ruby.network.avg_link_utilization     2.047527                      
system.ruby.network.avg_vc_load          |    0.472923     23.10%     23.10% |    0.146711      7.17%     30.26% |    0.047457      2.32%     32.58% |    0.038540      1.88%     34.46% |    0.954593     46.62%     81.08% |    0.120192      5.87%     86.95% |    0.071214      3.48%     90.43% |    0.072691      3.55%     93.98% |    0.102595      5.01%     98.99% |    0.007312      0.36%     99.35% |    0.006650      0.32%     99.68% |    0.006649      0.32%    100.00%
system.ruby.network.avg_vc_load::total       2.047527                      
system.ruby.network.average_hops             2.363504                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16024385000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2522843                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.920566                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.552403                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.141623                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      427434     16.94%     16.94% |     1380953     54.74%     71.68% |       54603      2.16%     73.84% |      468067     18.55%     92.40% |      191652      7.60%     99.99% |         134      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2522843                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2528100                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.834171                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.220099                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.607784                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      258390     10.22%     10.22% |      964926     38.17%     48.39% |      971167     38.41%     86.80% |      300980     11.91%     98.71% |       31621      1.25%     99.96% |         969      0.04%    100.00% |          43      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2528100                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         14569                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.076944                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.624927                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.791230                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3663     25.14%     25.14% |        7422     50.94%     76.09% |        3244     22.27%     98.35% |         238      1.63%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           14569                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11712199                      
system.ruby.LD.latency_hist_seqr::mean       9.999881                      
system.ruby.LD.latency_hist_seqr::gmean      1.789625                      
system.ruby.LD.latency_hist_seqr::stdev     41.281081                      
system.ruby.LD.latency_hist_seqr         |    11688837     99.80%     99.80% |       14492      0.12%     99.92% |        8347      0.07%    100.00% |         473      0.00%    100.00% |          47      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11712199                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11080167                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.740880                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.408266                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.293730                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8343809     75.30%     75.30% |           0      0.00%     75.30% |           0      0.00%     75.30% |     2736358     24.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11080167                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       632032                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.788610                      
system.ruby.LD.miss_latency_hist_seqr::gmean   119.493837                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.903616                      
system.ruby.LD.miss_latency_hist_seqr    |      608670     96.30%     96.30% |       14492      2.29%     98.60% |        8347      1.32%     99.92% |         473      0.07%     99.99% |          47      0.01%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       632032                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4991176                      
system.ruby.ST.latency_hist_seqr::mean       8.395222                      
system.ruby.ST.latency_hist_seqr::gmean      1.655194                      
system.ruby.ST.latency_hist_seqr::stdev     37.759988                      
system.ruby.ST.latency_hist_seqr         |     4980612     99.79%     99.79% |        6381      0.13%     99.92% |        3879      0.08%     99.99% |         193      0.00%    100.00% |         105      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4991176                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4787246                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.679162                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.368670                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.255478                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3703474     77.36%     77.36% |           0      0.00%     77.36% |           0      0.00%     77.36% |     1083772     22.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4787246                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       203930                      
system.ruby.ST.miss_latency_hist_seqr::mean   166.054367                      
system.ruby.ST.miss_latency_hist_seqr::gmean   143.452493                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.575730                      
system.ruby.ST.miss_latency_hist_seqr    |      193366     94.82%     94.82% |        6381      3.13%     97.95% |        3879      1.90%     99.85% |         193      0.09%     99.95% |         105      0.05%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       203930                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61809092                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.845928                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.433754                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.100024                      
system.ruby.IFETCH.latency_hist_seqr     |    61787842     99.97%     99.97% |       20313      0.03%    100.00% |         477      0.00%    100.00% |         114      0.00%    100.00% |         161      0.00%    100.00% |         153      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61809092                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61781915                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.775403                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.430912                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.313377                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45813286     74.15%     74.15% |           0      0.00%     74.15% |           0      0.00%     74.15% |    15968629     25.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61781915                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27177                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   162.170254                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   130.362413                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.711667                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5927     21.81%     21.81% |       20313     74.74%     96.55% |         477      1.76%     98.31% |         114      0.42%     98.73% |         161      0.59%     99.32% |         153      0.56%     99.88% |          19      0.07%     99.95% |           1      0.00%     99.96% |           1      0.00%     99.96% |          11      0.04%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27177                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       773407                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.512402                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.060665                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.314794                      
system.ruby.RMW_Read.latency_hist_seqr   |      771816     99.79%     99.79% |        1527      0.20%     99.99% |          31      0.00%    100.00% |          11      0.00%    100.00% |          11      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       773407                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       771504                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.101350                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.047948                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.542014                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      745440     96.62%     96.62% |           0      0.00%     96.62% |           0      0.00%     96.62% |       26064      3.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       771504                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1903                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   168.158697                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.043888                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    85.486423                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         312     16.40%     16.40% |        1527     80.24%     96.64% |          31      1.63%     98.27% |          11      0.58%     98.84% |          11      0.58%     99.42% |           9      0.47%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1903                      
system.ruby.Directory_Controller.Fetch   |      168103     25.04%     25.04% |      167513     24.95%     49.99% |      167839     25.00%     74.99% |      167895     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       671350                      
system.ruby.Directory_Controller.Data    |       22127     25.06%     25.06% |       21950     24.86%     49.92% |       22169     25.11%     75.02% |       22055     24.98%    100.00%
system.ruby.Directory_Controller.Data::total        88301                      
system.ruby.Directory_Controller.Memory_Data |      168103     25.04%     25.04% |      167513     24.95%     49.99% |      167839     25.00%     74.99% |      167895     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       671350                      
system.ruby.Directory_Controller.Memory_Ack |       22127     25.06%     25.06% |       21950     24.86%     49.92% |       22169     25.11%     75.02% |       22055     24.98%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        88301                      
system.ruby.Directory_Controller.CleanReplacement |       17401     25.27%     25.27% |       17030     24.73%     49.99% |       17147     24.90%     74.89% |       17292     25.11%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        68870                      
system.ruby.Directory_Controller.I.Fetch |      168103     25.04%     25.04% |      167513     24.95%     49.99% |      167839     25.00%     74.99% |      167895     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       671350                      
system.ruby.Directory_Controller.M.Data  |       22127     25.06%     25.06% |       21950     24.86%     49.92% |       22169     25.11%     75.02% |       22055     24.98%    100.00%
system.ruby.Directory_Controller.M.Data::total        88301                      
system.ruby.Directory_Controller.M.CleanReplacement |       17401     25.27%     25.27% |       17030     24.73%     49.99% |       17147     24.90%     74.89% |       17292     25.11%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        68870                      
system.ruby.Directory_Controller.IM.Memory_Data |      168103     25.04%     25.04% |      167513     24.95%     49.99% |      167839     25.00%     74.99% |      167895     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       671350                      
system.ruby.Directory_Controller.MI.Memory_Ack |       22127     25.06%     25.06% |       21950     24.86%     49.92% |       22169     25.11%     75.02% |       22055     24.98%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        88301                      
system.ruby.L1Cache_Controller.Load      |     1006310      8.59%      8.59% |      839224      7.17%     15.76% |      881676      7.53%     23.29% |      969949      8.28%     31.57% |      720584      6.15%     37.72% |        4200      0.04%     37.76% |        4200      0.04%     37.79% |      740559      6.32%     44.11% |      900934      7.69%     51.81% |      615039      5.25%     57.06% |      658637      5.62%     62.68% |      822683      7.02%     69.71% |      782559      6.68%     76.39% |      901362      7.70%     84.08% |     1103151      9.42%     93.50% |      761133      6.50%    100.00%
system.ruby.L1Cache_Controller.Load::total     11712200                      
system.ruby.L1Cache_Controller.Ifetch    |     5001753      8.09%      8.09% |     4416429      7.15%     15.24% |     4615559      7.47%     22.70% |     4827518      7.81%     30.52% |     4004728      6.48%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |     4179266      6.76%     43.76% |     4634236      7.50%     51.25% |     3583080      5.80%     57.05% |     3790071      6.13%     63.18% |     4410316      7.14%     70.32% |     4219105      6.83%     77.14% |     4635236      7.50%     84.64% |     5294285      8.57%     93.21% |     4197524      6.79%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61809106                      
system.ruby.L1Cache_Controller.Store     |      494373      8.58%      8.58% |      410847      7.13%     15.70% |      442146      7.67%     23.37% |      466675      8.10%     31.47% |      352366      6.11%     37.58% |        4200      0.07%     37.65% |        4200      0.07%     37.73% |      383188      6.65%     44.37% |      441915      7.67%     52.04% |      289039      5.01%     57.05% |      321784      5.58%     62.64% |      412932      7.16%     69.80% |      382731      6.64%     76.44% |      442121      7.67%     84.11% |      533319      9.25%     93.36% |      382747      6.64%    100.00%
system.ruby.L1Cache_Controller.Store::total      5764583                      
system.ruby.L1Cache_Controller.Inv       |         782      6.11%      6.11% |         568      4.44%     10.55% |         799      6.24%     16.79% |         755      5.90%     22.69% |         751      5.87%     28.56% |         202      1.58%     30.14% |         233      1.82%     31.96% |         728      5.69%     37.65% |         787      6.15%     43.80% |        1655     12.93%     56.73% |        1028      8.03%     64.77% |         987      7.71%     72.48% |         965      7.54%     80.02% |         681      5.32%     85.34% |         888      6.94%     92.28% |         988      7.72%    100.00%
system.ruby.L1Cache_Controller.Inv::total        12797                      
system.ruby.L1Cache_Controller.L1_Replacement |       88176     10.48%     10.48% |       59719      7.10%     17.58% |       71048      8.44%     26.02% |       79550      9.45%     35.48% |       40101      4.77%     40.24% |           0      0.00%     40.24% |           0      0.00%     40.24% |       50284      5.98%     46.22% |       70023      8.32%     54.54% |       19436      2.31%     56.85% |       30833      3.66%     60.52% |       60323      7.17%     67.69% |       50262      5.97%     73.66% |       70073      8.33%     81.99% |      101086     12.01%     94.00% |       50452      6.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       841366                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           5     83.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          52      2.94%      5.89% |          52      2.94%      8.83% |          50      2.83%     11.66% |          52      2.94%     14.61% |         525     29.73%     44.34% |         525     29.73%     74.07% |          50      2.83%     76.90% |          52      2.94%     79.84% |          52      2.94%     82.79% |          50      2.83%     85.62% |          50      2.83%     88.45% |          52      2.94%     91.39% |          50      2.83%     94.22% |          52      2.94%     97.17% |          50      2.83%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1766                      
system.ruby.L1Cache_Controller.Data      |          24      6.96%      6.96% |          25      7.25%     14.20% |          25      7.25%     21.45% |          24      6.96%     28.41% |          25      7.25%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |          21      6.09%     41.74% |          26      7.54%     49.28% |          26      7.54%     56.81% |          24      6.96%     63.77% |          24      6.96%     70.72% |          26      7.54%     78.26% |          25      7.25%     85.51% |          26      7.54%     93.04% |          24      6.96%    100.00%
system.ruby.L1Cache_Controller.Data::total          345                      
system.ruby.L1Cache_Controller.Data_Exclusive |       74655     11.85%     11.85% |       46894      7.44%     19.29% |       47291      7.50%     26.79% |       74986     11.90%     38.69% |       26490      4.20%     42.89% |           2      0.00%     42.89% |          10      0.00%     42.89% |       15808      2.51%     45.40% |       56967      9.04%     54.44% |       15878      2.52%     56.96% |       15877      2.52%     59.48% |       37134      5.89%     65.37% |       37306      5.92%     71.29% |       57013      9.05%     80.34% |       97255     15.43%     95.77% |       26662      4.23%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       630228                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.49% |          75      4.25%     12.74% |          75      4.25%     16.99% |          75      4.25%     21.23% |         362     20.50%     41.73% |         354     20.05%     61.78% |          75      4.25%     66.02% |          75      4.25%     70.27% |          75      4.25%     74.52% |          75      4.25%     78.77% |          75      4.25%     83.01% |          75      4.25%     87.26% |          75      4.25%     91.51% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1766                      
system.ruby.L1Cache_Controller.Data_all_Acks |       15013      6.47%      6.47% |       14292      6.16%     12.63% |       25227     10.87%     23.51% |        6022      2.60%     26.10% |       15059      6.49%     32.59% |         175      0.08%     32.67% |         175      0.08%     32.74% |       35931     15.49%     48.23% |       14523      6.26%     54.49% |        4992      2.15%     56.64% |       16396      7.07%     63.71% |       24662     10.63%     74.34% |       14425      6.22%     80.56% |       14522      6.26%     86.82% |        5321      2.29%     89.11% |       25254     10.89%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       231989                      
system.ruby.L1Cache_Controller.Ack       |           3      0.41%      0.41% |           2      0.28%      0.69% |           2      0.28%      0.96% |           2      0.28%      1.24% |           2      0.28%      1.51% |         350     48.14%     49.66% |         350     48.14%     97.80% |           5      0.69%     98.49% |           1      0.14%     98.62% |           1      0.14%     98.76% |           2      0.28%     99.04% |           2      0.28%     99.31% |           1      0.14%     99.45% |           1      0.14%     99.59% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          727                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.36%      2.36% |          26      2.46%      4.82% |          26      2.46%      7.27% |          25      2.36%      9.63% |          26      2.46%     12.09% |         350     33.05%     45.14% |         350     33.05%     78.19% |          22      2.08%     80.26% |          27      2.55%     82.81% |          27      2.55%     85.36% |          25      2.36%     87.72% |          25      2.36%     90.08% |          27      2.55%     92.63% |          26      2.46%     95.09% |          27      2.55%     97.64% |          25      2.36%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.WB_Ack    |       86074     10.50%     10.50% |       58401      7.12%     17.62% |       68954      8.41%     26.03% |       77432      9.44%     35.47% |       38821      4.73%     40.21% |           0      0.00%     40.21% |           0      0.00%     40.21% |       48990      5.97%     46.18% |       68709      8.38%     54.56% |       18161      2.21%     56.78% |       28733      3.50%     60.28% |       58996      7.19%     67.47% |       48971      5.97%     73.45% |       68744      8.38%     81.83% |       99819     12.17%     94.00% |       49169      6.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       819974                      
system.ruby.L1Cache_Controller.NP.Load   |       74733     11.83%     11.83% |       46971      7.44%     19.27% |       47368      7.50%     26.77% |       75064     11.88%     38.65% |       26567      4.21%     42.86% |         182      0.03%     42.88% |         182      0.03%     42.91% |       15885      2.51%     45.43% |       57045      9.03%     54.46% |       15956      2.53%     56.98% |       15955      2.53%     59.51% |       37212      5.89%     65.40% |       37384      5.92%     71.32% |       57091      9.04%     80.36% |       97332     15.41%     95.77% |       26740      4.23%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       631667                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2486      9.28%      9.28% |        1701      6.35%     15.64% |        2478      9.25%     24.89% |        2507      9.36%     34.26% |        1664      6.21%     40.47% |           0      0.00%     40.47% |           0      0.00%     40.47% |        1678      6.27%     46.74% |        1695      6.33%     53.07% |        1665      6.22%     59.29% |        2485      9.28%     68.57% |        1710      6.39%     74.95% |        1670      6.24%     81.19% |        1712      6.39%     87.59% |        1657      6.19%     93.77% |        1667      6.23%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26775                      
system.ruby.L1Cache_Controller.NP.Store  |       12493      6.09%      6.09% |       12582      6.13%     12.22% |       22738     11.09%     23.31% |        3514      1.71%     25.02% |       13406      6.54%     31.56% |         175      0.09%     31.64% |         175      0.09%     31.73% |       34255     16.70%     48.43% |       12816      6.25%     54.68% |        3350      1.63%     56.31% |       13928      6.79%     63.10% |       22934     11.18%     74.28% |       12739      6.21%     80.49% |       12803      6.24%     86.73% |        3632      1.77%     88.50% |       23579     11.50%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       205119                      
system.ruby.L1Cache_Controller.NP.Inv    |         563      6.49%      6.49% |         403      4.64%     11.13% |         578      6.66%     17.79% |         561      6.46%     24.25% |         550      6.34%     30.59% |           0      0.00%     30.59% |           0      0.00%     30.59% |         539      6.21%     36.80% |         633      7.29%     44.09% |         848      9.77%     53.86% |         631      7.27%     61.13% |         731      8.42%     69.55% |         708      8.16%     77.71% |         571      6.58%     84.29% |         653      7.52%     91.81% |         711      8.19%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8680                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     49.86%     49.86% |         182     49.86%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |          55     13.68%     13.68% |          32      7.96%     21.64% |          34      8.46%     30.10% |          22      5.47%     35.57% |          12      2.99%     38.56% |           0      0.00%     38.56% |           0      0.00%     38.56% |          17      4.23%     42.79% |          35      8.71%     51.49% |           0      0.00%     51.49% |           4      1.00%     52.49% |          39      9.70%     62.19% |          39      9.70%     71.89% |          29      7.21%     79.10% |          55     13.68%     92.79% |          29      7.21%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          402                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          59     10.73%     10.73% |          35      6.36%     17.09% |          68     12.36%     29.45% |          63     11.45%     40.91% |           6      1.09%     42.00% |           0      0.00%     42.00% |           0      0.00%     42.00% |          24      4.36%     46.36% |          35      6.36%     52.73% |           0      0.00%     52.73% |           6      1.09%     53.82% |          58     10.55%     64.36% |          39      7.09%     71.45% |          21      3.82%     75.27% |          72     13.09%     88.36% |          64     11.64%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          550                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.51%      3.51% |         521      3.50%      7.01% |         521      3.50%     10.51% |         522      3.51%     14.02% |         521      3.50%     17.52% |        3826     25.71%     43.23% |        3750     25.20%     68.43% |         521      3.50%     71.94% |         522      3.51%     75.44% |         522      3.51%     78.95% |         522      3.51%     82.46% |         522      3.51%     85.97% |         522      3.51%     89.48% |         522      3.51%     92.98% |         522      3.51%     96.49% |         522      3.51%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14880                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4999211      8.09%      8.09% |     4414695      7.15%     15.24% |     4613046      7.47%     22.70% |     4824988      7.81%     30.51% |     4003051      6.48%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |     4177570      6.76%     43.75% |     4632505      7.50%     51.25% |     3581414      5.80%     57.05% |     3787581      6.13%     63.18% |     4408566      7.14%     70.32% |     4217395      6.83%     77.14% |     4633494      7.50%     84.64% |     5292572      8.57%     93.21% |     4195827      6.79%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61781915                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         219      6.43%      6.43% |         165      4.85%     11.28% |         221      6.49%     17.77% |         194      5.70%     23.47% |         189      5.55%     29.02% |         202      5.93%     34.96% |         233      6.84%     41.80% |         189      5.55%     47.36% |         154      4.52%     51.88% |         326      9.58%     61.46% |         188      5.52%     66.98% |         256      7.52%     74.50% |         254      7.46%     81.96% |         110      3.23%     85.19% |         234      6.87%     92.07% |         270      7.93%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3404                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2043      9.80%      9.80% |        1283      6.16%     15.96% |        2026      9.72%     25.68% |        2055      9.86%     35.54% |        1274      6.11%     41.65% |           0      0.00%     41.65% |           0      0.00%     41.65% |        1270      6.09%     47.74% |        1279      6.14%     53.88% |        1275      6.12%     60.00% |        2094     10.05%     70.05% |        1269      6.09%     76.13% |        1252      6.01%     82.14% |        1308      6.28%     88.42% |        1195      5.73%     94.15% |        1219      5.85%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20842                      
system.ruby.L1Cache_Controller.E.Load    |      269915      7.00%      7.00% |      282168      7.32%     14.32% |      277980      7.21%     21.53% |      295291      7.66%     29.19% |      277774      7.20%     36.39% |          10      0.00%     36.39% |          86      0.00%     36.39% |      271303      7.04%     43.43% |      282205      7.32%     50.75% |      283664      7.36%     58.10% |      279620      7.25%     65.35% |      271257      7.03%     72.39% |      266827      6.92%     79.31% |      272034      7.05%     86.36% |      272012      7.05%     93.42% |      253785      6.58%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3855931                      
system.ruby.L1Cache_Controller.E.Store   |       63092     13.50%     13.50% |       35235      7.54%     21.04% |       35579      7.61%     28.65% |       63345     13.55%     42.20% |       14900      3.19%     45.39% |           0      0.00%     45.39% |           0      0.00%     45.39% |        4332      0.93%     46.31% |       45280      9.69%     56.00% |        4377      0.94%     56.94% |        4330      0.93%     57.86% |       25580      5.47%     63.34% |       25657      5.49%     68.82% |       45357      9.70%     78.53% |       85426     18.28%     96.80% |       14944      3.20%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       467434                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5      3.79%      3.79% |           0      0.00%      3.79% |           0      0.00%      3.79% |           0      0.00%      3.79% |           0      0.00%      3.79% |         111     84.09%     87.88% |          13      9.85%     97.73% |           0      0.00%     97.73% |           2      1.52%     99.24% |           0      0.00%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          132                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11377      7.10%      7.10% |       11476      7.16%     14.27% |       11534      7.20%     21.47% |       11451      7.15%     28.62% |       11403      7.12%     35.74% |           0      0.00%     35.74% |           0      0.00%     35.74% |       11287      7.05%     42.78% |       11504      7.18%     49.97% |       11312      7.06%     57.03% |       11358      7.09%     64.12% |       11365      7.10%     71.21% |       11459      7.15%     78.37% |       11468      7.16%     85.53% |       11646      7.27%     92.80% |       11533      7.20%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160173                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           5     83.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.Load    |      661140      9.17%      9.17% |      509564      7.07%     16.24% |      555807      7.71%     23.95% |      599072      8.31%     32.26% |      415722      5.77%     38.02% |           0      0.00%     38.02% |           0      0.00%     38.02% |      452850      6.28%     44.31% |      561162      7.78%     52.09% |      314897      4.37%     56.46% |      362540      5.03%     61.49% |      513692      7.13%     68.61% |      477826      6.63%     75.24% |      571714      7.93%     83.17% |      733284     10.17%     93.34% |      480086      6.66%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7209356                      
system.ruby.L1Cache_Controller.M.Store   |      418787      8.23%      8.23% |      363029      7.13%     15.36% |      383828      7.54%     22.89% |      399815      7.85%     30.75% |      324059      6.36%     37.11% |        3675      0.07%     37.18% |        3675      0.07%     37.26% |      344600      6.77%     44.03% |      383818      7.54%     51.56% |      281311      5.53%     57.09% |      303525      5.96%     63.05% |      364417      7.16%     70.21% |      344334      6.76%     76.97% |      383960      7.54%     84.51% |      444260      8.73%     93.24% |      344223      6.76%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5091316                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7      1.20%      1.20% |           0      0.00%      1.20% |           0      0.00%      1.20% |           0      0.00%      1.20% |           0      0.00%      1.20% |         370     63.68%     64.89% |         196     33.73%     98.62% |           0      0.00%     98.62% |           1      0.17%     98.80% |           0      0.00%     98.80% |           1      0.17%     98.97% |           6      1.03%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          581                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       74697     11.32%     11.32% |       46925      7.11%     18.43% |       57420      8.70%     27.14% |       65981     10.00%     37.14% |       27418      4.16%     41.29% |           0      0.00%     41.29% |           0      0.00%     41.29% |       37703      5.71%     47.01% |       57205      8.67%     55.68% |        6849      1.04%     56.71% |       17375      2.63%     59.35% |       47631      7.22%     66.57% |       37512      5.69%     72.25% |       57276      8.68%     80.93% |       88173     13.36%     94.30% |       37636      5.70%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       659801                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          52      2.94%      5.89% |          52      2.94%      8.83% |          50      2.83%     11.66% |          52      2.94%     14.61% |         525     29.73%     44.34% |         525     29.73%     74.07% |          50      2.83%     76.90% |          52      2.94%     79.84% |          52      2.94%     82.79% |          50      2.83%     85.62% |          50      2.83%     88.45% |          52      2.94%     91.39% |          50      2.83%     94.22% |          52      2.94%     97.17% |          50      2.83%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1766                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       74655     11.85%     11.85% |       46894      7.44%     19.29% |       47291      7.50%     26.79% |       74986     11.90%     38.69% |       26490      4.20%     42.89% |           2      0.00%     42.89% |          10      0.00%     42.89% |       15808      2.51%     45.40% |       56967      9.04%     54.44% |       15878      2.52%     56.96% |       15877      2.52%     59.48% |       37134      5.89%     65.37% |       37306      5.92%     71.29% |       57013      9.05%     80.34% |       97255     15.43%     95.77% |       26662      4.23%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       630228                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.49% |          75      4.25%     12.74% |          75      4.25%     16.99% |          75      4.25%     21.23% |         362     20.50%     41.73% |         354     20.05%     61.78% |          75      4.25%     66.02% |          75      4.25%     70.27% |          75      4.25%     74.52% |          75      4.25%     78.77% |          75      4.25%     83.01% |          75      4.25%     87.26% |          75      4.25%     91.51% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1766                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2544      9.35%      9.35% |        1735      6.38%     15.72% |        2514      9.24%     24.96% |        2532      9.30%     34.26% |        1678      6.17%     40.43% |           0      0.00%     40.43% |           0      0.00%     40.43% |        1697      6.24%     46.67% |        1733      6.37%     53.03% |        1668      6.13%     59.16% |        2492      9.16%     68.32% |        1752      6.44%     74.76% |        1712      6.29%     81.05% |        1744      6.41%     87.46% |        1715      6.30%     93.76% |        1699      6.24%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27215                      
system.ruby.L1Cache_Controller.IM.Data   |          24      6.96%      6.96% |          25      7.25%     14.20% |          25      7.25%     21.45% |          24      6.96%     28.41% |          25      7.25%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |          21      6.09%     41.74% |          26      7.54%     49.28% |          26      7.54%     56.81% |          24      6.96%     63.77% |          24      6.96%     70.72% |          26      7.54%     78.26% |          25      7.25%     85.51% |          26      7.54%     93.04% |          24      6.96%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          345                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12469      6.09%      6.09% |       12557      6.13%     12.22% |       22713     11.09%     23.31% |        3490      1.70%     25.02% |       13381      6.53%     31.55% |         175      0.09%     31.64% |         175      0.09%     31.72% |       34234     16.72%     48.44% |       12790      6.25%     54.69% |        3324      1.62%     56.31% |       13904      6.79%     63.10% |       22910     11.19%     74.29% |       12713      6.21%     80.50% |       12778      6.24%     86.74% |        3606      1.76%     88.50% |       23555     11.50%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       204774                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     15.38%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           4     30.77%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total           13                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.36%      2.36% |          26      2.46%      4.82% |          26      2.46%      7.27% |          25      2.36%      9.63% |          26      2.46%     12.09% |         350     33.05%     45.14% |         350     33.05%     78.19% |          22      2.08%     80.26% |          27      2.55%     82.81% |          27      2.55%     85.36% |          25      2.36%     87.72% |          25      2.36%     90.08% |          27      2.55%     92.63% |          26      2.46%     95.09% |          27      2.55%     97.64% |          25      2.36%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1059                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       86074     10.50%     10.50% |       58401      7.12%     17.62% |       68954      8.41%     26.03% |       77432      9.44%     35.47% |       38821      4.73%     40.21% |           0      0.00%     40.21% |           0      0.00%     40.21% |       48990      5.97%     46.18% |       68709      8.38%     54.56% |       18161      2.21%     56.78% |       28733      3.50%     60.28% |       58996      7.19%     67.47% |       48971      5.97%     73.45% |       68744      8.38%     81.83% |       99819     12.17%     94.00% |       49169      6.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       819974                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1621      5.96%      5.96% |        1523      5.60%     11.57% |        1767      6.50%     18.07% |        1366      5.03%     23.10% |        1710      6.29%     29.39% |        1442      5.31%     34.69% |        1496      5.50%     40.20% |        1420      5.23%     45.42% |        1522      5.60%     51.02% |        1291      4.75%     55.78% |        1428      5.25%     61.03% |        1427      5.25%     66.28% |        1381      5.08%     71.36% |        1446      5.32%     76.68% |        4900     18.03%     94.71% |        1437      5.29%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27177                      
system.ruby.L2Cache_Controller.L1_GETS   |       39469      6.24%      6.24% |       39317      6.22%     12.47% |       39103      6.19%     18.65% |       39631      6.27%     24.92% |       38981      6.17%     31.09% |       39066      6.18%     37.27% |       39300      6.22%     43.49% |       39559      6.26%     49.75% |       39690      6.28%     56.03% |       39215      6.20%     62.23% |       39469      6.24%     68.48% |       40245      6.37%     74.84% |       40091      6.34%     81.19% |       40171      6.36%     87.54% |       39769      6.29%     93.84% |       38957      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       632033                      
system.ruby.L2Cache_Controller.L1_GETX   |       12765      6.22%      6.22% |       12931      6.30%     12.53% |       13049      6.36%     18.89% |       12946      6.31%     25.20% |       12880      6.28%     31.48% |       12791      6.24%     37.72% |       12759      6.22%     43.94% |       12924      6.30%     50.24% |       12762      6.22%     56.46% |       12791      6.24%     62.69% |       12804      6.24%     68.94% |       12732      6.21%     75.14% |       12700      6.19%     81.34% |       12663      6.17%     87.51% |       12779      6.23%     93.74% |       12843      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       205119                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       51226      6.25%      6.25% |       51240      6.25%     12.50% |       51090      6.23%     18.73% |       51513      6.28%     25.01% |       50797      6.19%     31.20% |       50737      6.19%     37.39% |       50939      6.21%     43.60% |       51366      6.26%     49.87% |       51334      6.26%     56.13% |       50874      6.20%     62.33% |       51161      6.24%     68.57% |       51863      6.32%     74.90% |       51727      6.31%     81.21% |       51772      6.31%     87.52% |       51540      6.29%     93.81% |       50795      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       819974                      
system.ruby.L2Cache_Controller.L2_Replacement |        5587      6.36%      6.36% |        5495      6.26%     12.63% |        5465      6.23%     18.85% |        5543      6.31%     25.17% |        5415      6.17%     31.34% |        5443      6.20%     37.54% |        5479      6.24%     43.78% |        5479      6.24%     50.02% |        5526      6.30%     56.32% |        5351      6.10%     62.41% |        5454      6.21%     68.63% |        5477      6.24%     74.86% |        5468      6.23%     81.09% |        5536      6.31%     87.40% |        5639      6.42%     93.83% |        5420      6.17%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        87777                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4318      6.22%      6.22% |        4234      6.10%     12.32% |        4210      6.07%     18.39% |        4322      6.23%     24.62% |        4230      6.10%     30.71% |        4346      6.26%     36.98% |        4346      6.26%     43.24% |        4402      6.34%     49.58% |        4502      6.49%     56.07% |        4141      5.97%     62.04% |        4302      6.20%     68.24% |        4291      6.18%     74.42% |        4482      6.46%     80.88% |        4434      6.39%     87.27% |        4421      6.37%     93.64% |        4413      6.36%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        69394                      
system.ruby.L2Cache_Controller.Mem_Data  |       42068      6.27%      6.27% |       41860      6.24%     12.50% |       41774      6.22%     18.72% |       41995      6.26%     24.98% |       41754      6.22%     31.20% |       41917      6.24%     37.44% |       41969      6.25%     43.69% |       42021      6.26%     49.95% |       42175      6.28%     56.23% |       41630      6.20%     62.44% |       41875      6.24%     68.67% |       41910      6.24%     74.92% |       42106      6.27%     81.19% |       42106      6.27%     87.46% |       42221      6.29%     93.75% |       41969      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       671350                      
system.ruby.L2Cache_Controller.Mem_Ack   |        9905      6.30%      6.30% |        9729      6.19%     12.49% |        9675      6.16%     18.65% |        9865      6.28%     24.92% |        9645      6.14%     31.06% |        9789      6.23%     37.29% |        9825      6.25%     43.54% |        9881      6.29%     49.83% |       10028      6.38%     56.21% |        9492      6.04%     62.25% |        9756      6.21%     68.45% |        9768      6.21%     74.67% |        9950      6.33%     81.00% |        9970      6.34%     87.34% |       10060      6.40%     93.74% |        9833      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       157171                      
system.ruby.L2Cache_Controller.WB_Data   |         103      4.39%      4.39% |         103      4.39%      8.78% |         137      5.84%     14.61% |         135      5.75%     20.37% |         139      5.92%     26.29% |         170      7.24%     33.53% |         174      7.41%     40.95% |         181      7.71%     48.66% |         171      7.29%     55.94% |         179      7.63%     63.57% |         168      7.16%     70.73% |         173      7.37%     78.10% |         152      6.48%     84.58% |         148      6.31%     90.88% |         106      4.52%     95.40% |         108      4.60%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2347                      
system.ruby.L2Cache_Controller.Ack       |           3      4.76%      4.76% |           3      4.76%      9.52% |           3      4.76%     14.29% |           2      3.17%     17.46% |           5      7.94%     25.40% |           5      7.94%     33.33% |           5      7.94%     41.27% |           8     12.70%     53.97% |           6      9.52%     63.49% |           3      4.76%     68.25% |           6      9.52%     77.78% |           5      7.94%     85.71% |           3      4.76%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           4      6.35%    100.00%
system.ruby.L2Cache_Controller.Ack::total           63                      
system.ruby.L2Cache_Controller.Ack_all   |         689      6.22%      6.22% |         727      6.56%     12.78% |         757      6.83%     19.61% |         662      5.97%     25.58% |         690      6.23%     31.81% |         744      6.71%     38.53% |         713      6.43%     44.96% |         707      6.38%     51.34% |         754      6.80%     58.14% |         565      5.10%     63.24% |         626      5.65%     68.89% |         662      5.97%     74.87% |         679      6.13%     80.99% |         677      6.11%     87.10% |         751      6.78%     93.88% |         678      6.12%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        11081                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.96%      3.96% |          70      3.96%      7.93% |          98      5.55%     13.48% |          98      5.55%     19.03% |          98      5.55%     24.58% |         140      7.93%     32.50% |         140      7.93%     40.43% |         140      7.93%     48.36% |         140      7.93%     56.29% |         140      7.93%     64.21% |         134      7.59%     71.80% |         134      7.59%     79.39% |         112      6.34%     85.73% |         112      6.34%     92.07% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1766                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       52192      6.24%      6.24% |       52206      6.24%     12.49% |       52082      6.23%     18.72% |       52507      6.28%     25.00% |       51790      6.19%     31.19% |       51773      6.19%     37.38% |       51975      6.22%     43.60% |       52399      6.27%     49.87% |       52358      6.26%     56.13% |       51908      6.21%     62.34% |       52195      6.24%     68.58% |       52899      6.33%     74.91% |       52735      6.31%     81.22% |       52778      6.31%     87.53% |       52506      6.28%     93.81% |       51758      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       836061                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1371      6.44%      6.44% |        1362      6.40%     12.84% |        1499      7.04%     19.89% |        1300      6.11%     26.00% |        1359      6.39%     32.38% |        1347      6.33%     38.71% |        1284      6.03%     44.74% |        1296      6.09%     50.83% |        1371      6.44%     57.28% |        1167      5.48%     62.76% |        1251      5.88%     68.64% |        1268      5.96%     74.60% |        1240      5.83%     80.42% |        1305      6.13%     86.56% |        1513      7.11%     93.67% |        1348      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21281                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29262      6.27%      6.27% |       28984      6.21%     12.49% |       28717      6.16%     18.64% |       29185      6.26%     24.90% |       28879      6.19%     31.09% |       29084      6.23%     37.33% |       29184      6.26%     43.58% |       29219      6.26%     49.85% |       29351      6.29%     56.14% |       29042      6.23%     62.36% |       29155      6.25%     68.61% |       29214      6.26%     74.88% |       29439      6.31%     81.19% |       29345      6.29%     87.48% |       29245      6.27%     93.75% |       29162      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       466467                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       11435      6.23%      6.23% |       11514      6.27%     12.50% |       11558      6.30%     18.79% |       11510      6.27%     25.06% |       11516      6.27%     31.34% |       11486      6.26%     37.59% |       11501      6.26%     43.86% |       11506      6.27%     50.12% |       11453      6.24%     56.36% |       11421      6.22%     62.58% |       11469      6.25%     68.83% |       11428      6.22%     75.05% |       11427      6.22%     81.28% |       11456      6.24%     87.52% |       11463      6.24%     93.76% |       11459      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       183602                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         236      4.04%      4.04% |         161      2.76%      6.80% |         268      4.59%     11.39% |          66      1.13%     12.52% |         351      6.01%     18.53% |          95      1.63%     20.15% |         212      3.63%     23.78% |         124      2.12%     25.91% |         137      2.35%     28.25% |         110      1.88%     30.14% |         177      3.03%     33.17% |         159      2.72%     35.89% |         141      2.41%     38.30% |         141      2.41%     40.72% |        3373     57.76%     98.48% |          89      1.52%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5840                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.91%      3.91% |          14      3.91%      7.82% |          28      7.82%     15.64% |          28      7.82%     23.46% |          28      7.82%     31.28% |          28      7.82%     39.11% |          28      7.82%     46.93% |          28      7.82%     54.75% |          28      7.82%     62.57% |          28      7.82%     70.39% |          25      6.98%     77.37% |          25      6.98%     84.36% |          14      3.91%     88.27% |          14      3.91%     92.18% |          14      3.91%     96.09% |          14      3.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          358                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3      4.76%      4.76% |           3      4.76%      9.52% |           3      4.76%     14.29% |           2      3.17%     17.46% |           5      7.94%     25.40% |           5      7.94%     33.33% |           5      7.94%     41.27% |           8     12.70%     53.97% |           6      9.52%     63.49% |           3      4.76%     68.25% |           6      9.52%     77.78% |           5      7.94%     85.71% |           3      4.76%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           4      6.35%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           63                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         676      6.21%      6.21% |         717      6.59%     12.80% |         746      6.85%     19.65% |         651      5.98%     25.63% |         676      6.21%     31.84% |         731      6.72%     38.55% |         701      6.44%     44.99% |         688      6.32%     51.31% |         738      6.78%     58.09% |         557      5.12%     63.21% |         611      5.61%     68.82% |         647      5.94%     74.77% |         660      6.06%     80.83% |         667      6.13%     86.96% |         747      6.86%     93.82% |         673      6.18%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        10886                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10137      6.19%      6.19% |       10263      6.27%     12.46% |       10274      6.27%     18.73% |       10348      6.32%     25.05% |       10003      6.11%     31.16% |        9842      6.01%     37.17% |        9976      6.09%     43.26% |       10200      6.23%     49.49% |       10189      6.22%     55.71% |       10019      6.12%     61.83% |       10180      6.22%     68.04% |       10897      6.65%     74.70% |       10540      6.44%     81.14% |       10714      6.54%     87.68% |       10454      6.38%     94.06% |        9725      5.94%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       163761                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1316      6.22%      6.22% |        1403      6.63%     12.85% |        1463      6.92%     19.77% |        1408      6.66%     26.43% |        1336      6.32%     32.74% |        1277      6.04%     38.78% |        1230      5.81%     44.59% |        1390      6.57%     51.17% |        1281      6.06%     57.22% |        1342      6.34%     63.57% |        1307      6.18%     69.74% |        1276      6.03%     75.78% |        1259      5.95%     81.73% |        1193      5.64%     87.37% |        1302      6.16%     93.52% |        1370      6.48%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21153                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        5574      6.37%      6.37% |        5481      6.26%     12.62% |        5448      6.22%     18.85% |        5525      6.31%     25.16% |        5399      6.17%     31.32% |        5429      6.20%     37.52% |        5467      6.24%     43.76% |        5460      6.24%     50.00% |        5510      6.29%     56.29% |        5341      6.10%     62.39% |        5442      6.21%     68.61% |        5460      6.24%     74.84% |        5455      6.23%     81.07% |        5527      6.31%     87.38% |        5635      6.44%     93.82% |        5413      6.18%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        87566                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3609      6.23%      6.23% |        3488      6.02%     12.25% |        3431      5.92%     18.17% |        3641      6.28%     24.45% |        3515      6.07%     30.52% |        3586      6.19%     36.71% |        3611      6.23%     42.94% |        3673      6.34%     49.28% |        3733      6.44%     55.72% |        3547      6.12%     61.84% |        3654      6.31%     68.15% |        3607      6.23%     74.37% |        3776      6.52%     80.89% |        3730      6.44%     87.33% |        3638      6.28%     93.61% |        3704      6.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        57943                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.96%      3.96% |          70      3.96%      7.93% |          98      5.55%     13.48% |          98      5.55%     19.03% |          98      5.55%     24.58% |         140      7.93%     32.50% |         140      7.93%     40.43% |         140      7.93%     48.36% |         140      7.93%     56.29% |         140      7.93%     64.21% |         134      7.59%     71.80% |         134      7.59%     79.39% |         112      6.34%     85.73% |         112      6.34%     92.07% |          70      3.96%     96.04% |          70      3.96%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1766                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       51226      6.25%      6.25% |       51240      6.25%     12.50% |       51090      6.23%     18.73% |       51513      6.28%     25.01% |       50797      6.19%     31.20% |       50737      6.19%     37.39% |       50939      6.21%     43.60% |       51366      6.26%     49.87% |       51334      6.26%     56.13% |       50874      6.20%     62.33% |       51161      6.24%     68.57% |       51863      6.32%     74.90% |       51727      6.31%     81.21% |       51772      6.31%     87.52% |       51540      6.29%     93.81% |       50795      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       819974                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |          10      6.76%      6.76% |          11      7.43%     14.19% |          14      9.46%     23.65% |          16     10.81%     34.46% |          11      7.43%     41.89% |           9      6.08%     47.97% |           7      4.73%     52.70% |          11      7.43%     60.14% |          10      6.76%     66.89% |           7      4.73%     71.62% |           6      4.05%     75.68% |          12      8.11%     83.78% |          10      6.76%     90.54% |           8      5.41%     95.95% |           3      2.03%     97.97% |           3      2.03%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          148                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          33      5.84%      5.84% |          29      5.13%     10.97% |          33      5.84%     16.81% |          30      5.31%     22.12% |          39      6.90%     29.03% |          29      5.13%     34.16% |          34      6.02%     40.18% |          41      7.26%     47.43% |          31      5.49%     52.92% |          37      6.55%     59.47% |          37      6.55%     66.02% |          37      6.55%     72.57% |          46      8.14%     80.71% |          37      6.55%     87.26% |          36      6.37%     93.63% |          36      6.37%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          565                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        9905      6.30%      6.30% |        9729      6.19%     12.49% |        9675      6.16%     18.65% |        9865      6.28%     24.92% |        9645      6.14%     31.06% |        9789      6.23%     37.29% |        9825      6.25%     43.54% |        9881      6.29%     49.83% |       10028      6.38%     56.21% |        9492      6.04%     62.25% |        9756      6.21%     68.45% |        9768      6.21%     74.67% |        9950      6.33%     81.00% |        9970      6.34%     87.34% |       10060      6.40%     93.74% |        9833      6.26%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       157171                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      3.51%      3.51% |           7     12.28%     15.79% |           6     10.53%     26.32% |           9     15.79%     42.11% |           6     10.53%     52.63% |           3      5.26%     57.89% |           3      5.26%     63.16% |           3      5.26%     68.42% |           2      3.51%     71.93% |           2      3.51%     75.44% |           1      1.75%     77.19% |           4      7.02%     84.21% |           4      7.02%     91.23% |           1      1.75%     92.98% |           1      1.75%     94.74% |           3      5.26%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           57                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           8      8.79%      8.79% |           4      4.40%     13.19% |           8      8.79%     21.98% |           7      7.69%     29.67% |           5      5.49%     35.16% |           6      6.59%     41.76% |           4      4.40%     46.15% |           8      8.79%     54.95% |           8      8.79%     63.74% |           5      5.49%     69.23% |           5      5.49%     74.73% |           8      8.79%     83.52% |           6      6.59%     90.11% |           7      7.69%     97.80% |           2      2.20%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           91                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          31      5.92%      5.92% |          26      4.96%     10.88% |          33      6.30%     17.18% |          28      5.34%     22.52% |          35      6.68%     29.20% |          27      5.15%     34.35% |          31      5.92%     40.27% |          38      7.25%     47.52% |          29      5.53%     53.05% |          37      7.06%     60.11% |          33      6.30%     66.41% |          35      6.68%     73.09% |          36      6.87%     79.96% |          35      6.68%     86.64% |          35      6.68%     93.32% |          35      6.68%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          524                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      4.88%      4.88% |           3      7.32%     12.20% |           0      0.00%     12.20% |           2      4.88%     17.07% |           4      9.76%     26.83% |           2      4.88%     31.71% |           3      7.32%     39.02% |           3      7.32%     46.34% |           2      4.88%     51.22% |           0      0.00%     51.22% |           4      9.76%     60.98% |           2      4.88%     65.85% |          10     24.39%     90.24% |           2      4.88%     95.12% |           1      2.44%     97.56% |           1      2.44%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           41                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         676      6.21%      6.21% |         717      6.59%     12.80% |         746      6.85%     19.65% |         651      5.98%     25.63% |         676      6.21%     31.84% |         731      6.72%     38.55% |         701      6.44%     44.99% |         688      6.32%     51.31% |         738      6.78%     58.09% |         557      5.12%     63.21% |         611      5.61%     68.82% |         647      5.94%     74.77% |         660      6.06%     80.83% |         667      6.13%     86.96% |         747      6.86%     93.82% |         673      6.18%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        10886                      
system.ruby.L2Cache_Controller.S_I.Ack   |           3      4.76%      4.76% |           3      4.76%      9.52% |           3      4.76%     14.29% |           2      3.17%     17.46% |           5      7.94%     25.40% |           5      7.94%     33.33% |           5      7.94%     41.27% |           8     12.70%     53.97% |           6      9.52%     63.49% |           3      4.76%     68.25% |           6      9.52%     77.78% |           5      7.94%     85.71% |           3      4.76%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           4      6.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           63                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           3      4.76%      4.76% |           3      4.76%      9.52% |           3      4.76%     14.29% |           2      3.17%     17.46% |           5      7.94%     25.40% |           5      7.94%     33.33% |           5      7.94%     41.27% |           8     12.70%     53.97% |           6      9.52%     63.49% |           3      4.76%     68.25% |           6      9.52%     77.78% |           5      7.94%     85.71% |           3      4.76%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           4      6.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           63                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29262      6.27%      6.27% |       28984      6.21%     12.49% |       28717      6.16%     18.64% |       29185      6.26%     24.90% |       28879      6.19%     31.09% |       29084      6.23%     37.33% |       29184      6.26%     43.58% |       29219      6.26%     49.85% |       29351      6.29%     56.14% |       29042      6.23%     62.36% |       29155      6.25%     68.61% |       29214      6.26%     74.88% |       29439      6.31%     81.19% |       29345      6.29%     87.48% |       29245      6.27%     93.75% |       29162      6.25%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       466467                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1371      6.44%      6.44% |        1362      6.40%     12.84% |        1499      7.04%     19.89% |        1300      6.11%     26.00% |        1359      6.39%     32.38% |        1347      6.33%     38.71% |        1284      6.03%     44.74% |        1296      6.09%     50.83% |        1371      6.44%     57.28% |        1167      5.48%     62.76% |        1251      5.88%     68.64% |        1268      5.96%     74.60% |        1240      5.83%     80.42% |        1305      6.13%     86.56% |        1513      7.11%     93.67% |        1348      6.33%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21281                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       11435      6.23%      6.23% |       11514      6.27%     12.50% |       11558      6.30%     18.79% |       11510      6.27%     25.06% |       11516      6.27%     31.34% |       11486      6.26%     37.59% |       11501      6.26%     43.86% |       11506      6.27%     50.12% |       11453      6.24%     56.36% |       11421      6.22%     62.58% |       11469      6.25%     68.83% |       11428      6.22%     75.05% |       11427      6.22%     81.28% |       11456      6.24%     87.52% |       11463      6.24%     93.76% |       11459      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       183602                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          70      6.53%     14.37% |          56      5.22%     19.59% |          56      5.22%     24.81% |          84      7.84%     32.65% |          84      7.84%     40.49% |          84      7.84%     48.32% |          84      7.84%     56.16% |          84      7.84%     63.99% |          81      7.56%     71.55% |          81      7.56%     79.10% |          70      6.53%     85.63% |          70      6.53%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1072                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       52150      6.25%      6.25% |       52164      6.25%     12.49% |       52012      6.23%     18.72% |       52451      6.28%     25.00% |       51734      6.20%     31.20% |       51689      6.19%     37.39% |       51891      6.21%     43.60% |       52315      6.27%     49.87% |       52274      6.26%     56.13% |       51824      6.21%     62.34% |       52114      6.24%     68.58% |       52818      6.33%     74.90% |       52665      6.31%     81.21% |       52708      6.31%     87.52% |       52464      6.28%     93.81% |       51716      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       834989                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      3.99%      3.99% |          69      3.94%      7.93% |          98      5.59%     13.52% |          95      5.42%     18.94% |          97      5.53%     24.47% |         140      7.99%     32.46% |         138      7.87%     40.33% |         139      7.93%     48.26% |         139      7.93%     56.19% |         139      7.93%     64.12% |         134      7.64%     71.76% |         133      7.59%     79.35% |         112      6.39%     85.74% |         111      6.33%     92.07% |          69      3.94%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1753                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           3     23.08%     30.77% |           1      7.69%     38.46% |           0      0.00%     38.46% |           2     15.38%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           13                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           3     23.08%     30.77% |           1      7.69%     38.46% |           0      0.00%     38.46% |           2     15.38%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           13                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      3.99%      3.99% |          69      3.94%      7.93% |          98      5.59%     13.52% |          95      5.42%     18.94% |          97      5.53%     24.47% |         140      7.99%     32.46% |         138      7.87%     40.33% |         139      7.93%     48.26% |         139      7.93%     56.19% |         139      7.93%     64.12% |         134      7.64%     71.76% |         133      7.59%     79.35% |         112      6.39%     85.74% |         111      6.33%     92.07% |          69      3.94%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1753                      

---------- End Simulation Statistics   ----------
