{
  "sha1": "4gjf9rcu2kw6jnfbdc821msexmzcams",
  "insertion": {
    "when": "2024-05-30T20:48:20.486Z",
    "url": "https://forum.plantuml.net/11288/mixed-signal-timing-diagram",
    "user": "plantuml@gmail.com"
  }
}
@startuml
clock clk with period 1
binary "Enable" as EN
analog "Vcore" as VDD

@0
EN is low
VDD is 0
@1
VDD is 1.8
@3
EN is high
@7
EN is low
@8
VDD is 1.8
@11
VDD is 0.3
@13
VDD is 0
@enduml
