# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ex1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:34 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex1.vo 
# -- Compiling module ex1
# -- Compiling module hard_block
# 
# Top level modules:
# 	ex1
# End time: 17:29:35 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Week\ 12/Ex\ 1 {C:/intelFPGA_lite/18.1/Week 12/Ex 1/alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:35 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Week 12/Ex 1" C:/intelFPGA_lite/18.1/Week 12/Ex 1/alu_testbench.v 
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 17:29:35 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  alu_textbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" alu_textbench 
# Start time: 17:29:35 on Nov 20,2020
# ** Error: (vsim-3170) Could not find 'alu_textbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/intelFPGA_lite/18.1/Week 12/Ex 1/simulation/modelsim/gate_work
#             C:/intelFPGA_lite/18.1/Week 12/Ex 1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ex1_run_msim_gate_verilog.do PAUSED at line 12
# End time: 17:33:56 on Nov 20,2020, Elapsed time: 0:04:21
# Errors: 1, Warnings: 0
