  
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。 
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
  ■  達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 □未發表之文稿 ■撰寫中 □無 
專利：□已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 □無 
其他：（以 100 字為限） 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
本研究針對半導體前段晶圓製程與後段覆晶封裝製程之整合式動態的現場管控法則，包
含前段投料控制以及前端現場管控模式兩個階段，透過後段瓶頸機台服務率的制定，一方面
確保後段機台設備之生產產能不會損失，另一方面也考量整體系統之負荷情況，經由動態調
整前段製程之在製品之加工優先，進而提供管理者在短期不更動產能水準（i.e. 不增設產能、
不增加外包比例）之前提下，得以動態的舒緩或增加後段封裝製程之工作負荷，進而有效力
運用公司產能進而提升工廠競爭力。 
本研究之主要成果分述如下：  
1. 連結晶圓製造廠前段與後段製程之管理與規劃，提供一個有系統之解決邏輯的投料法
則與現場管控模式。 
2. 發展瓶頸機台加工節奏之估算模式，以制訂後段製程之投料節奏，最後再加入所有產
品型態影響之後，完成前段製程之投料決策模式。 
3. 從TOC當中緩衝管理的角度思考，針對後段晶圓製造覆晶封裝製程生產步調，提出一
套有效且合理之前段製程動態調整在製品之加工優先現場管控模式。 
4. 利用eM-Plant 7.0呈現與建構前後段晶圓製造之製程過程與特性，以提供後續相關之研
究平台。 
 1 
報告內容 
一、 前言 
近年來全球消費性電子產業無不以輕、薄、短、小為產品的主要發展目標，因而造就
了IC製造技術的蓬勃發展。根據研究指出，IC 製造技術的生命週期，通常不會超過三
年(Chou et al. 2007)。因此，為維持企業競爭優勢，半導體產業內的廠商無不以導入各項
先進技術作為手段。然而，在先進技術導入的中期，新世代的製程技術常常會成為整體
產能的瓶頸，在產能出現缺口的同時，先進設備更替速度與需求變化之兩難問題也隨即
出現。一般而言，IC 產業可分為：IC 設計、晶圓製造、IC 封裝以及最終測試四大區
塊。近年來，IC 封裝產業在技術上更是發生快速的進步。觀察IC封裝技術的演進，幾
乎每十年就會出現主流技術的更替。1980 年代，隨著資訊應用產業的崛起，主流封裝
技術也由原本的引腳插入技術(Pin Through Hole, PTH)演進成為表面黏接技術(Surface 
Mount Technology, SMT)；1990 年代，隨著IC 體積逐漸縮小，SMT技術也逐漸被球閘
陣列封裝技術(Ball Grid Array, BGA)所取代(張錦煌，2006)。在進入21 世紀之後，傳統
打線技術(Wire Bounding)以無法負荷越來越高的接腳數目以及效能，因此，可以預期打
線技術將被覆晶封裝(Flip Chip)技術所取代。覆晶封裝技術的關鍵在於晶圓凸塊製程
(Wafer Bumping)，其概念是將由錫鉛構成的凸塊(Bump)或錫球排列於晶圓表面後，再植
入晶片的焊墊(Bonding Pad)上方，以便封裝時可利用熱能將凸塊熔融，促使元件與基板
結合。在先進製程尚未充足設置以及高階封裝產品需求增加的交互影響之下，幾乎各封
裝廠wafer bumping 製程的產能利用率都居高不下，根據資料，2004上半年各廠在此製
程之產能利用率幾乎都在95%以上(楊雅嵐，2004)，除此之外如圖1(王旭昇，2007)所示
業界對於wafer bumping 從2005 至2010 之市場規模預估趨勢，其產值與年成長率的表
現上也顯示出其研究之價值。 
 
圖1. 2005~2010 年封裝市場規模預估 
 
然而由於 wafer bumping 製程對於高階封裝良率影響甚大，晶圓代工大廠通常會選擇將
某些特定產品的bumping 製程自行處理，而不交由下游封裝廠進行代工，以控制其產品
 3 
不確定、生產技術快速更替的環境下之產能缺口問題中，提出一套系統化解決模式。吾
人期望此解決模式不但能應用於半導體產業，亦可適用於具有相同產業特色之其他產業
當中。 
三、 研究方法 
本研究之主要目的為：在高度需求不確定以及高投資風險的環境下，針對高階覆晶
封裝製程產能不足之晶圓製造廠，發展一套現場管控模式。一般而言，半導體廠中之前
段晶圓製造製程（後文中簡稱為『前段製程』）在產能設置上，將會遠大於後段晶圓封
裝製程（後文中簡稱為『後段製程』），特別是在先進封裝技術上，前、後段的產能差距
更是明顯。吾人在研究中曾說明，在這樣的生產環境下，系統內將存在著三類產品，而
在這些不同的產品類型中，『必頇經過 bumping 製程且無法外包』之產品，由於先進封
裝製程產能不足使然，其生產瓶頸必然出現在後段製程中。吾人針對此問題實際訪查晶
圓代工廠發現，由於生產系統中只存在部分產品必頇採用高階封裝，再加上管理者一般
都認為半導體製造的關鍵因素存在於前段製程當中，因此，晶圓廠的生產規劃工作一般
還是以前段製程作為主要規劃準則。此舉無疑更加深後段製程產能不足的影響，因而造
成後段製程在製品累積數量過多、必頇自行處理先進封裝製程的產品生產時間過長的問
題。 
對於必頇完整通過前、後段製程之產品而言，後段高階製程必然為影響生產績效最
顯著之因子。經過分析、整理後吾人發現，目前在此問題上的管理難題來自於以下關鍵
因素： 
1. 前段製程之投料未考量後段製程產能大小 
從限制理論(Theory of Constraint, TOC)的觀念中，吾人得知系統之績效表現取決於系
統之制約因素(constraints, i.e. 生產系統中之瓶頸機台)，並且其他非制約因素必頇全
力配合制約因素(Goldratt, 1986)。一般來說，後段覆晶封裝製程之瓶頸加工站為
Sputter(金屬濺鍍)加工站，在此加工站產能已然不足的情形下，後段製程之投料速率
更加必頇依據 sputter 工作站控制投料速率(Wu and Yeh, 2006)。然而，後段製程之投
料來自於前段製程之產出，因此，若前段製程在投料控制上沒有進一步考慮後段製
程產能限制，任何生產規劃活動將無法有效進行。 
2. 前段製程之現場派工未考量後段之現場狀況 
在後段製程中為保護系統瓶頸，在 sputter 機台前會存在著一定數量在製品，以確保
該機台不閒置。然而，若在製品數量過多，卻反而會造成產品之等候時間過長，造
成生產週期時間增加。雖然從等候理論(Queuing Theory)的基本定義中，一個系統的
產出率將等同於原始投料速率(Connors et al., 1996)。然而，由於晶圓製造前段製程環
境極其複雜並充滿許多影響生產週期時間之因素(Russ and John, 2003)，致使產品產
出間隔時間將會具有相當程度之變異性。因此，即使在投料數量已然超過後段生產
系統負荷的情況下，後段製程中的在製品數量仍然會具有相當程度的波動。在這樣
的影響之下，前段製程若缺乏以後段製程之在製品數量動態調整必頇經過後段製程
之產品的派工邏輯，則將無法保護後段瓶頸機台，甚至影響其他種類產品之生產週
 5 
 
在計算得知後段製程瓶頸機台之生產節奏之後，前段製程則必頇以此節奏進行投料。
然而，在前段製程中除了必頇自行完成覆晶封裝製程之產品之外，還包含其餘二項
種類之產品。再者，前段製程之產能遠大於後段製程。因此，吾人即可將其於二類
之產品填滿前段扣產能扣除已劃分給覆晶封裝產品的部份。其邏輯如下圖示： 
 
圖 2. 前段製程投料節奏示意圖 
 
2. 前段製程之現場管控法則 
前段製程除投料速率必頇考量後段製程產能之外，現場管控法則亦必頇考量後段製
程之在製品水準進行動態調整。為了同時顧及避免瓶頸機台閒置以及產品等候時間
過長的目標，吾人採用 TOC 當中的緩衝管理(buffer management)概念，進一步以在
製品存量警示上界與下界將後段製程在製品水準化分成三個區域，分別為：加速區、
正常區與舒緩區。當後段在製品水準落於加速區（小於警示下界）時，表示後段製
程在製品存量不足以保護瓶頸機台，因此，前段製程必頇提高覆晶封裝產品之加工
優先順序，使其儘速完成前段製程，以增加後段製程之在製品存量。反之，若後段
製程在製品水準落於舒緩區（大於警示上界）時，前段製程則必頇降低覆晶封裝產
品之加工優先順序，以舒緩後段製程之工作負荷。而在警示上界於下界計算邏輯上，
由於造成瓶頸機台閒置最大的原因來自於上游機台的產能損耗，因此，吾人將瓶頸
機台上游各加工站之期望損耗產能加總後，再減去瓶頸機台之產能損耗，即為保護
瓶頸機台所需之在製品存量，亦即警示下界。而警示上界的算法，主要邏輯為：當
瓶頸機台保持於某產能利用率水準時，藉由等候模型計算其平均等候線長度，此等
候長度即為此產能利用水準下之合理在製品水準，若將合理在製品水準呈上一寬放
因子，即為在製品警示上限。 
四、 結果與討論 
由於在半導體產業之中，唯有不斷的提升製程能力與提升生產之績效，方能在瞬息
萬變的市場中佔有一席之地，然而製程能力的提升非短期間內即可完成，因此在某些短
期的生產管控應變方面，勢必需要一套合理的運作邏輯，本研究針對半導體前段晶圓製
程與後段覆晶封裝製程之整合式動態的現場管控法則，包含前段投料控制以及前端現場
管控模式兩個階段，透過後段瓶頸機台服務率的制定，一方面確保後段機台設備之生產
覆晶封裝產品之投料間隔
時間
buttleneck
1
  
前段製程之投料間隔
時間<
buttleneck
1
 
 7 
參考文獻 
【1】 張錦煌 (2006)。IC設計與封裝互動專家系統之分析與建立，逢甲大學工業工程與
系統管理研究所碩士論文。 
【2】 楊雅嵐 (2004)。覆晶封裝逆勢成長：12吋凸塊設備為重點市場，新電子科技雜誌，
第222期。 
【3】 王旭昇 (2007)。晶圓/封測代工業者競相逐鹿晶圓級封裝產業揚帆待發，新電子
科技雜誌，261期。 
【4】 盧慶儒 (2006)。覆晶封裝製程技術之挑戰，DigiTimes.com。 
【5】 Bowman, R.A. (2002). Job Release Control Using a Cyclic Schedule, Production and 
Operations management, 11(2), 274-286. 
【6】 Chou, Y. C., Cheng, C. T., Yang F. C. and Liang, Y. Y. (2007). Evaluating alternative 
capacity strategies in semiconductor manufacturing under uncertain demand and price 
scenarios, International Journal of Production Economics, 105(2), 591-606. 
【7】 Connors, D. P., Feigin, G. E. and Yao, D. D. (1996). A Queueing network Model for 
Semiconductor Manufacturing, IEEE Transaction on Semiconductor Manufacturing, 
9(3), 412-427. 
【8】 Goldratt, E. M. (1986). The Goal, North River: Corton-on-Hudson. 
【9】 Hung, Y. F. and Chang, C. B. (2002). Dispatching Rules Using Flow Time Predictions 
For Semiconductor Wafer Fabrications, Journal of the Chinese Institute of Industrial 
Engineers, 19(1), 61-74. 
【10】 Louw, L. and Page, D. C. (2004). Queuing network analysis approach for estimating 
the size of the time buffers in Theory of Constraints-controlled production systems, 
International Journal of Production Research, 42(6), 1207-1226. 
【11】 Russ, M. D. and John, W. F. (2003). A New Scheduling Approach Using Combined 
Dispatching Criteria in Wafer Fabs, IEEE Transactions On Semiconductor 
Manufacturing, 16(3), 501-510. 
【12】 Tu, Y. M. and Li, R. K. (1998). Constraint time buffer determination model, 
International Journal of Production Research, 36(4), 1091-1103 
【13】 Wu, H. H. and Yeh, M. L. (2006). A DBR scheduling method for manufacturing 
environments with bottleneck re-entrant flows, International Journal of Production 
Research, 44(5), 883-902. 
  
 9 
 
 
 
 
 
 
 
 
附 件 一 
Shop Floor Control Model for Wafer Fabrication and Flip Chip 
110 YING-MEI TU 
 
company management point of view, this kind of orders 
will take a long cycle times or even be overdue.  Hence, a 
shop floor control model links with wafer fabrication and 
flip chip factory is needed. It should manage not only fab 
production but also flip chip portion. 
Accordingly, an integrated shop floor control model is 
developed in this work. It includes job release policy and 
dynamic lot priority adjustment rules. Both release policy 
and priority rules are based on the bottleneck machine 
(platting equipment) to set the production smoothness f the 
whole processes. Under this control, both fab and flip chip 
factory can get the better performances. This paper was 
structured as follows. In the next section, the job release 
policy and dynamic lot priority adjustment rules are 
proposed. In section 3, a numerical example is presented to 
demonstrate this control model. Finally, the summary and 
future researches are included in Section 4. 
 
II. Integrated Shop Floor Control Model (isfc) 
 
Generally, wafer fabrication and flip chip factory are two 
separated factories and managed by different teams and 
rules. However, the flip chip factory should take the result 
of fab. If the production management of fab focuses on 
their own factory only, the chip flip factory will suffer the 
variability of fab’s output. Therefore, an integrated shop 
floor control model to link with fab and flip chip factory is 
very important for the whole performance. In this model, 
there are two parts of rules, including job release policy 
and lot priority adjustment rule of wafer fab. Although 
these rules all will be acted in fab, the indicator will be the 
bottleneck of whole processes. In other word, it will be the 
plating equipment in this model. The details are described 
as follows. 
 
 
A. NOTATION  
 
The following terminology is required for the capacity 
support control model. 
 
bumpingλ ： Arrival rate of bumping products in fab 
bottleneckμ ： Service rate of plating workstation in flip chipfactory 
bottleneckτ ： Service time of plating workstation in flipchip factory 
bottleneckA ： Availability of plating workstation in flip chipfactory 
M： Number of bottleneck machines 
s： Lower bound of WIP level 
iECL ： Expected capacity loss of feeder 
machines of bottleneck machine 
bottleneckECL ： Expected capacity loss of bottleneck 
machine  
jPT  ： Processing time of upstream machine
bottleneckPT ： Processing time of bottleneck 
machine 
iMTTR ： Mean time to repair(MTTR) of Feeder 
machines  
S： Upper bound of WIP level 
EQ： Expected queue length of bottleneck 
machine  
bottleneckρ ： The utilization goal of bottleneck 
machine 
ω： allowance 
 
B. RELEASE POLICY 
 
Based on TOC (Theory of Constraints) concept, it reveals 
that the system performance is decided by system 
constraint (i.e. the bottleneck of the production system) and 
all non-constrains should subordinate the constraint [6], [7]. 
Generally, the bottleneck of flip chip factory is the plating 
workstations. Hence, the wafer release tempo should be 
based on the production rate of plating workstation [9], 
[13]. However, as mentioned above, the release of flip chip 
factory comes from the output of fab. If the factor of flip 
chip factory's constraint can't be taken into account to the 
release policy of fab, any production planning can't be 
effective. Therefore, the release rate of bumping products 
to the fab should be based on the production rate of plating 
workstation. Basically, the major factor affecting the 
production rate is the processing time. In addition, the 
capacity loss, for example machines breakdown, will also 
impact the production rate. Hence, the production rate of 
bottleneck should be modified by the availability of 
workstation. Based on these concepts, the production rate 
of plating workstation can be identified as the following 
equation. 
)(
bottleneck
bottleneck
bottleneckbumping
A
M
τμλ ==  (1)
It can be made a conclusion that the bumping products 
have to be released by the same rate as the service rate of 
the bottleneck of flip chip factory. As we know, there is 
another kind of products processed in fab and the capacity 
of fab is more than flip chip factory. Therefore, the actual 
arrival rate in fab will larger than the arrival rate of 
bumping products. The relation can be described as 
follows. 
 
bumpingnonbumpingfab −+= λλλ  (2)
 
C.   DYNAMIC LOT PRIORITY 
ADJUSTMENT RULE  
 
112 YING-MEI TU 
 
92.08/)93.0
93.09.091.093.093.094.091.0(
752.4587.4
1141
1
032.5
1141
200032.5
1141
420418.4
1141
540
10
10
=+
++++++=
=×+
×+×+×=
GP
GP
A
τ
 
)/(55.1
)
92.0
752.4(
8
10 hourlotGPbumping === μλ                     
 
Based on the equation 3 and 5, the lower bound and upper 
bound of GP10’s WIP level can be derived as follows. 
Assume ω =1.1 
Average Process Time of equipment in flip chip factory: 
 
 
 
Equipment 
Average 
Process 
Time (Hrs) 
GP1 0.246  
GP2 1.041  
GP3 1.520  
GP4 0.650  
GP5 0.840  
GP6 1.220  
GP7 1.294  
GP8 0.703  
GP9 1.420  
GP10 4.752  
GP11 1.826  
GP12 1.021  
GP13 1.125  
GP14 2.013  
 
 
The expected capacity loss of feeder machines : 
 
 
8.73
)9.01(*703.0/1*6.156
)9.01(*703.0/1*2.100
)9.01(*703.0/1*8.151
)9.01(*703.0/1*4.110
48382818
1
=
−+
−+
−+
−=
+++= −−−−
=
∑ GPGPGPGPn
i
i ECLECLECLECLECL
 
 
73.52
)90.01(*587.4/1*8.745
)93.01(*587.4/1*6.300
)93.01(*587.4/1*2.292
)93.01(*587.4/1*2.268
)93.01(*587.4/1*309
)94.01(*812.6/1*6.285
)91.01(*125.3/1*8.301
)91.01(*316.3/1*273
=
−+
−+
−+
−+
−+
−+
−+
−=bottleneckELC
 
 
The time from the first workstation to the bottleneck: 
 
)(86.98
98765
43121
1
HrsPT
PTPTPTPTPT
PTPTPTPTPTPT
GP
GPGPGPGPGP
GPGPGPGPGP
m
j
j
=
+++++
+++++=
−
−−−−−
−−−−−
=
∑
 
 
Therefore, the lower bound can be defined as follows. 
 
)(2415.23752.4/86.973.528.73 lotss ≈=+−=  
000053.0
)
5178.11936.08
1936.08
1936.0
5178.1
!8
1)
1936.0
5178.1
!
1(( 1
87
0
=
−×
××⎥⎦
⎤⎢⎣
⎡×+⎥⎦
⎤⎢⎣
⎡×= −
=
∑
n
n
n
P  
98.0
1936.08
5178.1 =×=ρ
 
9.45
)99.01(!8
98.0
1936.0
578.1000053.0
),( 2 =−×
×⎟⎠
⎞⎜⎝
⎛×
=MEQ bottleneckρ  
)(5149.501.19.45),( lotsMEQS bottleneck ≈=×=×= ωρ  
 
IV Conclusion 
 
In this work, an integrated shop floor control model 
between wafer fabrication and flip chip is established to 
enhance the whole production performance. There were 
two control rules are developed, wafer release policy and 
dynamic lot priority adjustment rules. Both of them are 
based on the bottleneck of whole production line to 
manage the production tempo. Through these two control 
rules, the production performances of wafer fabrication and 
flip chip factory will be improved. 
Regarding to the future works, there are two points can be 
considered. The first one is the effect of deviation of wafer 
release on the production performance. Actually, the 
studies of release policy in most of researches focus the 
mean of arrival rate. However, the sources of performance 
variation come from the deviation of control factors. 
Therefore, the sensitivity of deviation of arrival rate is 
114 YING-MEI TU 
 
10 Photo 32  72 Photo 32 
11 ADI 10  73 ADI 12 
12 dry 36  74 imp1 26 
13 AEI 6  75 wet 14 
14 wet 15  76 diff-Clean 17 
15 diff-Clean 15  77 diff-1 320 
16 diff-1 300  78 Photo 32 
17 Photo 29  79 ADI 12 
18 ADI 10  80 dry 22 
19 dry 29  81 AEI 8 
20 AEI 10  82 wet 14 
21 wet 17  83 PVD_Clean 18 
22 diff-Clean 20  84 PVD 25 
23 diff-1 320  85 Photo 26 
24 Photo 26  86 ADI 10 
25 ADI 12  87 dry 32 
26 dry 36  88 AEI 6 
27 AEI 8  89 wet 14 
28 wet 14  90 CVD_Clean 15 
29 diff-Clean 17  91 CVD 25 
30 diff-1 300  92 Photo 32 
31 Photo 32  93 ADI 12 
32 ADI 10  94 Imp2 32 
33 dry 32  95 wet 14 
34 AEI 6  96 CVD_Clean 24 
35 wet 15  97 CVD 29 
36 diff-Clean 16  98 Photo 29 
37 diff-1 320  99 ADI 12 
38 Photo 32  100 dry 36 
39 ADI 12  101 AEI 8 
40 dry 30  102 wet 14 
41 AEI 8  103 PVD_Clean 12 
42 wet 14  104 PVD 22 
43 diff-Clean 18  105 Photo 32 
44 diff-1 360  106 ADI 12 
45 Photo 29  107 dry 26 
46 ADI 10  108 AEI 8 
47 dry 32  109 wet 14 
48 AEI 6  110 CVD_Clean 10 
49 wet 14  111 CVD 21 
50 diff-Clean 12  112 Photo 26 
51 diff-1 320  113 ADI 10 
52 Photo 32  114 dry 32 
53 ADI 11  115 AEI 6 
54 dry 36  116 wet 14 
55 AEI 7  117 CVD_Clean 16 
56 wet 15  118 CVD 25 
57 diff-Clean 15  119 Photo 26 
58 diff-1 360  120 ADI 10 
59 Photo 26  121 dry 32 
60 ADI 12  122 AEI 6 
61 imp1 32  123 wet 14 
62 wet 15     
 
Appendix 3b: Routing of bumping product in wafer 
fabrication 
Step Equipment 
Process 
Time 
(Min) 
 
Step Equipment 
Process 
Time 
(Min)
1 diff-Clean 7  69 CVD_Clean 12 
2 diff-1 300  70 CVD 32 
3 Photo 32  71 Photo 32 
4 ADI 10  72 ADI 12 
5 dry 32  73 imp1 12 
6 AEI 6  74 wet 12 
7 wet 14  75 diff-Clean 12 
8 diff-Clean 8  76 diff-1 250 
9 diff-1 300  77 Photo 32 
10 Photo 29  78 ADI 12 
11 ADI 10  79 dry 32 
12 dry 36  80 AEI 8 
13 AEI 6  81 wet 20 
14 wet 11  82 CVD_Clean 15 
15 diff-Clean 12  83 CVD 30 
16 diff-1 360  84 Photo 26 
17 Photo 26  85 ADI 12 
18 ADI 10  86 dry 32 
19 imp1 26  87 AEI 8 
20 wet 10  88 wet 15 
21 diff-Clean 12  89 CVD_Clean 14 
22 diff-1 320  90 CVD 28 
23 Photo 32  91 Photo 26 
24 ADI 10  92 ADI 12 
25 dry 32  93 Imp2 32 
26 AEI 6  94 wet 12 
27 wet 12  95 CVD_Clean 15 
28 diff-Clean 16  96 CVD 26 
29 diff-1 320  97 Photo 29 
30 Photo 29  98 ADI 10 
31 ADI 10  99 dry 36 
32 dry 32  100 AEI 8 
33 AEI 8  101 wet 17 
34 wet 14  102 CVD_Clean 14 
35 diff-Clean 17  103 CVD 26 
36 diff-1 300  104 Photo 32 
37 Photo 30  105 ADI 10 
38 ADI 12  106 dry 36 
39 dry 32  107 AEI 8 
40 AEI 8  108 wet 15 
41 wet 16  109 diff-Clean 14 
42 diff-Clean 11  110 diff-1 320 
43 diff-1 250  111 Photo 30 
44 Photo 27  112 ADI 12 
45 ADI 12  113 Imp2 29 
46 dry 32  114 wet 18 
47 AEI 8  115 PVD_Clean 15 
48 wet 12  116 PVD 29 
49 diff-Clean 13  117 Photo 32 
50 diff-1 360  118 ADI 10 
51 Photo 34  119 dry 32 
52 ADI 12  120 AEI 8 
53 dry 32  121 wet 19 
54 AEI 8  122 CVD_Clean 16 
55 wet 16  123 CVD 26 
56 diff-Clean 16  124 Photo 29 
57 diff-1 300  125 ADI 10 
58 Photo 32  126 dry 36 
59 ADI 12  127 AEI 6 
60 imp1 15  128 wet 14 
61 wet 12  129 CVD_Clean 15 
62 diff-Clean 17  130 CVD 32 
63 diff-1 300  131 Photo 32 
64 Photo 36  132 ADI 10 
65 ADI 12  133 dry 36 
66 dry 32  134 AEI 9 
67 AEI 8  135 wet 15 
68 wet 12     
  
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：100年 08月 16日 
                                 
一、參加會議經過 
The Tenth International Conference on Information and Management Sciences was held in Lhasa, Tibet, 
China. The goals of this Annual Conference of the International Association of Information and Management 
Sciences are to enhance the global competitiveness of the business enterprises through the applications of 
research in Information and Management Sciences, and to foster international research collaborations between 
Asian scholars and scholars in all other parts of the world. In this era of rapid developments of technology, 
scientific conferences of this type occur in many places at various time frames. In the conference, I presented 
a paper entitled “Shop Floor Control Model for Wafer Fabrication and Flip Chip” and the topic attracted the 
attention of attendants because the issue has not been researched a lot in the past. In addition, some other 
topics about management have been presented and they were all impressed me very much. 
二、與會心得 
The conference was a forum for researchers and practitioners from all over the world to share their 
research findings and practical experiences on information and management science issues. This year's 
conference also combined with another international conference names “The Second International Conference 
on Uncertainty Theory”. Therefore, the papers regarding to the uncertainty theory were presented in this 
conference. It enriched the conference very much. A total of 94 papers from different countries around the 
world were presented in the conference. There are three kinds of presentations in this conference: plenary 
talks, parallel oral presentation and Best-Paper-Awarding. In the plenary talks, the topic “Integrated Approach 
to Tool Selection andMachine Loading in Designing and Planning Flexible Manufacturing Cells” by Zahari 
計畫編號 NSC 99－2221－E－216－029 
計畫名稱 整合式生產策略規劃與管控模式-從晶圓製造到覆晶封裝(I) 
出國人員
姓名 
杜瑩美 
服務機構
及職稱 
中華大學  
工業工程與系統管理學系 教授 
會議時間 
100年 8月 6日至 
100年 8月 11日 
會議地點 Lhasa, China 
會議名稱 
(中文) 資訊與管理科學第十屆國際會議 
(英文) The Tenth International Conference on Information and Management 
Science(IMS2011) 
發表論文
題目 
(中文) 晶圓製造與覆晶封裝之現場管控模式 
(英文) Shop Floor Control Model for Wafer Fabrication and Flip Chip 
 The Tenth International Conference 
on Information and Management Sciences (IMS2011) 
The Second International Conference on Uncertainty Theory (ICUT2011) 
 
August 06-11, 2011, Lhasa, China 
 
May 20, 2011 
Shop Floor Control Model for Wafer Fabrication and Flip Chip 
Author:Ying-Mei Tu 
Department of Industrial Management, Chung Hua University No.707, Sec.2, WuFu Rd., HsinChu 
IMS-078 
 
Dear Prof. Ying-Mei Tu, 
 
According to the review reports on your submission, I am very pleased to inform you that your submission has been 
accepted for presentation at the Tenth International Conference on Information and Management Sciences and the 
Second International Conference on Uncertainty Theory to be held from August 06-11, 2010 in Lhasa, China. Your 
contribution will make the conference successful.  
 
The registration form and schedule for the conference are enclosed. There is no page limitation provided that the 
length is reasonable. It should be noted that at least one of the authors of the paper should register with the 
conference in order for the paper to be included in the conference proceedings. Please send the registration form and 
the final version ( LATEX or WORD only ) of your paper electronically to ims@math.tsinghua.edu.cn before June 
20, 2011. To access updated information about the conference, please visit the conference website at  
http://orsc.edu.cn/ims. 
Thank you for your attendance. We look forward to seeing you in Lhasa and sharing your wisdom.    
Sincerely yours, 
 
Baoding Liu, Ph.D. 
Professor 
Department of Mathematical Sciences 
Tsinghua University 
Beijing 100084, China 
Tel: +86.10.62787724 
liu@tsinghua.edu.cn 
http://orsc.edu.cn/liu 
110 YING-MEI TU 
 
company management point of view, this kind of orders 
will take a long cycle times or even be overdue.  Hence, a 
shop floor control model links with wafer fabrication and 
flip chip factory is needed. It should manage not only fab 
production but also flip chip portion. 
Accordingly, an integrated shop floor control model is 
developed in this work. It includes job release policy and 
dynamic lot priority adjustment rules. Both release policy 
and priority rules are based on the bottleneck machine 
(platting equipment) to set the production smoothness f the 
whole processes. Under this control, both fab and flip chip 
factory can get the better performances. This paper was 
structured as follows. In the next section, the job release 
policy and dynamic lot priority adjustment rules are 
proposed. In section 3, a numerical example is presented to 
demonstrate this control model. Finally, the summary and 
future researches are included in Section 4. 
 
II. Integrated Shop Floor Control Model (isfc) 
 
Generally, wafer fabrication and flip chip factory are two 
separated factories and managed by different teams and 
rules. However, the flip chip factory should take the result 
of fab. If the production management of fab focuses on 
their own factory only, the chip flip factory will suffer the 
variability of fab’s output. Therefore, an integrated shop 
floor control model to link with fab and flip chip factory is 
very important for the whole performance. In this model, 
there are two parts of rules, including job release policy 
and lot priority adjustment rule of wafer fab. Although 
these rules all will be acted in fab, the indicator will be the 
bottleneck of whole processes. In other word, it will be the 
plating equipment in this model. The details are described 
as follows. 
 
 
A. NOTATION  
 
The following terminology is required for the capacity 
support control model. 
 
bumpingλ ： Arrival rate of bumping products in fab 
bottleneckμ ： Service rate of plating workstation in flip chipfactory 
bottleneckτ ： Service time of plating workstation in flipchip factory 
bottleneckA ： Availability of plating workstation in flip chipfactory 
M： Number of bottleneck machines 
s： Lower bound of WIP level 
iECL ： Expected capacity loss of feeder 
machines of bottleneck machine 
bottleneckECL ： Expected capacity loss of bottleneck 
machine  
jPT  ： Processing time of upstream machine
bottleneckPT ： Processing time of bottleneck 
machine 
iMTTR ： Mean time to repair(MTTR) of Feeder 
machines  
S： Upper bound of WIP level 
EQ： Expected queue length of bottleneck 
machine  
bottleneckρ ： The utilization goal of bottleneck 
machine 
ω： allowance 
 
B. RELEASE POLICY 
 
Based on TOC (Theory of Constraints) concept, it reveals 
that the system performance is decided by system 
constraint (i.e. the bottleneck of the production system) and 
all non-constrains should subordinate the constraint [6], [7]. 
Generally, the bottleneck of flip chip factory is the plating 
workstations. Hence, the wafer release tempo should be 
based on the production rate of plating workstation [9], 
[13]. However, as mentioned above, the release of flip chip 
factory comes from the output of fab. If the factor of flip 
chip factory's constraint can't be taken into account to the 
release policy of fab, any production planning can't be 
effective. Therefore, the release rate of bumping products 
to the fab should be based on the production rate of plating 
workstation. Basically, the major factor affecting the 
production rate is the processing time. In addition, the 
capacity loss, for example machines breakdown, will also 
impact the production rate. Hence, the production rate of 
bottleneck should be modified by the availability of 
workstation. Based on these concepts, the production rate 
of plating workstation can be identified as the following 
equation. 
)(
bottleneck
bottleneck
bottleneckbumping
A
M
τμλ ==  (1)
It can be made a conclusion that the bumping products 
have to be released by the same rate as the service rate of 
the bottleneck of flip chip factory. As we know, there is 
another kind of products processed in fab and the capacity 
of fab is more than flip chip factory. Therefore, the actual 
arrival rate in fab will larger than the arrival rate of 
bumping products. The relation can be described as 
follows. 
 
bumpingnonbumpingfab −+= λλλ  (2)
 
C.   DYNAMIC LOT PRIORITY 
ADJUSTMENT RULE  
 
112 YING-MEI TU 
 
92.08/)93.0
93.09.091.093.093.094.091.0(
752.4587.4
1141
1
032.5
1141
200032.5
1141
420418.4
1141
540
10
10
=+
++++++=
=×+
×+×+×=
GP
GP
A
τ
 
)/(55.1
)
92.0
752.4(
8
10 hourlotGPbumping === μλ                     
 
Based on the equation 3 and 5, the lower bound and upper 
bound of GP10’s WIP level can be derived as follows. 
Assume ω =1.1 
Average Process Time of equipment in flip chip factory: 
 
 
 
Equipment 
Average 
Process 
Time (Hrs) 
GP1 0.246  
GP2 1.041  
GP3 1.520  
GP4 0.650  
GP5 0.840  
GP6 1.220  
GP7 1.294  
GP8 0.703  
GP9 1.420  
GP10 4.752  
GP11 1.826  
GP12 1.021  
GP13 1.125  
GP14 2.013  
 
 
The expected capacity loss of feeder machines : 
 
 
8.73
)9.01(*703.0/1*6.156
)9.01(*703.0/1*2.100
)9.01(*703.0/1*8.151
)9.01(*703.0/1*4.110
48382818
1
=
−+
−+
−+
−=
+++= −−−−
=
∑ GPGPGPGPn
i
i ECLECLECLECLECL
 
 
73.52
)90.01(*587.4/1*8.745
)93.01(*587.4/1*6.300
)93.01(*587.4/1*2.292
)93.01(*587.4/1*2.268
)93.01(*587.4/1*309
)94.01(*812.6/1*6.285
)91.01(*125.3/1*8.301
)91.01(*316.3/1*273
=
−+
−+
−+
−+
−+
−+
−+
−=bottleneckELC
 
 
The time from the first workstation to the bottleneck: 
 
)(86.98
98765
43121
1
HrsPT
PTPTPTPTPT
PTPTPTPTPTPT
GP
GPGPGPGPGP
GPGPGPGPGP
m
j
j
=
+++++
+++++=
−
−−−−−
−−−−−
=
∑
 
 
Therefore, the lower bound can be defined as follows. 
 
)(2415.23752.4/86.973.528.73 lotss ≈=+−=  
000053.0
)
5178.11936.08
1936.08
1936.0
5178.1
!8
1)
1936.0
5178.1
!
1(( 1
87
0
=
−×
××⎥⎦
⎤⎢⎣
⎡×+⎥⎦
⎤⎢⎣
⎡×= −
=
∑
n
n
n
P  
98.0
1936.08
5178.1 =×=ρ
 
9.45
)99.01(!8
98.0
1936.0
578.1000053.0
),( 2 =−×
×⎟⎠
⎞⎜⎝
⎛×
=MEQ bottleneckρ  
)(5149.501.19.45),( lotsMEQS bottleneck ≈=×=×= ωρ  
 
IV Conclusion 
 
In this work, an integrated shop floor control model 
between wafer fabrication and flip chip is established to 
enhance the whole production performance. There were 
two control rules are developed, wafer release policy and 
dynamic lot priority adjustment rules. Both of them are 
based on the bottleneck of whole production line to 
manage the production tempo. Through these two control 
rules, the production performances of wafer fabrication and 
flip chip factory will be improved. 
Regarding to the future works, there are two points can be 
considered. The first one is the effect of deviation of wafer 
release on the production performance. Actually, the 
studies of release policy in most of researches focus the 
mean of arrival rate. However, the sources of performance 
variation come from the deviation of control factors. 
Therefore, the sensitivity of deviation of arrival rate is 
114 YING-MEI TU 
 
10 Photo 32  72 Photo 32 
11 ADI 10  73 ADI 12 
12 dry 36  74 imp1 26 
13 AEI 6  75 wet 14 
14 wet 15  76 diff-Clean 17 
15 diff-Clean 15  77 diff-1 320 
16 diff-1 300  78 Photo 32 
17 Photo 29  79 ADI 12 
18 ADI 10  80 dry 22 
19 dry 29  81 AEI 8 
20 AEI 10  82 wet 14 
21 wet 17  83 PVD_Clean 18 
22 diff-Clean 20  84 PVD 25 
23 diff-1 320  85 Photo 26 
24 Photo 26  86 ADI 10 
25 ADI 12  87 dry 32 
26 dry 36  88 AEI 6 
27 AEI 8  89 wet 14 
28 wet 14  90 CVD_Clean 15 
29 diff-Clean 17  91 CVD 25 
30 diff-1 300  92 Photo 32 
31 Photo 32  93 ADI 12 
32 ADI 10  94 Imp2 32 
33 dry 32  95 wet 14 
34 AEI 6  96 CVD_Clean 24 
35 wet 15  97 CVD 29 
36 diff-Clean 16  98 Photo 29 
37 diff-1 320  99 ADI 12 
38 Photo 32  100 dry 36 
39 ADI 12  101 AEI 8 
40 dry 30  102 wet 14 
41 AEI 8  103 PVD_Clean 12 
42 wet 14  104 PVD 22 
43 diff-Clean 18  105 Photo 32 
44 diff-1 360  106 ADI 12 
45 Photo 29  107 dry 26 
46 ADI 10  108 AEI 8 
47 dry 32  109 wet 14 
48 AEI 6  110 CVD_Clean 10 
49 wet 14  111 CVD 21 
50 diff-Clean 12  112 Photo 26 
51 diff-1 320  113 ADI 10 
52 Photo 32  114 dry 32 
53 ADI 11  115 AEI 6 
54 dry 36  116 wet 14 
55 AEI 7  117 CVD_Clean 16 
56 wet 15  118 CVD 25 
57 diff-Clean 15  119 Photo 26 
58 diff-1 360  120 ADI 10 
59 Photo 26  121 dry 32 
60 ADI 12  122 AEI 6 
61 imp1 32  123 wet 14 
62 wet 15     
 
Appendix 3b: Routing of bumping product in wafer 
fabrication 
Step Equipment 
Process 
Time 
(Min) 
 
Step Equipment 
Process 
Time 
(Min)
1 diff-Clean 7  69 CVD_Clean 12 
2 diff-1 300  70 CVD 32 
3 Photo 32  71 Photo 32 
4 ADI 10  72 ADI 12 
5 dry 32  73 imp1 12 
6 AEI 6  74 wet 12 
7 wet 14  75 diff-Clean 12 
8 diff-Clean 8  76 diff-1 250 
9 diff-1 300  77 Photo 32 
10 Photo 29  78 ADI 12 
11 ADI 10  79 dry 32 
12 dry 36  80 AEI 8 
13 AEI 6  81 wet 20 
14 wet 11  82 CVD_Clean 15 
15 diff-Clean 12  83 CVD 30 
16 diff-1 360  84 Photo 26 
17 Photo 26  85 ADI 12 
18 ADI 10  86 dry 32 
19 imp1 26  87 AEI 8 
20 wet 10  88 wet 15 
21 diff-Clean 12  89 CVD_Clean 14 
22 diff-1 320  90 CVD 28 
23 Photo 32  91 Photo 26 
24 ADI 10  92 ADI 12 
25 dry 32  93 Imp2 32 
26 AEI 6  94 wet 12 
27 wet 12  95 CVD_Clean 15 
28 diff-Clean 16  96 CVD 26 
29 diff-1 320  97 Photo 29 
30 Photo 29  98 ADI 10 
31 ADI 10  99 dry 36 
32 dry 32  100 AEI 8 
33 AEI 8  101 wet 17 
34 wet 14  102 CVD_Clean 14 
35 diff-Clean 17  103 CVD 26 
36 diff-1 300  104 Photo 32 
37 Photo 30  105 ADI 10 
38 ADI 12  106 dry 36 
39 dry 32  107 AEI 8 
40 AEI 8  108 wet 15 
41 wet 16  109 diff-Clean 14 
42 diff-Clean 11  110 diff-1 320 
43 diff-1 250  111 Photo 30 
44 Photo 27  112 ADI 12 
45 ADI 12  113 Imp2 29 
46 dry 32  114 wet 18 
47 AEI 8  115 PVD_Clean 15 
48 wet 12  116 PVD 29 
49 diff-Clean 13  117 Photo 32 
50 diff-1 360  118 ADI 10 
51 Photo 34  119 dry 32 
52 ADI 12  120 AEI 8 
53 dry 32  121 wet 19 
54 AEI 8  122 CVD_Clean 16 
55 wet 16  123 CVD 26 
56 diff-Clean 16  124 Photo 29 
57 diff-1 300  125 ADI 10 
58 Photo 32  126 dry 36 
59 ADI 12  127 AEI 6 
60 imp1 15  128 wet 14 
61 wet 12  129 CVD_Clean 15 
62 diff-Clean 17  130 CVD 32 
63 diff-1 300  131 Photo 32 
64 Photo 36  132 ADI 10 
65 ADI 12  133 dry 36 
66 dry 32  134 AEI 9 
67 AEI 8  135 wet 15 
68 wet 12     
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/03
國科會補助計畫
計畫名稱: 整合式生產策略規劃與管控模式-從晶圓製造到覆晶封裝(I)
計畫主持人: 杜瑩美
計畫編號: 99-2221-E-216-029- 學門領域: 生產系統規劃與管制
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
