<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\embedded\projects_fpga\FPGA_LAB5\src\bin2bcd.v<br>
D:\embedded\projects_fpga\FPGA_LAB5\src\gowin_rpll\gowin_rpll.v<br>
D:\embedded\projects_fpga\FPGA_LAB5\src\led.v<br>
D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v<br>
D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v<br>
D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v<br>
D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan  4 14:00:27 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>soft_spi</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.164s, Peak memory usage = 163.324MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 163.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 163.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 163.324MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 163.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 163.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 163.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 163.344MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 163.355MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 163.355MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 163.355MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 1s, Peak memory usage = 193.586MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 193.586MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 193.586MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 193.586MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>537</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>314</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>490</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>134</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>319</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>574(501 LUT, 73 ALU) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>537 / 16173</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>537 / 16173</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>7 / 46</td>
<td>16%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_out_d_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_out_d_s0/F </td>
</tr>
<tr>
<td>3</td>
<td>my_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.0</td>
<td>0.000</td>
<td>83.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>my_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.0</td>
<td>0.000</td>
<td>83.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>my_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20000.000</td>
<td>0.1</td>
<td>0.000</td>
<td>10000.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>my_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>500.000</td>
<td>2.0</td>
<td>0.000</td>
<td>250.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>179.211(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_out_d_4</td>
<td>100.000(MHz)</td>
<td>159.642(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>370.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>en_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_converter/state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d_4[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_out_d_4</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>clk_out_d_s0/F</td>
</tr>
<tr>
<td>370.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>en_s6/CLK</td>
</tr>
<tr>
<td>370.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>en_s6/Q</td>
</tr>
<tr>
<td>371.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/bin_r_31_s4/I1</td>
</tr>
<tr>
<td>371.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>bcd_converter/bin_r_31_s4/F</td>
</tr>
<tr>
<td>372.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n61_s10/I2</td>
</tr>
<tr>
<td>372.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bcd_converter/n61_s10/F</td>
</tr>
<tr>
<td>373.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n60_s8/I0</td>
</tr>
<tr>
<td>373.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n60_s8/F</td>
</tr>
<tr>
<td>374.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/state_1_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>370.730</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bcd_converter/state_1_s5/CLK</td>
</tr>
<tr>
<td>370.695</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>bcd_converter/state_1_s5</td>
</tr>
<tr>
<td>370.660</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>bcd_converter/state_1_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.525, 41.747%; route: 1.896, 51.902%; tC2Q: 0.232, 6.351%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>370.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>en_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd_converter/state_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d_4[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_out_d_4</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>clk_out_d_s0/F</td>
</tr>
<tr>
<td>370.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>en_s6/CLK</td>
</tr>
<tr>
<td>370.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>en_s6/Q</td>
</tr>
<tr>
<td>371.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/bin_r_31_s4/I1</td>
</tr>
<tr>
<td>371.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>bcd_converter/bin_r_31_s4/F</td>
</tr>
<tr>
<td>372.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n61_s10/I2</td>
</tr>
<tr>
<td>372.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>bcd_converter/n61_s10/F</td>
</tr>
<tr>
<td>373.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n61_s8/I0</td>
</tr>
<tr>
<td>373.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/n61_s8/F</td>
</tr>
<tr>
<td>374.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/state_0_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>370.730</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bcd_converter/state_0_s7/CLK</td>
</tr>
<tr>
<td>370.695</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>bcd_converter/state_0_s7</td>
</tr>
<tr>
<td>370.660</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>bcd_converter/state_0_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.525, 41.747%; route: 1.896, 51.902%; tC2Q: 0.232, 6.351%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_converter/state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>en_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d_4[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>629.990</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bcd_converter/state_1_s5/CLK</td>
</tr>
<tr>
<td>630.222</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>bcd_converter/state_1_s5/Q</td>
</tr>
<tr>
<td>630.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n267_s1/I1</td>
</tr>
<tr>
<td>631.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>n267_s1/F</td>
</tr>
<tr>
<td>631.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>en_s10/I0</td>
</tr>
<tr>
<td>632.274</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>en_s10/F</td>
</tr>
<tr>
<td>632.634</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>en_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_out_d_4</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>clk_out_d_s0/F</td>
</tr>
<tr>
<td>630.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>en_s6/CLK</td>
</tr>
<tr>
<td>630.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>en_s6</td>
</tr>
<tr>
<td>630.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>en_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.104, 41.755%; route: 1.308, 49.470%; tC2Q: 0.232, 8.775%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>631.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_converter/state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>en_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d_4[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>629.990</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bcd_converter/state_1_s5/CLK</td>
</tr>
<tr>
<td>630.222</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>bcd_converter/state_1_s5/Q</td>
</tr>
<tr>
<td>630.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/fin_Z_s0/I1</td>
</tr>
<tr>
<td>631.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bcd_converter/fin_Z_s0/F</td>
</tr>
<tr>
<td>631.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>en_s6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_out_d_4</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>clk_out_d_s0/F</td>
</tr>
<tr>
<td>630.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>en_s6/CLK</td>
</tr>
<tr>
<td>630.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>en_s6</td>
</tr>
<tr>
<td>630.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>en_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 31.988%; route: 0.948, 54.640%; tC2Q: 0.232, 13.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>631.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd_converter/bcd[0]_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d_4[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>629.990</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bcd_converter/bcd[0]_2_s2/CLK</td>
</tr>
<tr>
<td>630.222</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>bcd_converter/bcd[0]_2_s2/Q</td>
</tr>
<tr>
<td>630.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n209_s111/I1</td>
</tr>
<tr>
<td>631.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n209_s111/F</td>
</tr>
<tr>
<td>631.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_data[0]_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_out_d_4</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>clk_out_d_s0/F</td>
</tr>
<tr>
<td>630.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_data[0]_1_s0/CLK</td>
</tr>
<tr>
<td>630.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_data[0]_1_s0</td>
</tr>
<tr>
<td>630.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_data[0]_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 31.988%; route: 0.948, 54.640%; tC2Q: 0.232, 13.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
