0.7
2020.2
Oct 13 2023
20:21:30
/home/connor/Documents/mips/mips-core/mips-core.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1710898661,verilog,/home/connor/Documents/mips/mips-core/mips-core.srcs/sim_1/imports/new/testbench.vhd,,,design_1;design_1_add4_0_0;design_1_add4_0_0_add4;design_1_adder_0_0;design_1_adder_0_0_adder;design_1_adder_1_0;design_1_adder_1_0_adder;design_1_alu0_0_0;design_1_alu0_0_0_alu0;design_1_cdb_0_0;design_1_cm_sel_1_0;design_1_data_mem_0_0;design_1_data_mem_0_0_data_mem;design_1_inputA_0;design_1_inputA_0_0;design_1_inputA_0_1;design_1_inputA_0_2;design_1_inputB_0_0;design_1_inputB_0_1;design_1_inputB_0_2;design_1_inst_mem_0_0;design_1_instr_translator_0_0;design_1_mult_div_0_0;design_1_mult_div_0_0_mult_div;design_1_mux4_0_0;design_1_mux4_0_0_mux4;design_1_mux4_0_1;design_1_mux4_0_1_mux4;design_1_mux_0_0;design_1_mux_0_0_mux;design_1_mux_1_0;design_1_mux_1_0_mux;design_1_mux_2_0;design_1_mux_2_0_mux;design_1_reg0_0_0;design_1_reg0_0_0_reg0;design_1_reg0_0_1;design_1_reg0_0_10;design_1_reg0_0_10_reg0;design_1_reg0_0_11;design_1_reg0_0_11_reg0;design_1_reg0_0_12;design_1_reg0_0_12_reg0;design_1_reg0_0_13;design_1_reg0_0_13_reg0;design_1_reg0_0_1_reg0;design_1_reg0_0_2;design_1_reg0_0_2_reg0;design_1_reg0_0_3;design_1_reg0_0_3_reg0;design_1_reg0_0_4;design_1_reg0_0_4_reg0;design_1_reg0_0_5;design_1_reg0_0_5_reg0;design_1_reg0_0_6;design_1_reg0_0_6_reg0;design_1_reg0_0_7;design_1_reg0_0_7_reg0;design_1_reg0_0_8;design_1_reg0_0_8_reg0;design_1_reg0_0_9;design_1_reg0_0_9_reg0;design_1_reg_file_0_0;design_1_reg_file_0_0_reg_file;design_1_reorder_buffer_0_0;design_1_reorder_buffer_0_0_reorder_buffer;design_1_rs_table_0_0;design_1_rs_table_0_0_rs_table;design_1_sign_extend_0_0;design_1_sign_extend_1_0;design_1_stage_controller_0_0;design_1_stage_controller_0_0_stage_controller;design_1_stage_controller_1_0;design_1_stage_controller_1_0_stage_controller;design_1_stage_controller_2_0;design_1_stage_controller_2_0_stage_controller;design_1_stage_controller_3_0;design_1_stage_controller_3_0_stage_controller;design_1_tags_and_ready_0_0;design_1_tags_and_ready_0_0_tags_and_ready;design_1_wrapper;design_1_xlslice_0_0;design_1_xlslice_2_0;design_1_xlslice_3_0;design_1_xlslice_4_0;design_1_xlslice_5_0;design_1_xlslice_5_1;design_1_xlslice_6_0;design_1_xlslice_7_0;design_1_xlslice_8_0;glbl,,,,,,,,
/home/connor/Documents/mips/mips-core/mips-core.srcs/sim_1/imports/new/testbench.vhd,1710896006,vhdl,,,,testbench,,,,,,,,
