# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_iir_lah 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir_lah(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI221_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI211_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI211_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI221_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen2(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3666): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/VOUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3670): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_0_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3674): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_1_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3678): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_2_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3682): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_3_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3686): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_4_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3690): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_5_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3694): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_6_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3698): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_7_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3747): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/EN_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(4076): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VIN_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5658): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_1_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5669): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_2_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5680): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_3_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5691): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_OUTPUT_DELAY_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5741): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_1_root_add_146_2_U1_9
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5786): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_1_root_add_144_2_U1_8
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5831): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_0_root_add_0_root_sub_142_U1_8
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5899): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/sub_0_root_add_0_root_sub_122_U2_9
# Loading work.data_sink2(beh)
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir_lah/UUT=../innovus/IIR_LH.sdf work.tb_iir_lah
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir_lah/UUT=../innovus/IIR_LH.sdf work.tb_iir_lah 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir_lah(fast)
# Loading work.IIR_LH(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI221_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI211_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI211_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI221_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading instances from ../innovus/IIR_LH.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen2(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3666): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/VOUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3670): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_0_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3674): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_1_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3678): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_2_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3682): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_3_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3686): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_4_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3690): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_5_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3694): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_6_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3698): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/DOUT_reg_7_
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(3747): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/EN_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(4076): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VIN_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5658): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_1_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5669): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_2_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5680): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_VOUT_3_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5691): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /tb_iir_lah/UUT/REG_OUTPUT_DELAY_DATA_OUT_reg
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5741): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_1_root_add_146_2_U1_9
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5786): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_1_root_add_144_2_U1_8
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5831): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/add_0_root_add_0_root_sub_142_U1_8
# ** Warning: (vsim-3017) ../innovus/IIR_LH.v(5899): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_lah/UUT/sub_0_root_add_0_root_sub_122_U2_9
# Loading work.data_sink2(beh)
# Loading timing data from ../innovus/IIR_LH.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir_lah  File: ../tb/tb_iir_lah.v
vcd file ../vcd/design.vcd
vcd add /tb_iir_lah/UUT/*
add wave *
run 2 us
