

================================================================
== Vivado HLS Report for 'histogram_dep'
================================================================
* Date:           Mon Dec 14 21:31:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         4|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     75|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|     124|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     124|    155|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |hist_d1                            |     +    |      0|  0|  39|          32|           1|
    |i_fu_85_p2                         |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_79_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  75|          47|          14|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_0_reg_68               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|    7|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |hist_addr_reg_121                |   8|   0|    8|          0|
    |hist_addr_reg_121_pp0_iter2_reg  |   8|   0|    8|          0|
    |hist_load_reg_127                |  32|   0|   32|          0|
    |i_0_reg_68                       |   4|   0|    4|          0|
    |icmp_ln10_reg_107                |   1|   0|    1|          0|
    |icmp_ln10_reg_107                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 124|  32|   61|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | histogram_dep | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | histogram_dep | return value |
|ap_start       |  in |    1| ap_ctrl_hs | histogram_dep | return value |
|ap_done        | out |    1| ap_ctrl_hs | histogram_dep | return value |
|ap_idle        | out |    1| ap_ctrl_hs | histogram_dep | return value |
|ap_ready       | out |    1| ap_ctrl_hs | histogram_dep | return value |
|in_r_address0  | out |    3|  ap_memory |      in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q0        |  in |   32|  ap_memory |      in_r     |     array    |
|hist_address0  | out |    8|  ap_memory |      hist     |     array    |
|hist_ce0       | out |    1|  ap_memory |      hist     |     array    |
|hist_q0        |  in |   32|  ap_memory |      hist     |     array    |
|hist_address1  | out |    8|  ap_memory |      hist     |     array    |
|hist_ce1       | out |    1|  ap_memory |      hist     |     array    |
|hist_we1       | out |    1|  ap_memory |      hist     |     array    |
|hist_d1        | out |   32|  ap_memory |      hist     |     array    |
+---------------+-----+-----+------------+---------------+--------------+

