

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Oct 19 12:31:36 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTDbits	set	3971
    49  0000                     _CCP1CON	set	4029
    50  0000                     _T2CON	set	4042
    51  0000                     _TRISCbits	set	3988
    52  0000                     _CCPR1L	set	4030
    53  0000                     _PR2	set	4043
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007FC0                     __pcinit:
    59                           	callstack 0
    60  007FC0                     start_initialization:
    61                           	callstack 0
    62  007FC0                     __initialization:
    63                           	callstack 0
    64  007FC0                     end_of_initialization:
    65                           	callstack 0
    66  007FC0                     __end_of__initialization:
    67                           	callstack 0
    68  007FC0  0100               	movlb	0
    69  007FC2  EFED  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 13 in file "maincode3.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called: 1
   101 ;; This function calls:
   102 ;;		_configuracion
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FDA                     __ptext0:
   110                           	callstack 0
   111  007FDA                     _main:
   112                           	callstack 30
   113  007FDA                     
   114                           ;maincode3.c: 14:     configuracion();
   115  007FDA  ECE3  F03F         	call	_configuracion	;wreg free
   116  007FDE                     l707:
   117                           
   118                           ;maincode3.c: 16:         if (PORTDbits.RD0 == 1){
   119  007FDE  A083               	btfss	131,0,c	;volatile
   120  007FE0  EFF4  F03F         	goto	u11
   121  007FE4  EFF6  F03F         	goto	u10
   122  007FE8                     u11:
   123  007FE8  EFFA  F03F         	goto	l711
   124  007FEC                     u10:
   125  007FEC                     
   126                           ;maincode3.c: 17:             CCPR1L = 116;
   127  007FEC  0E74               	movlw	116
   128  007FEE  6EBE               	movwf	190,c	;volatile
   129                           
   130                           ;maincode3.c: 18:         }
   131  007FF0  EFEF  F03F         	goto	l707
   132  007FF4                     l711:
   133                           
   134                           ;maincode3.c: 20:             CCPR1L = 31;
   135  007FF4  0E1F               	movlw	31
   136  007FF6  6EBE               	movwf	190,c	;volatile
   137  007FF8  EFEF  F03F         	goto	l707
   138  007FFC  EF00  F000         	goto	start
   139  008000                     __end_of_main:
   140                           	callstack 0
   141                           
   142 ;; *************** function _configuracion *****************
   143 ;; Defined at:
   144 ;;		line 5 in file "maincode3.c"
   145 ;; Parameters:    Size  Location     Type
   146 ;;		None
   147 ;; Auto vars:     Size  Location     Type
   148 ;;		None
   149 ;; Return value:  Size  Location     Type
   150 ;;                  1    wreg      void 
   151 ;; Registers used:
   152 ;;		wreg, status,2
   153 ;; Tracked objects:
   154 ;;		On entry : 0/0
   155 ;;		On exit  : 0/0
   156 ;;		Unchanged: 0/0
   157 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   158 ;;      Params:         0       0       0       0       0       0       0       0       0
   159 ;;      Locals:         0       0       0       0       0       0       0       0       0
   160 ;;      Temps:          0       0       0       0       0       0       0       0       0
   161 ;;      Totals:         0       0       0       0       0       0       0       0       0
   162 ;;Total ram usage:        0 bytes
   163 ;; Hardware stack levels used: 1
   164 ;; This function calls:
   165 ;;		Nothing
   166 ;; This function is called by:
   167 ;;		_main
   168 ;; This function uses a non-reentrant model
   169 ;;
   170                           
   171                           	psect	text1
   172  007FC6                     __ptext1:
   173                           	callstack 0
   174  007FC6                     _configuracion:
   175                           	callstack 30
   176  007FC6                     
   177                           ;maincode3.c: 6:     PR2 = 155;
   178  007FC6  0E9B               	movlw	155
   179  007FC8  6ECB               	movwf	203,c	;volatile
   180                           
   181                           ;maincode3.c: 7:     CCPR1L = 31;
   182  007FCA  0E1F               	movlw	31
   183  007FCC  6EBE               	movwf	190,c	;volatile
   184  007FCE                     
   185                           ;maincode3.c: 8:     TRISCbits.RC2 = 0;
   186  007FCE  9494               	bcf	148,2,c	;volatile
   187                           
   188                           ;maincode3.c: 9:     T2CON = 0x07;
   189  007FD0  0E07               	movlw	7
   190  007FD2  6ECA               	movwf	202,c	;volatile
   191                           
   192                           ;maincode3.c: 10:     CCP1CON = 0x0C;
   193  007FD4  0E0C               	movlw	12
   194  007FD6  6EBD               	movwf	189,c	;volatile
   195  007FD8  0012               	return		;funcret
   196  007FDA                     __end_of_configuracion:
   197                           	callstack 0
   198  0000                     
   199                           	psect	rparam
   200  0000                     
   201                           	psect	idloc
   202                           
   203                           ;Config register IDLOC0 @ 0x200000
   204                           ;	unspecified, using default values
   205  200000                     	org	2097152
   206  200000  FF                 	db	255
   207                           
   208                           ;Config register IDLOC1 @ 0x200001
   209                           ;	unspecified, using default values
   210  200001                     	org	2097153
   211  200001  FF                 	db	255
   212                           
   213                           ;Config register IDLOC2 @ 0x200002
   214                           ;	unspecified, using default values
   215  200002                     	org	2097154
   216  200002  FF                 	db	255
   217                           
   218                           ;Config register IDLOC3 @ 0x200003
   219                           ;	unspecified, using default values
   220  200003                     	org	2097155
   221  200003  FF                 	db	255
   222                           
   223                           ;Config register IDLOC4 @ 0x200004
   224                           ;	unspecified, using default values
   225  200004                     	org	2097156
   226  200004  FF                 	db	255
   227                           
   228                           ;Config register IDLOC5 @ 0x200005
   229                           ;	unspecified, using default values
   230  200005                     	org	2097157
   231  200005  FF                 	db	255
   232                           
   233                           ;Config register IDLOC6 @ 0x200006
   234                           ;	unspecified, using default values
   235  200006                     	org	2097158
   236  200006  FF                 	db	255
   237                           
   238                           ;Config register IDLOC7 @ 0x200007
   239                           ;	unspecified, using default values
   240  200007                     	org	2097159
   241  200007  FF                 	db	255
   242                           
   243                           	psect	config
   244                           
   245                           ;Config register CONFIG1L @ 0x300000
   246                           ;	PLL Prescaler Selection bits
   247                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   248                           ;	System Clock Postscaler Selection bits
   249                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   250                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   251                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   252  300000                     	org	3145728
   253  300000  00                 	db	0
   254                           
   255                           ;Config register CONFIG1H @ 0x300001
   256                           ;	Oscillator Selection bits
   257                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   258                           ;	Fail-Safe Clock Monitor Enable bit
   259                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   260                           ;	Internal/External Oscillator Switchover bit
   261                           ;	IESO = OFF, Oscillator Switchover mode disabled
   262  300001                     	org	3145729
   263  300001  02                 	db	2
   264                           
   265                           ;Config register CONFIG2L @ 0x300002
   266                           ;	Power-up Timer Enable bit
   267                           ;	PWRT = ON, PWRT enabled
   268                           ;	Brown-out Reset Enable bits
   269                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   270                           ;	Brown-out Reset Voltage bits
   271                           ;	BORV = 3, Minimum setting 2.05V
   272                           ;	USB Voltage Regulator Enable bit
   273                           ;	VREGEN = OFF, USB voltage regulator disabled
   274  300002                     	org	3145730
   275  300002  18                 	db	24
   276                           
   277                           ;Config register CONFIG2H @ 0x300003
   278                           ;	Watchdog Timer Enable bit
   279                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   280                           ;	Watchdog Timer Postscale Select bits
   281                           ;	WDTPS = 32768, 1:32768
   282  300003                     	org	3145731
   283  300003  1E                 	db	30
   284                           
   285                           ; Padding undefined space
   286  300004                     	org	3145732
   287  300004  FF                 	db	255
   288                           
   289                           ;Config register CONFIG3H @ 0x300005
   290                           ;	CCP2 MUX bit
   291                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   292                           ;	PORTB A/D Enable bit
   293                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   294                           ;	Low-Power Timer 1 Oscillator Enable bit
   295                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   296                           ;	MCLR Pin Enable bit
   297                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   298  300005                     	org	3145733
   299  300005  81                 	db	129
   300                           
   301                           ;Config register CONFIG4L @ 0x300006
   302                           ;	Stack Full/Underflow Reset Enable bit
   303                           ;	STVREN = ON, Stack full/underflow will cause Reset
   304                           ;	Single-Supply ICSP Enable bit
   305                           ;	LVP = OFF, Single-Supply ICSP disabled
   306                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   307                           ;	ICPRT = OFF, ICPORT disabled
   308                           ;	Extended Instruction Set Enable bit
   309                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   310                           ;	Background Debugger Enable bit
   311                           ;	DEBUG = 0x1, unprogrammed default
   312  300006                     	org	3145734
   313  300006  81                 	db	129
   314                           
   315                           ; Padding undefined space
   316  300007                     	org	3145735
   317  300007  FF                 	db	255
   318                           
   319                           ;Config register CONFIG5L @ 0x300008
   320                           ;	Code Protection bit
   321                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   322                           ;	Code Protection bit
   323                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   324                           ;	Code Protection bit
   325                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   328  300008                     	org	3145736
   329  300008  0F                 	db	15
   330                           
   331                           ;Config register CONFIG5H @ 0x300009
   332                           ;	Boot Block Code Protection bit
   333                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   334                           ;	Data EEPROM Code Protection bit
   335                           ;	CPD = OFF, Data EEPROM is not code-protected
   336  300009                     	org	3145737
   337  300009  C0                 	db	192
   338                           
   339                           ;Config register CONFIG6L @ 0x30000A
   340                           ;	Write Protection bit
   341                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   342                           ;	Write Protection bit
   343                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   344                           ;	Write Protection bit
   345                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   348  30000A                     	org	3145738
   349  30000A  0F                 	db	15
   350                           
   351                           ;Config register CONFIG6H @ 0x30000B
   352                           ;	Configuration Register Write Protection bit
   353                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   354                           ;	Boot Block Write Protection bit
   355                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   356                           ;	Data EEPROM Write Protection bit
   357                           ;	WRTD = OFF, Data EEPROM is not write-protected
   358  30000B                     	org	3145739
   359  30000B  E0                 	db	224
   360                           
   361                           ;Config register CONFIG7L @ 0x30000C
   362                           ;	Table Read Protection bit
   363                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   364                           ;	Table Read Protection bit
   365                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   366                           ;	Table Read Protection bit
   367                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370  30000C                     	org	3145740
   371  30000C  0F                 	db	15
   372                           
   373                           ;Config register CONFIG7H @ 0x30000D
   374                           ;	Boot Block Table Read Protection bit
   375                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   376  30000D                     	org	3145741
   377  30000D  40                 	db	64
   378                           tosu	equ	0xFFF
   379                           tosh	equ	0xFFE
   380                           tosl	equ	0xFFD
   381                           stkptr	equ	0xFFC
   382                           pclatu	equ	0xFFB
   383                           pclath	equ	0xFFA
   384                           pcl	equ	0xFF9
   385                           tblptru	equ	0xFF8
   386                           tblptrh	equ	0xFF7
   387                           tblptrl	equ	0xFF6
   388                           tablat	equ	0xFF5
   389                           prodh	equ	0xFF4
   390                           prodl	equ	0xFF3
   391                           indf0	equ	0xFEF
   392                           postinc0	equ	0xFEE
   393                           postdec0	equ	0xFED
   394                           preinc0	equ	0xFEC
   395                           plusw0	equ	0xFEB
   396                           fsr0h	equ	0xFEA
   397                           fsr0l	equ	0xFE9
   398                           wreg	equ	0xFE8
   399                           indf1	equ	0xFE7
   400                           postinc1	equ	0xFE6
   401                           postdec1	equ	0xFE5
   402                           preinc1	equ	0xFE4
   403                           plusw1	equ	0xFE3
   404                           fsr1h	equ	0xFE2
   405                           fsr1l	equ	0xFE1
   406                           bsr	equ	0xFE0
   407                           indf2	equ	0xFDF
   408                           postinc2	equ	0xFDE
   409                           postdec2	equ	0xFDD
   410                           preinc2	equ	0xFDC
   411                           plusw2	equ	0xFDB
   412                           fsr2h	equ	0xFDA
   413                           fsr2l	equ	0xFD9
   414                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                      _configuracion
 ---------------------------------------------------------------------------------
 (1) _configuracion                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuracion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Oct 19 12:31:36 2021

                     l15 7FD8                       u10 7FEC                       u11 7FE8  
         ?_configuracion 0000                      l701 7FC6                      l703 7FCE  
                    l711 7FF4                      l705 7FDA                      l707 7FDE  
                    l709 7FEC                      _PR2 000FCB                     _main 7FDA  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _T2CON 000FCA          __initialization 7FC0             __end_of_main 8000  
        ??_configuracion 0000                   ??_main 0000            __activetblptr 000000  
                 _CCPR1L 000FBE                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FC0            ___rparam_used 000001           __pcstackCOMRAM 0000  
                _CCP1CON 000FBD                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FC0                  __ramtop 0800                  __ptext0 7FDA  
                __ptext1 7FC6     end_of_initialization 7FC0    __end_of_configuracion 7FDA  
              _PORTDbits 000F83                _TRISCbits 000F94      start_initialization 7FC0  
               __Hrparam 0000                 __Lrparam 0000   __size_of_configuracion 0014  
          __size_of_main 0026                 isa$xinst 000000            _configuracion 7FC6  
