
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__antenna is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__antenn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__antenn 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__antenna and gf180mcu_fd_sc_mcu7t5v0__antenna are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_32 and gf180mcu_fd_sc_mcu7t5v0__fillcap_32 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_4 and gf180mcu_fd_sc_mcu7t5v0__fillcap_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_8 and gf180mcu_fd_sc_mcu7t5v0__fillcap_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_64 and gf180mcu_fd_sc_mcu7t5v0__fillcap_64 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_4  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_4 and gf180mcu_fd_sc_mcu7t5v0__buf_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai21_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_1 and gf180mcu_fd_sc_mcu7t5v0__oai21_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai211_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_1 and gf180mcu_fd_sc_mcu7t5v0__oai211_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_1  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_1 and gf180mcu_fd_sc_mcu7t5v0__buf_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_16 and gf180mcu_fd_sc_mcu7t5v0__fillcap_16 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: I2
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: I3
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: S0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: S1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux4_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_1 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
I2                                         |I2                                         
I3                                         |I3                                         
S0                                         |S0                                         
S1                                         |S1                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_1 and gf180mcu_fd_sc_mcu7t5v0__mux4_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_12 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_12 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_12 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_12 and gf180mcu_fd_sc_mcu7t5v0__buf_12 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_1 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_1 and gf180mcu_fd_sc_mcu7t5v0__dffq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__tiel is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tiel   |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tiel   
-------------------------------------------|-------------------------------------------
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__tiel and gf180mcu_fd_sc_mcu7t5v0__tiel are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_1 and gf180mcu_fd_sc_mcu7t5v0__clkinv_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_2 and gf180mcu_fd_sc_mcu7t5v0__nand3_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_1 and gf180mcu_fd_sc_mcu7t5v0__nand2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_8  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_8  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_8 and gf180mcu_fd_sc_mcu7t5v0__buf_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__or2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_1  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or2_1 and gf180mcu_fd_sc_mcu7t5v0__or2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_1 and gf180mcu_fd_sc_mcu7t5v0__nand3_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_1 and gf180mcu_fd_sc_mcu7t5v0__nor2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyb_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyb_1 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyb_1 and gf180mcu_fd_sc_mcu7t5v0__dlyb_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_3  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_3  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_3 and gf180mcu_fd_sc_mcu7t5v0__buf_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai22_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai22_1 and gf180mcu_fd_sc_mcu7t5v0__oai22_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_1  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_1 and gf180mcu_fd_sc_mcu7t5v0__inv_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_2 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_2 and gf180mcu_fd_sc_mcu7t5v0__dffq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_4 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_4 and gf180mcu_fd_sc_mcu7t5v0__dffq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_2 and gf180mcu_fd_sc_mcu7t5v0__nand2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_4 and gf180mcu_fd_sc_mcu7t5v0__oai21_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyc_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyc_1 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyc_1 and gf180mcu_fd_sc_mcu7t5v0__dlyc_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I2
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I3
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: S0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: S1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_4 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
I2                                         |I2                                         
I3                                         |I3                                         
S0                                         |S0                                         
S1                                         |S1                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_4 and gf180mcu_fd_sc_mcu7t5v0__mux4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_2  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_2  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_2 and gf180mcu_fd_sc_mcu7t5v0__buf_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_4 and gf180mcu_fd_sc_mcu7t5v0__nand2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi21_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_1 and gf180mcu_fd_sc_mcu7t5v0__aoi21_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 are equivalent.

Cell efuse_ctrl (0) disconnected node: wb_ack_o
Cell efuse_ctrl (0) disconnected node: wb_adr_i[0]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[10]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[1]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[2]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[3]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[4]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[5]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[6]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[7]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[8]
Cell efuse_ctrl (0) disconnected node: wb_adr_i[9]
Cell efuse_ctrl (0) disconnected node: wb_clk_i
Cell efuse_ctrl (0) disconnected node: wb_cyc_i
Cell efuse_ctrl (0) disconnected node: wb_dat_i[0]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[1]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[2]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[3]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[4]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[5]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[6]
Cell efuse_ctrl (0) disconnected node: wb_dat_i[7]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[0]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[1]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[2]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[3]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[4]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[5]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[6]
Cell efuse_ctrl (0) disconnected node: wb_dat_o[7]
Cell efuse_ctrl (0) disconnected node: wb_rst_i
Cell efuse_ctrl (0) disconnected node: wb_sel_i
Cell efuse_ctrl (0) disconnected node: wb_stb_i
Cell efuse_ctrl (0) disconnected node: wb_we_i
Cell efuse_ctrl (0) disconnected node: VDD
Cell efuse_ctrl (0) disconnected node: VSS
Warning: Equate pins:  cell efuse_ctrl is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: efuse_ctrl                      |Circuit 2: efuse_ctrl                      
-------------------------------------------|-------------------------------------------
wb_ack_o                                   |wb_ack_o                                   
wb_adr_i[0]                                |wb_adr_i[0]                                
wb_adr_i[10]                               |wb_adr_i[10]                               
wb_adr_i[1]                                |wb_adr_i[1]                                
wb_adr_i[2]                                |wb_adr_i[2]                                
wb_adr_i[3]                                |wb_adr_i[3]                                
wb_adr_i[4]                                |wb_adr_i[4]                                
wb_adr_i[5]                                |wb_adr_i[5]                                
wb_adr_i[6]                                |wb_adr_i[6]                                
wb_adr_i[7]                                |wb_adr_i[7]                                
wb_adr_i[8]                                |wb_adr_i[8]                                
wb_adr_i[9]                                |wb_adr_i[9]                                
wb_clk_i                                   |wb_clk_i                                   
wb_cyc_i                                   |wb_cyc_i                                   
wb_dat_i[0]                                |wb_dat_i[0]                                
wb_dat_i[1]                                |wb_dat_i[1]                                
wb_dat_i[2]                                |wb_dat_i[2]                                
wb_dat_i[3]                                |wb_dat_i[3]                                
wb_dat_i[4]                                |wb_dat_i[4]                                
wb_dat_i[5]                                |wb_dat_i[5]                                
wb_dat_i[6]                                |wb_dat_i[6]                                
wb_dat_i[7]                                |wb_dat_i[7]                                
wb_dat_o[0]                                |wb_dat_o[0]                                
wb_dat_o[1]                                |wb_dat_o[1]                                
wb_dat_o[2]                                |wb_dat_o[2]                                
wb_dat_o[3]                                |wb_dat_o[3]                                
wb_dat_o[4]                                |wb_dat_o[4]                                
wb_dat_o[5]                                |wb_dat_o[5]                                
wb_dat_o[6]                                |wb_dat_o[6]                                
wb_dat_o[7]                                |wb_dat_o[7]                                
wb_rst_i                                   |wb_rst_i                                   
wb_sel_i                                   |wb_sel_i                                   
wb_stb_i                                   |wb_stb_i                                   
wb_we_i                                    |wb_we_i                                    
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes efuse_ctrl and efuse_ctrl are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: S
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_2 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
S                                          |S                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux2_2 and gf180mcu_fd_sc_mcu7t5v0__mux2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__and3_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and3_1 and gf180mcu_fd_sc_mcu7t5v0__and3_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I2
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I3
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: S0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: S1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_2 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
I2                                         |I2                                         
I3                                         |I3                                         
S0                                         |S0                                         
S1                                         |S1                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_2 and gf180mcu_fd_sc_mcu7t5v0__mux4_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi22_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_1 and gf180mcu_fd_sc_mcu7t5v0__aoi22_1 are equivalent.

Cell fpga_struct_block (0) disconnected node: VDD
Cell fpga_struct_block (0) disconnected node: VSS
Cell fpga_struct_block (0) disconnected node: clk_i
Cell fpga_struct_block (0) disconnected node: config_clk_i
Cell fpga_struct_block (0) disconnected node: config_ena_i
Cell fpga_struct_block (0) disconnected node: config_shift_i
Cell fpga_struct_block (0) disconnected node: config_shift_o
Cell fpga_struct_block (0) disconnected node: glb_rstn_i
Cell fpga_struct_block (0) disconnected node: inputs_down_i[0]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[10]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[11]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[12]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[13]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[14]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[15]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[16]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[17]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[18]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[19]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[1]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[20]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[21]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[22]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[23]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[24]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[25]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[26]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[27]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[28]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[29]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[2]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[30]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[31]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[3]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[4]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[5]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[6]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[7]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[8]
Cell fpga_struct_block (0) disconnected node: inputs_down_i[9]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[0]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[10]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[11]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[12]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[13]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[14]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[15]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[16]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[17]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[18]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[19]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[1]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[20]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[21]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[22]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[23]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[24]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[25]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[26]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[27]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[28]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[29]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[2]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[30]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[31]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[3]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[4]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[5]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[6]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[7]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[8]
Cell fpga_struct_block (0) disconnected node: inputs_left_i[9]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[0]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[10]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[11]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[12]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[13]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[14]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[15]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[16]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[17]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[18]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[19]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[1]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[20]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[21]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[22]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[23]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[24]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[25]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[26]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[27]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[28]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[29]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[2]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[30]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[31]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[3]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[4]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[5]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[6]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[7]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[8]
Cell fpga_struct_block (0) disconnected node: inputs_right_i[9]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[0]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[10]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[11]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[12]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[13]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[14]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[15]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[16]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[17]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[18]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[19]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[1]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[20]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[21]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[22]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[23]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[24]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[25]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[26]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[27]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[28]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[29]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[2]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[30]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[31]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[3]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[4]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[5]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[6]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[7]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[8]
Cell fpga_struct_block (0) disconnected node: inputs_up_i[9]
Cell fpga_struct_block (0) disconnected node: outputs_o[0]
Cell fpga_struct_block (0) disconnected node: outputs_o[1]
Cell fpga_struct_block (0) disconnected node: outputs_o[2]
Cell fpga_struct_block (0) disconnected node: outputs_o[3]
Cell fpga_struct_block (0) disconnected node: outputs_o[4]
Cell fpga_struct_block (0) disconnected node: outputs_o[5]
Cell fpga_struct_block (0) disconnected node: outputs_o[6]
Cell fpga_struct_block (0) disconnected node: outputs_o[7]
Warning: Equate pins:  cell fpga_struct_block is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: fpga_struct_block               |Circuit 2: fpga_struct_block               
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
clk_i                                      |clk_i                                      
config_clk_i                               |config_clk_i                               
config_ena_i                               |config_ena_i                               
config_shift_i                             |config_shift_i                             
config_shift_o                             |config_shift_o                             
glb_rstn_i                                 |glb_rstn_i                                 
inputs_down_i[0]                           |inputs_down_i[0]                           
inputs_down_i[10]                          |inputs_down_i[10]                          
inputs_down_i[11]                          |inputs_down_i[11]                          
inputs_down_i[12]                          |inputs_down_i[12]                          
inputs_down_i[13]                          |inputs_down_i[13]                          
inputs_down_i[14]                          |inputs_down_i[14]                          
inputs_down_i[15]                          |inputs_down_i[15]                          
inputs_down_i[16]                          |inputs_down_i[16]                          
inputs_down_i[17]                          |inputs_down_i[17]                          
inputs_down_i[18]                          |inputs_down_i[18]                          
inputs_down_i[19]                          |inputs_down_i[19]                          
inputs_down_i[1]                           |inputs_down_i[1]                           
inputs_down_i[20]                          |inputs_down_i[20]                          
inputs_down_i[21]                          |inputs_down_i[21]                          
inputs_down_i[22]                          |inputs_down_i[22]                          
inputs_down_i[23]                          |inputs_down_i[23]                          
inputs_down_i[24]                          |inputs_down_i[24]                          
inputs_down_i[25]                          |inputs_down_i[25]                          
inputs_down_i[26]                          |inputs_down_i[26]                          
inputs_down_i[27]                          |inputs_down_i[27]                          
inputs_down_i[28]                          |inputs_down_i[28]                          
inputs_down_i[29]                          |inputs_down_i[29]                          
inputs_down_i[2]                           |inputs_down_i[2]                           
inputs_down_i[30]                          |inputs_down_i[30]                          
inputs_down_i[31]                          |inputs_down_i[31]                          
inputs_down_i[3]                           |inputs_down_i[3]                           
inputs_down_i[4]                           |inputs_down_i[4]                           
inputs_down_i[5]                           |inputs_down_i[5]                           
inputs_down_i[6]                           |inputs_down_i[6]                           
inputs_down_i[7]                           |inputs_down_i[7]                           
inputs_down_i[8]                           |inputs_down_i[8]                           
inputs_down_i[9]                           |inputs_down_i[9]                           
inputs_left_i[0]                           |inputs_left_i[0]                           
inputs_left_i[10]                          |inputs_left_i[10]                          
inputs_left_i[11]                          |inputs_left_i[11]                          
inputs_left_i[12]                          |inputs_left_i[12]                          
inputs_left_i[13]                          |inputs_left_i[13]                          
inputs_left_i[14]                          |inputs_left_i[14]                          
inputs_left_i[15]                          |inputs_left_i[15]                          
inputs_left_i[16]                          |inputs_left_i[16]                          
inputs_left_i[17]                          |inputs_left_i[17]                          
inputs_left_i[18]                          |inputs_left_i[18]                          
inputs_left_i[19]                          |inputs_left_i[19]                          
inputs_left_i[1]                           |inputs_left_i[1]                           
inputs_left_i[20]                          |inputs_left_i[20]                          
inputs_left_i[21]                          |inputs_left_i[21]                          
inputs_left_i[22]                          |inputs_left_i[22]                          
inputs_left_i[23]                          |inputs_left_i[23]                          
inputs_left_i[24]                          |inputs_left_i[24]                          
inputs_left_i[25]                          |inputs_left_i[25]                          
inputs_left_i[26]                          |inputs_left_i[26]                          
inputs_left_i[27]                          |inputs_left_i[27]                          
inputs_left_i[28]                          |inputs_left_i[28]                          
inputs_left_i[29]                          |inputs_left_i[29]                          
inputs_left_i[2]                           |inputs_left_i[2]                           
inputs_left_i[30]                          |inputs_left_i[30]                          
inputs_left_i[31]                          |inputs_left_i[31]                          
inputs_left_i[3]                           |inputs_left_i[3]                           
inputs_left_i[4]                           |inputs_left_i[4]                           
inputs_left_i[5]                           |inputs_left_i[5]                           
inputs_left_i[6]                           |inputs_left_i[6]                           
inputs_left_i[7]                           |inputs_left_i[7]                           
inputs_left_i[8]                           |inputs_left_i[8]                           
inputs_left_i[9]                           |inputs_left_i[9]                           
inputs_right_i[0]                          |inputs_right_i[0]                          
inputs_right_i[10]                         |inputs_right_i[10]                         
inputs_right_i[11]                         |inputs_right_i[11]                         
inputs_right_i[12]                         |inputs_right_i[12]                         
inputs_right_i[13]                         |inputs_right_i[13]                         
inputs_right_i[14]                         |inputs_right_i[14]                         
inputs_right_i[15]                         |inputs_right_i[15]                         
inputs_right_i[16]                         |inputs_right_i[16]                         
inputs_right_i[17]                         |inputs_right_i[17]                         
inputs_right_i[18]                         |inputs_right_i[18]                         
inputs_right_i[19]                         |inputs_right_i[19]                         
inputs_right_i[1]                          |inputs_right_i[1]                          
inputs_right_i[20]                         |inputs_right_i[20]                         
inputs_right_i[21]                         |inputs_right_i[21]                         
inputs_right_i[22]                         |inputs_right_i[22]                         
inputs_right_i[23]                         |inputs_right_i[23]                         
inputs_right_i[24]                         |inputs_right_i[24]                         
inputs_right_i[25]                         |inputs_right_i[25]                         
inputs_right_i[26]                         |inputs_right_i[26]                         
inputs_right_i[27]                         |inputs_right_i[27]                         
inputs_right_i[28]                         |inputs_right_i[28]                         
inputs_right_i[29]                         |inputs_right_i[29]                         
inputs_right_i[2]                          |inputs_right_i[2]                          
inputs_right_i[30]                         |inputs_right_i[30]                         
inputs_right_i[31]                         |inputs_right_i[31]                         
inputs_right_i[3]                          |inputs_right_i[3]                          
inputs_right_i[4]                          |inputs_right_i[4]                          
inputs_right_i[5]                          |inputs_right_i[5]                          
inputs_right_i[6]                          |inputs_right_i[6]                          
inputs_right_i[7]                          |inputs_right_i[7]                          
inputs_right_i[8]                          |inputs_right_i[8]                          
inputs_right_i[9]                          |inputs_right_i[9]                          
inputs_up_i[0]                             |inputs_up_i[0]                             
inputs_up_i[10]                            |inputs_up_i[10]                            
inputs_up_i[11]                            |inputs_up_i[11]                            
inputs_up_i[12]                            |inputs_up_i[12]                            
inputs_up_i[13]                            |inputs_up_i[13]                            
inputs_up_i[14]                            |inputs_up_i[14]                            
inputs_up_i[15]                            |inputs_up_i[15]                            
inputs_up_i[16]                            |inputs_up_i[16]                            
inputs_up_i[17]                            |inputs_up_i[17]                            
inputs_up_i[18]                            |inputs_up_i[18]                            
inputs_up_i[19]                            |inputs_up_i[19]                            
inputs_up_i[1]                             |inputs_up_i[1]                             
inputs_up_i[20]                            |inputs_up_i[20]                            
inputs_up_i[21]                            |inputs_up_i[21]                            
inputs_up_i[22]                            |inputs_up_i[22]                            
inputs_up_i[23]                            |inputs_up_i[23]                            
inputs_up_i[24]                            |inputs_up_i[24]                            
inputs_up_i[25]                            |inputs_up_i[25]                            
inputs_up_i[26]                            |inputs_up_i[26]                            
inputs_up_i[27]                            |inputs_up_i[27]                            
inputs_up_i[28]                            |inputs_up_i[28]                            
inputs_up_i[29]                            |inputs_up_i[29]                            
inputs_up_i[2]                             |inputs_up_i[2]                             
inputs_up_i[30]                            |inputs_up_i[30]                            
inputs_up_i[31]                            |inputs_up_i[31]                            
inputs_up_i[3]                             |inputs_up_i[3]                             
inputs_up_i[4]                             |inputs_up_i[4]                             
inputs_up_i[5]                             |inputs_up_i[5]                             
inputs_up_i[6]                             |inputs_up_i[6]                             
inputs_up_i[7]                             |inputs_up_i[7]                             
inputs_up_i[8]                             |inputs_up_i[8]                             
inputs_up_i[9]                             |inputs_up_i[9]                             
outputs_o[0]                               |outputs_o[0]                               
outputs_o[1]                               |outputs_o[1]                               
outputs_o[2]                               |outputs_o[2]                               
outputs_o[3]                               |outputs_o[3]                               
outputs_o[4]                               |outputs_o[4]                               
outputs_o[5]                               |outputs_o[5]                               
outputs_o[6]                               |outputs_o[6]                               
outputs_o[7]                               |outputs_o[7]                               
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes fpga_struct_block and fpga_struct_block are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_4  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_4 and gf180mcu_fd_sc_mcu7t5v0__inv_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_2 and gf180mcu_fd_sc_mcu7t5v0__clkinv_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi211_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_2 and gf180mcu_fd_sc_mcu7t5v0__aoi211_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_2 and gf180mcu_fd_sc_mcu7t5v0__nor2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_4 and gf180mcu_fd_sc_mcu7t5v0__aoi211_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai21_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_2 and gf180mcu_fd_sc_mcu7t5v0__oai21_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_2 and gf180mcu_fd_sc_mcu7t5v0__nor3_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai211_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_2 and gf180mcu_fd_sc_mcu7t5v0__oai211_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_4 and gf180mcu_fd_sc_mcu7t5v0__nor3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffsnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffsnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_1 and gf180mcu_fd_sc_mcu7t5v0__nor3_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai32_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai32_1 and gf180mcu_fd_sc_mcu7t5v0__oai32_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi211_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_1 and gf180mcu_fd_sc_mcu7t5v0__aoi211_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_4 and gf180mcu_fd_sc_mcu7t5v0__nand3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_3  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_3  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_3 and gf180mcu_fd_sc_mcu7t5v0__inv_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_4 and gf180mcu_fd_sc_mcu7t5v0__oai211_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffsnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffsnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand4_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_1 and gf180mcu_fd_sc_mcu7t5v0__nand4_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_4 and gf180mcu_fd_sc_mcu7t5v0__clkinv_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__and2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and2_1 and gf180mcu_fd_sc_mcu7t5v0__and2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_4 and gf180mcu_fd_sc_mcu7t5v0__nor2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_3 and gf180mcu_fd_sc_mcu7t5v0__clkinv_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_20 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_20 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_20 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_20 and gf180mcu_fd_sc_mcu7t5v0__buf_20 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__inv_20 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_20 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_20 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_20 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_20 and gf180mcu_fd_sc_mcu7t5v0__inv_20 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_4 and gf180mcu_fd_sc_mcu7t5v0__aoi221_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi21_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_2 and gf180mcu_fd_sc_mcu7t5v0__aoi21_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai221_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_2 and gf180mcu_fd_sc_mcu7t5v0__oai221_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__buf_16 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_16 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_16 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_16 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_16 and gf180mcu_fd_sc_mcu7t5v0__buf_16 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__and4_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and4_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and4_1 and gf180mcu_fd_sc_mcu7t5v0__and4_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor4_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor4_2 and gf180mcu_fd_sc_mcu7t5v0__nor4_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_4 and gf180mcu_fd_sc_mcu7t5v0__nand4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor4_4 and gf180mcu_fd_sc_mcu7t5v0__nor4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_8 and gf180mcu_fd_sc_mcu7t5v0__clkinv_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__or2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_2  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_2  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or2_2 and gf180mcu_fd_sc_mcu7t5v0__or2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__or4_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or4_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or4_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or4_1  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or4_1 and gf180mcu_fd_sc_mcu7t5v0__or4_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__or4_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or4_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or4_2  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or4_2  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or4_2 and gf180mcu_fd_sc_mcu7t5v0__or4_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_4 and gf180mcu_fd_sc_mcu7t5v0__aoi22_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: S
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_4 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
S                                          |S                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux2_4 and gf180mcu_fd_sc_mcu7t5v0__mux2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__tieh is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tieh   |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tieh   
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__tieh and gf180mcu_fd_sc_mcu7t5v0__tieh are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_4 and gf180mcu_fd_sc_mcu7t5v0__oai221_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi22_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_2 and gf180mcu_fd_sc_mcu7t5v0__aoi22_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi221_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_2 and gf180mcu_fd_sc_mcu7t5v0__aoi221_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VNW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VPW
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VPW                                        |VPW                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_4 and gf180mcu_fd_sc_mcu7t5v0__aoi21_4 are equivalent.

Cell user_project_wrapper (0) disconnected node: io_in[31]
Cell user_project_wrapper (0) disconnected node: io_in[32]
Cell user_project_wrapper (0) disconnected node: io_in[33]
Cell user_project_wrapper (0) disconnected node: io_in[34]
Cell user_project_wrapper (0) disconnected node: io_in[35]
Cell user_project_wrapper (0) disconnected node: io_in[36]
Cell user_project_wrapper (0) disconnected node: io_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: user_clock2
Cell user_project_wrapper (1) disconnected node: io_in[37]
Cell user_project_wrapper (1) disconnected node: io_in[36]
Cell user_project_wrapper (1) disconnected node: io_in[35]
Cell user_project_wrapper (1) disconnected node: io_in[34]
Cell user_project_wrapper (1) disconnected node: io_in[33]
Cell user_project_wrapper (1) disconnected node: io_in[32]
Cell user_project_wrapper (1) disconnected node: io_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[0]
Class user_project_wrapper (0):  Merged 40533 parallel devices.
Class user_project_wrapper (1):  Merged 40533 parallel devices.
Cell user_project_wrapper (0) disconnected node: io_in[31]
Cell user_project_wrapper (0) disconnected node: io_in[32]
Cell user_project_wrapper (0) disconnected node: io_in[33]
Cell user_project_wrapper (0) disconnected node: io_in[34]
Cell user_project_wrapper (0) disconnected node: io_in[35]
Cell user_project_wrapper (0) disconnected node: io_in[36]
Cell user_project_wrapper (0) disconnected node: io_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: user_clock2
Cell user_project_wrapper (1) disconnected node: io_in[37]
Cell user_project_wrapper (1) disconnected node: io_in[36]
Cell user_project_wrapper (1) disconnected node: io_in[35]
Cell user_project_wrapper (1) disconnected node: io_in[34]
Cell user_project_wrapper (1) disconnected node: io_in[33]
Cell user_project_wrapper (1) disconnected node: io_in[32]
Cell user_project_wrapper (1) disconnected node: io_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[0]
Subcircuit summary:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu7t5v0__antenna (14604->3 |gf180mcu_fd_sc_mcu7t5v0__antenna (14604->3 
gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (1853- |gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (1853- 
gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (13532- |gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (13532- 
gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (6209-> |gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (6209-> 
gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (4438- |gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (4438- 
gf180mcu_fd_sc_mcu7t5v0__buf_4 (225)       |gf180mcu_fd_sc_mcu7t5v0__buf_4 (225)       
gf180mcu_fd_sc_mcu7t5v0__oai21_1 (2482)    |gf180mcu_fd_sc_mcu7t5v0__oai21_1 (2482)    
gf180mcu_fd_sc_mcu7t5v0__oai211_1 (1182)   |gf180mcu_fd_sc_mcu7t5v0__oai211_1 (1182)   
gf180mcu_fd_sc_mcu7t5v0__buf_1 (1630)      |gf180mcu_fd_sc_mcu7t5v0__buf_1 (1630)      
gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (3018- |gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (3018- 
gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (9030)   |gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (9030)   
gf180mcu_fd_sc_mcu7t5v0__mux4_1 (1196)     |gf180mcu_fd_sc_mcu7t5v0__mux4_1 (1196)     
gf180mcu_fd_sc_mcu7t5v0__buf_12 (40)       |gf180mcu_fd_sc_mcu7t5v0__buf_12 (40)       
gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (1157)  |gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 (1157)  
gf180mcu_fd_sc_mcu7t5v0__dffq_1 (3763)     |gf180mcu_fd_sc_mcu7t5v0__dffq_1 (3763)     
gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (295)    |gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (295)    
gf180mcu_fd_sc_mcu7t5v0__tiel (1607)       |gf180mcu_fd_sc_mcu7t5v0__tiel (1607)       
gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (2824)   |gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (2824)   
gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (274)    |gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (274)    
gf180mcu_fd_sc_mcu7t5v0__nand3_2 (5)       |gf180mcu_fd_sc_mcu7t5v0__nand3_2 (5)       
gf180mcu_fd_sc_mcu7t5v0__nand2_1 (209)     |gf180mcu_fd_sc_mcu7t5v0__nand2_1 (209)     
gf180mcu_fd_sc_mcu7t5v0__buf_8 (510)       |gf180mcu_fd_sc_mcu7t5v0__buf_8 (510)       
gf180mcu_fd_sc_mcu7t5v0__or2_1 (1186)      |gf180mcu_fd_sc_mcu7t5v0__or2_1 (1186)      
gf180mcu_fd_sc_mcu7t5v0__nand3_1 (1186)    |gf180mcu_fd_sc_mcu7t5v0__nand3_1 (1186)    
gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (190)   |gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (190)   
gf180mcu_fd_sc_mcu7t5v0__nor2_1 (50)       |gf180mcu_fd_sc_mcu7t5v0__nor2_1 (50)       
gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (122)      |gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (122)      
gf180mcu_fd_sc_mcu7t5v0__buf_3 (139)       |gf180mcu_fd_sc_mcu7t5v0__buf_3 (139)       
gf180mcu_fd_sc_mcu7t5v0__oai22_1 (134)     |gf180mcu_fd_sc_mcu7t5v0__oai22_1 (134)     
gf180mcu_fd_sc_mcu7t5v0__inv_1 (32)        |gf180mcu_fd_sc_mcu7t5v0__inv_1 (32)        
gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (462)    |gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (462)    
gf180mcu_fd_sc_mcu7t5v0__dffq_2 (65)       |gf180mcu_fd_sc_mcu7t5v0__dffq_2 (65)       
gf180mcu_fd_sc_mcu7t5v0__dffq_4 (15)       |gf180mcu_fd_sc_mcu7t5v0__dffq_4 (15)       
gf180mcu_fd_sc_mcu7t5v0__nand2_2 (30)      |gf180mcu_fd_sc_mcu7t5v0__nand2_2 (30)      
gf180mcu_fd_sc_mcu7t5v0__oai21_4 (41)      |gf180mcu_fd_sc_mcu7t5v0__oai21_4 (41)      
gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (117)    |gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (117)    
gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (84)       |gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (84)       
gf180mcu_fd_sc_mcu7t5v0__mux4_4 (54)       |gf180mcu_fd_sc_mcu7t5v0__mux4_4 (54)       
gf180mcu_fd_sc_mcu7t5v0__buf_2 (151)       |gf180mcu_fd_sc_mcu7t5v0__buf_2 (151)       
gf180mcu_fd_sc_mcu7t5v0__nand2_4 (73)      |gf180mcu_fd_sc_mcu7t5v0__nand2_4 (73)      
gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (30)      |gf180mcu_fd_sc_mcu7t5v0__aoi21_1 (30)      
gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (29)     |gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (29)     
efuse_ctrl (1)                             |efuse_ctrl (1)                             
gf180mcu_fd_sc_mcu7t5v0__mux2_2 (11)       |gf180mcu_fd_sc_mcu7t5v0__mux2_2 (11)       
gf180mcu_fd_sc_mcu7t5v0__and3_1 (3)        |gf180mcu_fd_sc_mcu7t5v0__and3_1 (3)        
gf180mcu_fd_sc_mcu7t5v0__mux4_2 (10)       |gf180mcu_fd_sc_mcu7t5v0__mux4_2 (10)       
gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (23)      |gf180mcu_fd_sc_mcu7t5v0__aoi22_1 (23)      
fpga_struct_block (14)                     |fpga_struct_block (14)                     
gf180mcu_fd_sc_mcu7t5v0__inv_4 (1)         |gf180mcu_fd_sc_mcu7t5v0__inv_4 (1)         
gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (11)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (11)     
gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (2)      |gf180mcu_fd_sc_mcu7t5v0__aoi211_2 (2)      
gf180mcu_fd_sc_mcu7t5v0__nor2_2 (6)        |gf180mcu_fd_sc_mcu7t5v0__nor2_2 (6)        
gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (19)     |gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (19)     
gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (13)     |gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (13)     
gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (4)      |gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (4)      
gf180mcu_fd_sc_mcu7t5v0__oai21_2 (6)       |gf180mcu_fd_sc_mcu7t5v0__oai21_2 (6)       
gf180mcu_fd_sc_mcu7t5v0__nor3_2 (1)        |gf180mcu_fd_sc_mcu7t5v0__nor3_2 (1)        
gf180mcu_fd_sc_mcu7t5v0__oai211_2 (6)      |gf180mcu_fd_sc_mcu7t5v0__oai211_2 (6)      
gf180mcu_fd_sc_mcu7t5v0__nor3_4 (2)        |gf180mcu_fd_sc_mcu7t5v0__nor3_4 (2)        
gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (2)      |gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (2)      
gf180mcu_fd_sc_mcu7t5v0__nor3_1 (2)        |gf180mcu_fd_sc_mcu7t5v0__nor3_1 (2)        
gf180mcu_fd_sc_mcu7t5v0__oai32_1 (17)      |gf180mcu_fd_sc_mcu7t5v0__oai32_1 (17)      
gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (2)      |gf180mcu_fd_sc_mcu7t5v0__aoi211_1 (2)      
gf180mcu_fd_sc_mcu7t5v0__nand3_4 (5)       |gf180mcu_fd_sc_mcu7t5v0__nand3_4 (5)       
gf180mcu_fd_sc_mcu7t5v0__inv_3 (1)         |gf180mcu_fd_sc_mcu7t5v0__inv_3 (1)         
gf180mcu_fd_sc_mcu7t5v0__oai211_4 (1)      |gf180mcu_fd_sc_mcu7t5v0__oai211_4 (1)      
gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (1)      |gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (1)      
gf180mcu_fd_sc_mcu7t5v0__nand4_1 (2)       |gf180mcu_fd_sc_mcu7t5v0__nand4_1 (2)       
gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (6)      |gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (6)      
gf180mcu_fd_sc_mcu7t5v0__and2_1 (3)        |gf180mcu_fd_sc_mcu7t5v0__and2_1 (3)        
gf180mcu_fd_sc_mcu7t5v0__nor2_4 (3)        |gf180mcu_fd_sc_mcu7t5v0__nor2_4 (3)        
gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (4)      |gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (4)      
gf180mcu_fd_sc_mcu7t5v0__buf_20 (4)        |gf180mcu_fd_sc_mcu7t5v0__buf_20 (4)        
gf180mcu_fd_sc_mcu7t5v0__inv_20 (1)        |gf180mcu_fd_sc_mcu7t5v0__inv_20 (1)        
gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (7)      |gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (7)      
gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (8)       |gf180mcu_fd_sc_mcu7t5v0__aoi21_2 (8)       
gf180mcu_fd_sc_mcu7t5v0__oai221_2 (6)      |gf180mcu_fd_sc_mcu7t5v0__oai221_2 (6)      
gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (2)     |gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (2)     
gf180mcu_fd_sc_mcu7t5v0__buf_16 (2)        |gf180mcu_fd_sc_mcu7t5v0__buf_16 (2)        
gf180mcu_fd_sc_mcu7t5v0__and4_1 (2)        |gf180mcu_fd_sc_mcu7t5v0__and4_1 (2)        
gf180mcu_fd_sc_mcu7t5v0__nor4_2 (1)        |gf180mcu_fd_sc_mcu7t5v0__nor4_2 (1)        
gf180mcu_fd_sc_mcu7t5v0__nand4_4 (1)       |gf180mcu_fd_sc_mcu7t5v0__nand4_4 (1)       
gf180mcu_fd_sc_mcu7t5v0__nor4_4 (1)        |gf180mcu_fd_sc_mcu7t5v0__nor4_4 (1)        
gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (1)      |gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (1)      
gf180mcu_fd_sc_mcu7t5v0__or2_2 (1)         |gf180mcu_fd_sc_mcu7t5v0__or2_2 (1)         
gf180mcu_fd_sc_mcu7t5v0__or4_1 (1)         |gf180mcu_fd_sc_mcu7t5v0__or4_1 (1)         
gf180mcu_fd_sc_mcu7t5v0__or4_2 (1)         |gf180mcu_fd_sc_mcu7t5v0__or4_2 (1)         
gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (1)       |gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (1)       
gf180mcu_fd_sc_mcu7t5v0__mux2_4 (1)        |gf180mcu_fd_sc_mcu7t5v0__mux2_4 (1)        
gf180mcu_fd_sc_mcu7t5v0__tieh (1)          |gf180mcu_fd_sc_mcu7t5v0__tieh (1)          
gf180mcu_fd_sc_mcu7t5v0__oai221_4 (1)      |gf180mcu_fd_sc_mcu7t5v0__oai221_4 (1)      
gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (2)       |gf180mcu_fd_sc_mcu7t5v0__aoi22_2 (2)       
gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (1)      |gf180mcu_fd_sc_mcu7t5v0__aoi221_2 (1)      
gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (1)       |gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (1)       
Number of devices: 33969                   |Number of devices: 33969                   
Number of nets: 31069                      |Number of nets: 31069                      
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
io_out[31]                                 |io_out[31]                                 
io_out[33]                                 |io_out[33]                                 
io_out[32]                                 |io_out[32]                                 
io_out[34]                                 |io_out[34]                                 
io_out[35]                                 |io_out[35]                                 
io_out[36]                                 |io_out[36]                                 
io_out[29]                                 |io_out[29]                                 
io_out[14]                                 |io_out[14]                                 
io_out[16]                                 |io_out[16]                                 
io_out[17]                                 |io_out[17]                                 
io_out[22]                                 |io_out[22]                                 
io_out[19]                                 |io_out[19]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[27]                                 |io_out[27]                                 
io_out[28]                                 |io_out[28]                                 
io_out[37]                                 |io_out[37]                                 
io_out[30]                                 |io_out[30]                                 
io_out[15]                                 |io_out[15]                                 
io_out[18]                                 |io_out[18]                                 
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[1]                                  |io_oeb[1]                                  
io_out[23]                                 |io_out[23]                                 
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[8]                                  |io_out[8]                                  
io_out[1]                                  |io_out[1]                                  
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_ack_o                                  |wbs_ack_o                                  
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
io_out[9]                                  |io_out[9]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[12]                                 |io_out[12]                                 
io_out[13]                                 |io_out[13]                                 
io_out[7]                                  |io_out[7]                                  
io_out[0]                                  |io_out[0]                                  
io_out[2]                                  |io_out[2]                                  
io_out[3]                                  |io_out[3]                                  
io_out[4]                                  |io_out[4]                                  
io_out[5]                                  |io_out[5]                                  
io_out[6]                                  |io_out[6]                                  
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[33]                                 |io_oeb[33]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[32]                                 |io_oeb[32]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[31]                                 |io_oeb[31]                                 
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[9]                                  |io_oeb[9]                                  
io_oeb[30]                                 |io_oeb[30]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[29]                                 |io_oeb[29]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[28]                                 |io_oeb[28]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[27]                                 |io_oeb[27]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[24]                                 |io_oeb[24]                                 
la_data_out[5]                             |la_data_out[5]                             
la_data_out[15]                            |la_data_out[15]                            
la_data_out[4]                             |la_data_out[4]                             
la_data_out[25]                            |la_data_out[25]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[3]                             |la_data_out[3]                             
la_data_out[35]                            |la_data_out[35]                            
la_data_out[24]                            |la_data_out[24]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[2]                             |la_data_out[2]                             
la_data_out[45]                            |la_data_out[45]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[1]                             |la_data_out[1]                             
la_data_out[55]                            |la_data_out[55]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[11]                            |la_data_out[11]                            
la_data_out[0]                             |la_data_out[0]                             
user_irq[1]                                |user_irq[1]                                
la_data_out[54]                            |la_data_out[54]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[10]                            |la_data_out[10]                            
io_oeb[37]                                 |io_oeb[37]                                 
user_irq[0]                                |user_irq[0]                                
la_data_out[53]                            |la_data_out[53]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[20]                            |la_data_out[20]                            
la_data_out[9]                             |la_data_out[9]                             
io_oeb[36]                                 |io_oeb[36]                                 
la_data_out[63]                            |la_data_out[63]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[30]                            |la_data_out[30]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[8]                             |la_data_out[8]                             
io_oeb[35]                                 |io_oeb[35]                                 
la_data_out[62]                            |la_data_out[62]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[40]                            |la_data_out[40]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[7]                             |la_data_out[7]                             
io_oeb[34]                                 |io_oeb[34]                                 
la_data_out[61]                            |la_data_out[61]                            
la_data_out[50]                            |la_data_out[50]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[6]                             |la_data_out[6]                             
la_data_out[60]                            |la_data_out[60]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[46]                            |la_data_out[46]                            
la_data_out[56]                            |la_data_out[56]                            
user_irq[2]                                |user_irq[2]                                
wb_clk_i                                   |wb_clk_i                                   
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_we_i                                   |wbs_we_i                                   
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
io_in[18]                                  |io_in[18]                                  
io_in[22]                                  |io_in[22]                                  
io_in[24]                                  |io_in[24]                                  
io_in[20]                                  |io_in[20]                                  
io_in[26]                                  |io_in[26]                                  
io_in[28]                                  |io_in[28]                                  
io_in[25]                                  |io_in[25]                                  
io_in[27]                                  |io_in[27]                                  
io_in[23]                                  |io_in[23]                                  
io_in[19]                                  |io_in[19]                                  
wb_rst_i                                   |wb_rst_i                                   
io_in[6]                                   |io_in[6]                                   
io_in[10]                                  |io_in[10]                                  
io_in[9]                                   |io_in[9]                                   
io_in[8]                                   |io_in[8]                                   
io_in[11]                                  |io_in[11]                                  
io_in[7]                                   |io_in[7]                                   
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[20]                              |wbs_adr_i[20]                              
io_in[21]                                  |io_in[21]                                  
wbs_adr_i[22]                              |wbs_adr_i[22]                              
io_in[1]                                   |io_in[1]                                   
io_in[30]                                  |io_in[30]                                  
io_in[29]                                  |io_in[29]                                  
io_in[0]                                   |io_in[0]                                   
io_in[2]                                   |io_in[2]                                   
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[15]                                  |io_in[15]                                  
io_in[13]                                  |io_in[13]                                  
io_in[12]                                  |io_in[12]                                  
io_in[14]                                  |io_in[14]                                  
io_in[17]                                  |io_in[17]                                  
io_in[16]                                  |io_in[16]                                  
VDD                                        |VDD                                        
VSS                                        |VSS                                        
io_in[31]                                  |io_in[31]                                  
io_in[32]                                  |io_in[32]                                  
io_in[33]                                  |io_in[33]                                  
io_in[34]                                  |io_in[34]                                  
io_in[35]                                  |io_in[35]                                  
io_in[36]                                  |io_in[36]                                  
io_in[37]                                  |io_in[37]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[10]                             |la_data_in[10]                             
la_data_in[11]                             |la_data_in[11]                             
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[7]                              |la_data_in[7]                              
la_data_in[8]                              |la_data_in[8]                              
la_data_in[9]                              |la_data_in[9]                              
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[10]                                |la_oenb[10]                                
la_oenb[11]                                |la_oenb[11]                                
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[9]                                 |la_oenb[9]                                 
user_clock2                                |user_clock2                                
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.

Final result: Circuits match uniquely.
.
