Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  1 20:07:38 2023
| Host         : mecha-1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_logic_shell_timing_summary_routed.rpt -pb game_logic_shell_timing_summary_routed.pb -rpx game_logic_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : game_logic_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    294         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (684)
5. checking no_input_delay (5)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (294)
--------------------------
 There are 294 register/latch pins with no clock driven by root clock pin: clocking/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (684)
--------------------------------------------------
 There are 684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.828        0.000                      0                   73        0.195        0.000                      0                   73        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.828        0.000                      0                   73        0.195        0.000                      0                   73        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[0]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[1]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[2]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[3]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[4]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[5]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[6]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/address_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.545     9.018    vga/address[7]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[7]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.846    vga/address_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.026%)  route 3.110ns (78.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.537     9.010    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X56Y28         FDCE                                         r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.441    14.782    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X56Y28         FDCE                                         r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)       -0.031    14.976    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 vga/letter_change_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/is_question_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.952ns (24.391%)  route 2.951ns (75.609%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  vga/letter_change_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga/letter_change_counter_reg[4]/Q
                         net (fo=2, routed)           1.048     6.577    vga/letter_change_counter_reg[4]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.701 f  vga/address[7]_i_7/O
                         net (fo=1, routed)           0.739     7.439    vga/address[7]_i_7_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  vga/address[7]_i_2/O
                         net (fo=1, routed)           0.786     8.349    vga/address[7]_i_2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.473 r  vga/address[7]_i_1/O
                         net (fo=10, routed)          0.378     8.851    vga/address[7]_i_1_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.975 r  vga/is_question_i_1/O
                         net (fo=1, routed)           0.000     8.975    vga/is_question_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.077    15.082    vga/is_question_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.809%)  route 0.294ns (64.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  vga/address_reg[2]/Q
                         net (fo=3, routed)           0.294     1.894    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     1.995    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.700    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.809%)  route 0.294ns (64.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  vga/address_reg[2]/Q
                         net (fo=3, routed)           0.294     1.894    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.992    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.697    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.148ns (34.371%)  route 0.283ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  vga/address_reg[5]/Q
                         net (fo=3, routed)           0.283     1.867    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     1.995    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.646    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.148ns (34.371%)  route 0.283ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  vga/address_reg[5]/Q
                         net (fo=3, routed)           0.283     1.867    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.992    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     1.643    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/random_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/random_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  vga/random_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vga/random_num_reg[0]/Q
                         net (fo=9, routed)           0.184     1.764    vga/random_num[0]
    SLICE_X54Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.809 r  vga/random_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/random_num[2]_i_1_n_0
    SLICE_X54Y20         FDRE                                         r  vga/random_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  vga/random_num_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.121     1.575    vga/random_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.948%)  route 0.334ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  vga/address_reg[1]/Q
                         net (fo=3, routed)           0.334     1.934    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.992    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.697    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.032%)  route 0.226ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X56Y28         FDCE                                         r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.226     1.831    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     1.995    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.594    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.032%)  route 0.226ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X56Y28         FDCE                                         r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.226     1.831    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.992    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.495    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.591    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.262%)  route 0.311ns (67.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  vga/address_reg[6]/Q
                         net (fo=3, routed)           0.311     1.895    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     1.995    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.647    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.122%)  route 0.313ns (67.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    vga/clk_ext_port_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  vga/address_reg[4]/Q
                         net (fo=3, routed)           0.313     1.897    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     1.995    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.647    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   vga/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   vga/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   vga/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   vga/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24   vga/address_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           710 Endpoints
Min Delay           710 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 port_button_ext
                            (input port)
  Destination:            sound_output_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.315ns  (logic 5.553ns (41.705%)  route 7.762ns (58.295%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  port_button_ext (IN)
                         net (fo=0)                   0.000     0.000    port_button_ext
    J3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  port_button_ext_IBUF_inst/O
                         net (fo=4, routed)           3.336     4.785    center_button/port_button_ext_IBUF
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.150     4.935 r  center_button/FSM_onehot_current_state[12]_i_4/O
                         net (fo=4, routed)           0.978     5.913    sound/sound_output_ext_OBUF_inst_i_1_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.326     6.239 f  sound/sound_output_ext_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.308     6.547    sound/sound_output_ext_OBUF_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.671 r  sound/sound_output_ext_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.140     9.811    sound_output_ext_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    13.315 r  sound_output_ext_OBUF_inst/O
                         net (fo=0)                   0.000    13.315    sound_output_ext
    H1                                                                r  sound_output_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.164ns  (logic 4.544ns (34.521%)  route 8.620ns (65.479%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.939     2.457    vga/VGA_proc/VGA/sel0[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.581 f  vga/VGA_proc/VGA/V_sync_i_8/O
                         net (fo=3, routed)           1.039     3.620    vga/VGA_proc/VGA/V_sync_i_8_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.744 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.657     4.401    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.525 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.747     5.272    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.396 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.238     9.634    vgaGreen_ext_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.164 r  vgaGreen_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.164    vgaGreen_ext[3]
    D17                                                               r  vgaGreen_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 4.533ns (35.264%)  route 8.322ns (64.736%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.939     2.457    vga/VGA_proc/VGA/sel0[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.581 f  vga/VGA_proc/VGA/V_sync_i_8/O
                         net (fo=3, routed)           1.039     3.620    vga/VGA_proc/VGA/V_sync_i_8_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.744 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.657     4.401    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.525 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.808     5.333    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.457 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.879     9.336    vgaRed_ext_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.855 r  vgaRed_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.855    vgaRed_ext[1]
    H19                                                               r  vgaRed_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 4.543ns (35.817%)  route 8.141ns (64.183%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.939     2.457    vga/VGA_proc/VGA/sel0[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.581 f  vga/VGA_proc/VGA/V_sync_i_8/O
                         net (fo=3, routed)           1.039     3.620    vga/VGA_proc/VGA/V_sync_i_8_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.744 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.657     4.401    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.525 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.747     5.272    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.396 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.759     9.155    vgaGreen_ext_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.684 r  vgaGreen_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.684    vgaGreen_ext[2]
    G17                                                               r  vgaGreen_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.596ns  (logic 4.538ns (36.025%)  route 8.059ns (63.975%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.924     2.442    vga/VGA_proc/VGA/sel0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     2.566 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.795     3.361    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.806     4.291    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.415 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.821     5.236    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.360 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.712     9.073    vgaRed_ext_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.596 r  vgaRed_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.596    vgaRed_ext[2]
    J19                                                               r  vgaRed_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.596ns  (logic 4.539ns (36.032%)  route 8.058ns (63.968%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.939     2.457    vga/VGA_proc/VGA/sel0[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.581 f  vga/VGA_proc/VGA/V_sync_i_8/O
                         net (fo=3, routed)           1.039     3.620    vga/VGA_proc/VGA/V_sync_i_8_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.744 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.657     4.401    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.525 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.754     5.279    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.403 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.669     9.072    vgaBlue_ext_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.596 r  vgaBlue_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.596    vgaBlue_ext[3]
    J18                                                               r  vgaBlue_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.581ns  (logic 4.519ns (35.924%)  route 8.061ns (64.076%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.924     2.442    vga/VGA_proc/VGA/sel0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     2.566 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.795     3.361    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.806     4.291    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.415 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.820     5.236    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.360 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.715     9.075    vgaGreen_ext_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.581 r  vgaGreen_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.581    vgaGreen_ext[1]
    H17                                                               r  vgaGreen_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.449ns  (logic 4.533ns (36.410%)  route 7.916ns (63.590%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.939     2.457    vga/VGA_proc/VGA/sel0[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     2.581 f  vga/VGA_proc/VGA/V_sync_i_8/O
                         net (fo=3, routed)           1.039     3.620    vga/VGA_proc/VGA/V_sync_i_8_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.744 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.657     4.401    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.525 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.754     5.279    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.403 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.528     8.930    vgaBlue_ext_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.449 r  vgaBlue_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.449    vgaBlue_ext[2]
    K18                                                               r  vgaBlue_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VGA_proc/VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 4.516ns (36.446%)  route 7.876ns (63.554%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE                         0.000     0.000 r  vga/VGA_proc/VGA/v_count_reg[4]/C
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/VGA_proc/VGA/v_count_reg[4]/Q
                         net (fo=31, routed)          1.924     2.442    vga/VGA_proc/VGA/sel0[0]
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     2.566 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.795     3.361    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.806     4.291    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.415 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.821     5.236    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.360 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.529     8.890    vgaRed_ext_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.392 r  vgaRed_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.392    vgaRed_ext[3]
    N19                                                               r  vgaRed_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux7seg_switch_ext
                            (input port)
  Destination:            seg_ext_port[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.796ns  (logic 5.468ns (50.646%)  route 5.328ns (49.354%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mux7seg_switch_ext (IN)
                         net (fo=0)                   0.000     0.000    mux7seg_switch_ext
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mux7seg_switch_ext_IBUF_inst/O
                         net (fo=5, routed)           2.278     3.733    decoder/mux7seg_switch_led_OBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.124     3.857 r  decoder/seg_ext_port_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.985     4.842    decoder/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.154     4.996 r  decoder/seg_ext_port_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     7.061    seg_ext_port_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.796 r  seg_ext_port_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.796    seg_ext_port[6]
    U7                                                                r  seg_ext_port[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder/char_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/char_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE                         0.000     0.000 r  decoder/char_reg_reg[0]/C
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/char_reg_reg[0]/Q
                         net (fo=2, routed)           0.078     0.219    decoder/addra[0]
    SLICE_X58Y20         FDRE                                         r  decoder/char_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE                         0.000     0.000 r  decoder/FSM_onehot_current_state_reg[0]/C
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.063     0.204    decoder/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.249 r  decoder/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.249    decoder/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  decoder/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE                         0.000     0.000 r  decoder/high_counter_reg[28]/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[28]/Q
                         net (fo=2, routed)           0.119     0.260    decoder/high_counter_reg[28]
    SLICE_X56Y25         FDRE                                         r  decoder/prev_high_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 center_button/timeout_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            center_button/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.874%)  route 0.076ns (29.126%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  center_button/timeout_counter_reg[4]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  center_button/timeout_counter_reg[4]/Q
                         net (fo=4, routed)           0.076     0.217    center_button/timeout_counter_reg[4]
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  center_button/timeout_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.262    center_button/plusOp[5]
    SLICE_X60Y35         FDRE                                         r  center_button/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE                         0.000     0.000 r  decoder/high_counter_reg[23]/C
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[23]/Q
                         net (fo=2, routed)           0.122     0.263    decoder/high_counter_reg[23]
    SLICE_X56Y22         FDRE                                         r  decoder/prev_high_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE                         0.000     0.000 r  decoder/high_counter_reg[22]/C
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[22]/Q
                         net (fo=2, routed)           0.122     0.263    decoder/high_counter_reg[22]
    SLICE_X56Y22         FDRE                                         r  decoder/prev_high_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE                         0.000     0.000 r  decoder/high_counter_reg[4]/C
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[4]/Q
                         net (fo=2, routed)           0.124     0.265    decoder/high_counter_reg[4]
    SLICE_X56Y20         FDRE                                         r  decoder/prev_high_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE                         0.000     0.000 r  decoder/high_counter_reg[5]/C
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    decoder/high_counter_reg[5]
    SLICE_X56Y20         FDRE                                         r  decoder/prev_high_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE                         0.000     0.000 r  decoder/high_counter_reg[7]/C
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[7]/Q
                         net (fo=2, routed)           0.124     0.265    decoder/high_counter_reg[7]
    SLICE_X56Y20         FDRE                                         r  decoder/prev_high_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder/high_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decoder/prev_high_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE                         0.000     0.000 r  decoder/high_counter_reg[9]/C
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/high_counter_reg[9]/Q
                         net (fo=2, routed)           0.126     0.267    decoder/high_counter_reg[9]
    SLICE_X54Y21         FDRE                                         r  decoder/prev_high_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.738ns  (logic 4.908ns (38.534%)  route 7.830ns (61.466%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.673     9.963    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.087 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.238    14.324    vgaGreen_ext_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.855 r  vgaGreen_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.855    vgaGreen_ext[3]
    D17                                                               r  vgaGreen_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.434ns  (logic 4.897ns (39.385%)  route 7.537ns (60.615%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.739    10.028    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124    10.152 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.879    14.032    vgaRed_ext_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.551 r  vgaRed_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.551    vgaRed_ext[1]
    H19                                                               r  vgaRed_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.258ns  (logic 4.907ns (40.032%)  route 7.351ns (59.968%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.673     9.963    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.087 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.759    13.846    vgaGreen_ext_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.375 r  vgaGreen_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.375    vgaGreen_ext[2]
    G17                                                               r  vgaGreen_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 4.902ns (40.182%)  route 7.297ns (59.818%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.667     9.956    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.080 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.712    13.792    vgaRed_ext_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.316 r  vgaRed_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.316    vgaRed_ext[2]
    J19                                                               r  vgaRed_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.161ns  (logic 4.903ns (40.315%)  route 7.258ns (59.685%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.671     9.960    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.669    13.753    vgaBlue_ext_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.278 r  vgaBlue_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.278    vgaBlue_ext[3]
    J18                                                               r  vgaBlue_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 4.883ns (40.348%)  route 7.220ns (59.652%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           1.083     7.082    vga/VGA_proc/VGA/douta[60]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.206 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.795     8.001    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_33_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.125 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.806     8.931    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_16_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.055 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5/O
                         net (fo=5, routed)           0.820     9.875    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_5_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.999 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.715    13.715    vgaGreen_ext_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.220 r  vgaGreen_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.220    vgaGreen_ext[1]
    H17                                                               r  vgaGreen_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.014ns  (logic 4.897ns (40.760%)  route 7.117ns (59.240%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.671     9.960    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.528    13.612    vgaBlue_ext_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.131 r  vgaBlue_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.131    vgaBlue_ext[2]
    K18                                                               r  vgaBlue_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.995ns  (logic 4.880ns (40.688%)  route 7.114ns (59.312%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.596     5.117    vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.999 r  vga/Bit_Map_Proc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     7.294    vga/VGA_proc/VGA/douta[34]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.418 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.794     8.212    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_30_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.336 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.829     9.165    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_12_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.667     9.956    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.080 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.529    13.609    vgaRed_ext_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.112 r  vgaRed_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.112    vgaRed_ext[3]
    N19                                                               r  vgaRed_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.484ns (43.879%)  route 1.898ns (56.121%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.274     1.879    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.201     2.125    vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.170 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.423     3.593    vgaGreen_ext_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.823 r  vgaGreen_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.823    vgaGreen_ext[2]
    G17                                                               r  vgaGreen_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.395ns  (logic 1.527ns (44.962%)  route 1.869ns (55.038%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.270     1.875    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.048     1.923 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.284     2.207    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.111     2.318 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.315     3.633    vgaRed_ext_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.837 r  vgaRed_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.837    vgaRed_ext[3]
    N19                                                               r  vgaRed_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.427ns  (logic 1.474ns (43.009%)  route 1.953ns (56.991%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.408     2.013    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.058 f  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.243     2.301    vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.346 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.303     3.648    vgaBlue_ext_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.868 r  vgaBlue_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.868    vgaBlue_ext[2]
    K18                                                               r  vgaBlue_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.461ns (42.053%)  route 2.013ns (57.947%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  vga/is_question_reg/Q
                         net (fo=6, routed)           0.270     1.875    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.920 f  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.341     2.261    vga/VGA_proc/VGA/vgaGreen_ext_OBUF[1]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.306 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.402     3.708    vgaGreen_ext_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.914 r  vgaGreen_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.914    vgaGreen_ext[1]
    H17                                                               r  vgaGreen_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.492ns  (logic 1.480ns (42.375%)  route 2.012ns (57.625%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.408     2.013    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.058 f  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.243     2.301    vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.346 r  vga/VGA_proc/VGA/vgaBlue_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.362     3.707    vgaBlue_ext_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.933 r  vgaBlue_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.933    vgaBlue_ext[3]
    J18                                                               r  vgaBlue_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.499ns  (logic 1.548ns (44.243%)  route 1.951ns (55.757%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.270     1.875    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.048     1.923 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.284     2.207    vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.111     2.318 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.397     3.715    vgaRed_ext_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.940 r  vgaRed_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.940    vgaRed_ext[2]
    J19                                                               r  vgaRed_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.506ns  (logic 1.550ns (44.221%)  route 1.955ns (55.779%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  vga/is_question_reg/Q
                         net (fo=6, routed)           0.274     1.879    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.048     1.927 f  vga/VGA_proc/VGA/vgaRed_ext_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.235     2.162    vga/VGA_proc/VGA/vgaRed_ext_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.118     2.280 r  vga/VGA_proc/VGA/vgaRed_ext_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.446     3.727    vgaRed_ext_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.947 r  vgaRed_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.947    vgaRed_ext[1]
    H19                                                               r  vgaRed_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/is_question_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.485ns (41.432%)  route 2.100ns (58.569%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/is_question_reg/Q
                         net (fo=6, routed)           0.274     1.879    vga/VGA_proc/VGA/is_q
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.201     2.125    vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.170 r  vga/VGA_proc/VGA/vgaGreen_ext_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.625     3.795    vgaGreen_ext_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.026 r  vgaGreen_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.026    vgaGreen_ext[3]
    D17                                                               r  vgaGreen_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 0.718ns (22.054%)  route 2.538ns (77.946%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.303 r  decoder/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.953     3.256    vga/data_reg_reg[7]_1
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 0.718ns (22.054%)  route 2.538ns (77.946%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.303 r  decoder/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.953     3.256    vga/data_reg_reg[7]_1
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 0.718ns (22.054%)  route 2.538ns (77.946%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.303 r  decoder/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.953     3.256    vga/data_reg_reg[7]_1
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 0.718ns (22.054%)  route 2.538ns (77.946%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.299     2.303 r  decoder/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.953     3.256    vga/data_reg_reg[7]_1
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.744ns (24.961%)  route 2.237ns (75.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.652     2.981    vga/data_reg_reg[7]_0
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.744ns (24.961%)  route 2.237ns (75.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.652     2.981    vga/data_reg_reg[7]_0
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.744ns (24.961%)  route 2.237ns (75.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.652     2.981    vga/data_reg_reg[7]_0
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.744ns (24.961%)  route 2.237ns (75.039%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.652     2.981    vga/data_reg_reg[7]_0
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.440     4.781    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.744ns (25.101%)  route 2.220ns (74.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.635     2.964    vga/data_reg_reg[7]_0
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_button/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.744ns (25.101%)  route 2.220ns (74.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  reset_button/FSM_sequential_current_state_reg[1]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  reset_button/FSM_sequential_current_state_reg[1]/Q
                         net (fo=5, routed)           1.585     2.004    decoder/bottom_button_db
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.325     2.329 r  decoder/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.635     2.964    vga/data_reg_reg[7]_0
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.436     4.777    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder/letter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.755%)  route 0.187ns (53.245%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[1]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  decoder/letter_reg_reg[1]/Q
                         net (fo=2, routed)           0.187     0.351    vga/ascii_letter[1]
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[1]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.604%)  route 0.188ns (53.396%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[2]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  decoder/letter_reg_reg[2]/Q
                         net (fo=2, routed)           0.188     0.352    vga/ascii_letter[2]
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[2]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.298%)  route 0.238ns (61.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[7]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  decoder/letter_reg_reg[7]/Q
                         net (fo=2, routed)           0.238     0.386    vga/ascii_letter[7]
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[7]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.663%)  route 0.245ns (62.337%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[4]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  decoder/letter_reg_reg[4]/Q
                         net (fo=2, routed)           0.245     0.393    vga/ascii_letter[4]
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[4]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.969%)  route 0.236ns (59.031%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[0]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  decoder/letter_reg_reg[0]/Q
                         net (fo=2, routed)           0.236     0.400    vga/ascii_letter[0]
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.955%)  route 0.252ns (63.045%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[6]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  decoder/letter_reg_reg[6]/Q
                         net (fo=2, routed)           0.252     0.400    vga/ascii_letter[6]
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[6]/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.395%)  route 0.323ns (69.605%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[5]/C
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  decoder/letter_reg_reg[5]/Q
                         net (fo=3, routed)           0.323     0.464    vga/ascii_letter[5]
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[5]/C

Slack:                    inf
  Source:                 decoder/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/is_question_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.246ns (41.887%)  route 0.341ns (58.113%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  decoder/FSM_onehot_current_state_reg[12]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  decoder/FSM_onehot_current_state_reg[12]/Q
                         net (fo=5, routed)           0.341     0.489    vga/Q[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I1_O)        0.098     0.587 r  vga/is_question_i_1/O
                         net (fo=1, routed)           0.000     0.587    vga/is_question_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  vga/is_question_reg/C

Slack:                    inf
  Source:                 decoder/letter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.208%)  route 0.439ns (72.792%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE                         0.000     0.000 r  decoder/letter_reg_reg[3]/C
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  decoder/letter_reg_reg[3]/Q
                         net (fo=2, routed)           0.439     0.603    vga/ascii_letter[3]
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    vga/clk_ext_port_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  vga/data_reg_reg[3]/C

Slack:                    inf
  Source:                 decoder/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.246ns (37.056%)  route 0.418ns (62.944%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  decoder/FSM_onehot_current_state_reg[12]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  decoder/FSM_onehot_current_state_reg[12]/Q
                         net (fo=5, routed)           0.181     0.329    decoder/Q[2]
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.098     0.427 r  decoder/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.236     0.664    vga/data_reg_reg[7]_1
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    vga/clk_ext_port_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  vga/data_reg_reg[0]/C





