#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56290e749930 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x56290e775d80_0 .var/i "errores", 31 0;
v0x56290e775e80_0 .var "t_A", 3 0;
v0x56290e775f40_0 .var "t_B", 3 0;
v0x56290e775fe0_0 .var "t_Op", 1 0;
v0x56290e7760a0_0 .net "t_R", 3 0, L_0x56290e77ae10;  1 drivers
v0x56290e776200_0 .net "t_c", 0 0, L_0x56290e778850;  1 drivers
v0x56290e7762a0_0 .var "t_l", 0 0;
v0x56290e776390_0 .net "t_s", 0 0, L_0x56290e77b550;  1 drivers
v0x56290e776430_0 .net "t_z", 0 0, L_0x56290e77b440;  1 drivers
S_0x56290e748820 .scope task, "check" "check" 2 47, 2 47 0, S_0x56290e749930;
 .timescale -9 -11;
v0x56290e738220_0 .var "flag_carry", 0 0;
v0x56290e768e40_0 .var "flag_sign", 0 0;
v0x56290e768f00_0 .var "flag_zero", 0 0;
v0x56290e768fa0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x56290e7762a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x56290e775fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x56290e775fe0_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x56290e775e80_0;
    %load/vec4 v0x56290e775f40_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56290e768fa0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x56290e775e80_0;
    %load/vec4 v0x56290e775f40_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56290e768fa0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x56290e775e80_0;
    %load/vec4 v0x56290e775f40_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56290e768fa0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x56290e775e80_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56290e768fa0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56290e738220_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56290e768e40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56290e775fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x56290e775fe0_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x56290e775e80_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x56290e768fa0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x56290e775f40_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x56290e768fa0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x56290e775e80_0;
    %pad/u 5;
    %load/vec4 v0x56290e775f40_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x56290e768fa0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x56290e775e80_0;
    %pad/u 5;
    %load/vec4 v0x56290e775f40_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x56290e768fa0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x56290e768fa0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x56290e738220_0, 0, 1;
    %load/vec4 v0x56290e768fa0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x56290e768e40_0, 0, 1;
    %load/vec4 v0x56290e768e40_0;
    %load/vec4 v0x56290e776390_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x56290e738220_0;
    %load/vec4 v0x56290e776200_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x56290e775d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56290e775d80_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x56290e7762a0_0, v0x56290e775fe0_0, v0x56290e775e80_0, v0x56290e775f40_0 {0 0 0};
    %load/vec4 v0x56290e768e40_0;
    %load/vec4 v0x56290e776390_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x56290e768e40_0, v0x56290e776390_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x56290e738220_0;
    %load/vec4 v0x56290e776200_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x56290e738220_0, v0x56290e776200_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x56290e768fa0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x56290e768f00_0, 0, 1;
    %load/vec4 v0x56290e768fa0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56290e7760a0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x56290e768f00_0;
    %load/vec4 v0x56290e776430_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x56290e775d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56290e775d80_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x56290e7762a0_0, v0x56290e775fe0_0, v0x56290e775e80_0, v0x56290e775f40_0 {0 0 0};
    %load/vec4 v0x56290e768fa0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56290e7760a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x56290e768fa0_0, 0, 4>, v0x56290e7760a0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x56290e768f00_0;
    %load/vec4 v0x56290e776430_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x56290e768f00_0, v0x56290e776430_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x56290e769080 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x56290e749930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x56290e77b110 .functor OR 1, L_0x56290e77af40, L_0x56290e77b070, C4<0>, C4<0>;
L_0x56290e77b220 .functor OR 1, L_0x56290e77b110, L_0x56290e77b180, C4<0>, C4<0>;
L_0x56290e77b330 .functor OR 1, L_0x56290e77b220, L_0x56290e77b290, C4<0>, C4<0>;
L_0x56290e77b440 .functor NOT 1, L_0x56290e77b330, C4<0>, C4<0>, C4<0>;
L_0x56290e77b830 .functor OR 1, v0x56290e7762a0_0, L_0x56290e77b750, C4<0>, C4<0>;
L_0x56290e77b940 .functor OR 1, v0x56290e7762a0_0, L_0x56290e77b8a0, C4<0>, C4<0>;
L_0x56290e77bb30 .functor OR 1, L_0x56290e77b940, L_0x56290e77ba40, C4<0>, C4<0>;
L_0x56290e77bc40 .functor NOT 1, v0x56290e7762a0_0, C4<0>, C4<0>, C4<0>;
L_0x56290e77bda0 .functor NOT 1, L_0x56290e77bd00, C4<0>, C4<0>, C4<0>;
L_0x56290e77be60 .functor AND 1, L_0x56290e77bc40, L_0x56290e77bda0, C4<1>, C4<1>;
L_0x56290e77bfd0 .functor NOT 1, v0x56290e7762a0_0, C4<0>, C4<0>, C4<0>;
L_0x56290e77c140 .functor AND 1, L_0x56290e77bfd0, L_0x56290e77c040, C4<1>, C4<1>;
L_0x56290e77c220 .functor OR 1, L_0x56290e77be60, L_0x56290e77c140, C4<0>, C4<0>;
L_0x56290e77c5e0 .functor NOT 1, L_0x56290e77c330, C4<0>, C4<0>, C4<0>;
L_0x56290e77c1b0 .functor OR 1, L_0x56290e77c5e0, L_0x56290e77c720, C4<0>, C4<0>;
v0x56290e773a70_0 .net "A", 3 0, v0x56290e775e80_0;  1 drivers
v0x56290e773ba0_0 .net "ALUOp", 1 0, v0x56290e775fe0_0;  1 drivers
v0x56290e773c60_0 .net "B", 3 0, v0x56290e775f40_0;  1 drivers
v0x56290e773d00_0 .net "Cin0", 0 0, L_0x56290e77c1b0;  1 drivers
v0x56290e773df0_0 .net "OP1", 3 0, L_0x56290e7764d0;  1 drivers
v0x56290e773ee0_0 .net "OP2", 3 0, L_0x56290e776890;  1 drivers
v0x56290e773fa0_0 .net "R", 3 0, L_0x56290e77ae10;  alias, 1 drivers
v0x56290e774060_0 .net *"_s10", 0 0, L_0x56290e77b220;  1 drivers
v0x56290e774120_0 .net *"_s13", 0 0, L_0x56290e77b290;  1 drivers
v0x56290e774200_0 .net *"_s14", 0 0, L_0x56290e77b330;  1 drivers
v0x56290e7742e0_0 .net *"_s21", 0 0, L_0x56290e77b750;  1 drivers
v0x56290e7743c0_0 .net *"_s25", 0 0, L_0x56290e77b8a0;  1 drivers
v0x56290e7744a0_0 .net *"_s26", 0 0, L_0x56290e77b940;  1 drivers
v0x56290e774580_0 .net *"_s29", 0 0, L_0x56290e77ba40;  1 drivers
v0x56290e774660_0 .net *"_s3", 0 0, L_0x56290e77af40;  1 drivers
v0x56290e774740_0 .net *"_s32", 0 0, L_0x56290e77bc40;  1 drivers
v0x56290e774820_0 .net *"_s35", 0 0, L_0x56290e77bd00;  1 drivers
v0x56290e774900_0 .net *"_s36", 0 0, L_0x56290e77bda0;  1 drivers
v0x56290e7749e0_0 .net *"_s38", 0 0, L_0x56290e77be60;  1 drivers
v0x56290e774ac0_0 .net *"_s40", 0 0, L_0x56290e77bfd0;  1 drivers
v0x56290e774ba0_0 .net *"_s43", 0 0, L_0x56290e77c040;  1 drivers
v0x56290e774c80_0 .net *"_s44", 0 0, L_0x56290e77c140;  1 drivers
v0x56290e774d60_0 .net *"_s49", 0 0, L_0x56290e77c330;  1 drivers
v0x56290e774e40_0 .net *"_s5", 0 0, L_0x56290e77b070;  1 drivers
v0x56290e774f20_0 .net *"_s50", 0 0, L_0x56290e77c5e0;  1 drivers
v0x56290e775000_0 .net *"_s53", 0 0, L_0x56290e77c720;  1 drivers
v0x56290e7750e0_0 .net *"_s6", 0 0, L_0x56290e77b110;  1 drivers
v0x56290e7751c0_0 .net *"_s9", 0 0, L_0x56290e77b180;  1 drivers
v0x56290e7752a0_0 .net "carry", 0 0, L_0x56290e778850;  alias, 1 drivers
v0x56290e775340_0 .net "cpl", 0 0, L_0x56290e77c220;  1 drivers
v0x56290e7753e0_0 .net "l", 0 0, v0x56290e7762a0_0;  1 drivers
v0x56290e775480_0 .net "mux2_out", 3 0, L_0x56290e776690;  1 drivers
v0x56290e775570_0 .net "op1_A", 0 0, L_0x56290e77b830;  1 drivers
v0x56290e775820_0 .net "op2_B", 0 0, L_0x56290e77bb30;  1 drivers
v0x56290e7758f0_0 .net "sign", 0 0, L_0x56290e77b550;  alias, 1 drivers
v0x56290e775990_0 .net "sum4_out", 3 0, L_0x56290e778f50;  1 drivers
RS_0x7fb9d89724f8 .resolv tri, L_0x56290e7797a0, L_0x56290e779d60, L_0x56290e77a430, L_0x56290e77aad0;
v0x56290e775a80_0 .net8 "ul4_out", 3 0, RS_0x7fb9d89724f8;  4 drivers
v0x56290e775b70_0 .net "zero", 0 0, L_0x56290e77b440;  alias, 1 drivers
L_0x56290e77af40 .part L_0x56290e77ae10, 0, 1;
L_0x56290e77b070 .part L_0x56290e77ae10, 1, 1;
L_0x56290e77b180 .part L_0x56290e77ae10, 2, 1;
L_0x56290e77b290 .part L_0x56290e77ae10, 3, 1;
L_0x56290e77b550 .part L_0x56290e77ae10, 3, 1;
L_0x56290e77b750 .part v0x56290e775fe0_0, 1, 1;
L_0x56290e77b8a0 .part v0x56290e775fe0_0, 1, 1;
L_0x56290e77ba40 .part v0x56290e775fe0_0, 0, 1;
L_0x56290e77bd00 .part v0x56290e775fe0_0, 1, 1;
L_0x56290e77c040 .part v0x56290e775fe0_0, 0, 1;
L_0x56290e77c330 .part v0x56290e775fe0_0, 1, 1;
L_0x56290e77c720 .part v0x56290e775fe0_0, 0, 1;
S_0x56290e769390 .scope module, "compl1_1" "compl1" 3 8, 4 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x56290e776770 .functor NOT 4, L_0x56290e776690, C4<0000>, C4<0000>, C4<0000>;
v0x56290e7695d0_0 .net "Inp", 3 0, L_0x56290e776690;  alias, 1 drivers
v0x56290e7696d0_0 .net "Out", 3 0, L_0x56290e776890;  alias, 1 drivers
v0x56290e7697b0_0 .net *"_s0", 3 0, L_0x56290e776770;  1 drivers
v0x56290e769870_0 .net "cpl", 0 0, L_0x56290e77c220;  alias, 1 drivers
L_0x56290e776890 .functor MUXZ 4, L_0x56290e776690, L_0x56290e776770, L_0x56290e77c220, C4<>;
S_0x56290e7699b0 .scope module, "mux2_4_1" "mux2_4" 3 6, 5 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7fb9d891b018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56290e769b80_0 .net "A", 3 0, L_0x7fb9d891b018;  1 drivers
v0x56290e769c60_0 .net "B", 3 0, v0x56290e775e80_0;  alias, 1 drivers
v0x56290e769d40_0 .net "Out", 3 0, L_0x56290e7764d0;  alias, 1 drivers
v0x56290e769e00_0 .net "s", 0 0, L_0x56290e77b830;  alias, 1 drivers
L_0x56290e7764d0 .functor MUXZ 4, L_0x7fb9d891b018, v0x56290e775e80_0, L_0x56290e77b830, C4<>;
S_0x56290e769f40 .scope module, "mux2_4_2" "mux2_4" 3 7, 5 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x56290e76a140_0 .net "A", 3 0, v0x56290e775e80_0;  alias, 1 drivers
v0x56290e76a230_0 .net "B", 3 0, v0x56290e775f40_0;  alias, 1 drivers
v0x56290e76a2f0_0 .net "Out", 3 0, L_0x56290e776690;  alias, 1 drivers
v0x56290e76a3f0_0 .net "s", 0 0, L_0x56290e77bb30;  alias, 1 drivers
L_0x56290e776690 .functor MUXZ 4, v0x56290e775e80_0, v0x56290e775f40_0, L_0x56290e77bb30, C4<>;
S_0x56290e76a540 .scope module, "mux2_4_3" "mux2_4" 3 11, 5 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x56290e76a780_0 .net "A", 3 0, L_0x56290e778f50;  alias, 1 drivers
v0x56290e76a880_0 .net8 "B", 3 0, RS_0x7fb9d89724f8;  alias, 4 drivers
v0x56290e76a960_0 .net "Out", 3 0, L_0x56290e77ae10;  alias, 1 drivers
v0x56290e76aa50_0 .net "s", 0 0, v0x56290e7762a0_0;  alias, 1 drivers
L_0x56290e77ae10 .functor MUXZ 4, L_0x56290e778f50, RS_0x7fb9d89724f8, v0x56290e7762a0_0, C4<>;
S_0x56290e76abc0 .scope module, "sum4_1" "sum4" 3 9, 6 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x56290e76e650_0 .net "A", 3 0, L_0x56290e7764d0;  alias, 1 drivers
v0x56290e76e730_0 .net "B", 3 0, L_0x56290e776890;  alias, 1 drivers
v0x56290e76e800_0 .net "S", 3 0, L_0x56290e778f50;  alias, 1 drivers
v0x56290e76e900_0 .net "c_in", 0 0, L_0x56290e77c1b0;  alias, 1 drivers
v0x56290e76e9d0_0 .net "c_out", 0 0, L_0x56290e778850;  alias, 1 drivers
v0x56290e76ea70_0 .net "carry1", 0 0, L_0x56290e776aa0;  1 drivers
v0x56290e76eb60_0 .net "carry2", 0 0, L_0x56290e777470;  1 drivers
v0x56290e76ec50_0 .net "carry3", 0 0, L_0x56290e777e60;  1 drivers
L_0x56290e7771f0 .part L_0x56290e7764d0, 0, 1;
L_0x56290e7772e0 .part L_0x56290e776890, 0, 1;
L_0x56290e777bb0 .part L_0x56290e7764d0, 1, 1;
L_0x56290e777ca0 .part L_0x56290e776890, 1, 1;
L_0x56290e778590 .part L_0x56290e7764d0, 2, 1;
L_0x56290e778680 .part L_0x56290e776890, 2, 1;
L_0x56290e778f50 .concat8 [ 1 1 1 1], L_0x56290e776a00, L_0x56290e7773d0, L_0x56290e777dc0, L_0x56290e7787b0;
L_0x56290e779130 .part L_0x56290e7764d0, 3, 1;
L_0x56290e779270 .part L_0x56290e776890, 3, 1;
S_0x56290e76ade0 .scope module, "fa_0" "fa" 6 5, 7 1 0, S_0x56290e76abc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fb9d891b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76afd0_0 .net *"_s10", 0 0, L_0x7fb9d891b0a8;  1 drivers
v0x56290e76b0d0_0 .net *"_s11", 1 0, L_0x56290e776da0;  1 drivers
v0x56290e76b1b0_0 .net *"_s13", 1 0, L_0x56290e776f80;  1 drivers
L_0x7fb9d891b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76b2a0_0 .net *"_s16", 0 0, L_0x7fb9d891b0f0;  1 drivers
v0x56290e76b380_0 .net *"_s17", 1 0, L_0x56290e7770b0;  1 drivers
v0x56290e76b4b0_0 .net *"_s3", 1 0, L_0x56290e776b90;  1 drivers
L_0x7fb9d891b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76b590_0 .net *"_s6", 0 0, L_0x7fb9d891b060;  1 drivers
v0x56290e76b670_0 .net *"_s7", 1 0, L_0x56290e776c80;  1 drivers
v0x56290e76b750_0 .net "a", 0 0, L_0x56290e7771f0;  1 drivers
v0x56290e76b810_0 .net "b", 0 0, L_0x56290e7772e0;  1 drivers
v0x56290e76b8d0_0 .net "c_in", 0 0, L_0x56290e77c1b0;  alias, 1 drivers
v0x56290e76b990_0 .net "c_out", 0 0, L_0x56290e776a00;  1 drivers
v0x56290e76ba50_0 .net "sum", 0 0, L_0x56290e776aa0;  alias, 1 drivers
L_0x56290e776a00 .part L_0x56290e7770b0, 1, 1;
L_0x56290e776aa0 .part L_0x56290e7770b0, 0, 1;
L_0x56290e776b90 .concat [ 1 1 0 0], L_0x56290e7771f0, L_0x7fb9d891b060;
L_0x56290e776c80 .concat [ 1 1 0 0], L_0x56290e7772e0, L_0x7fb9d891b0a8;
L_0x56290e776da0 .arith/sum 2, L_0x56290e776b90, L_0x56290e776c80;
L_0x56290e776f80 .concat [ 1 1 0 0], L_0x56290e77c1b0, L_0x7fb9d891b0f0;
L_0x56290e7770b0 .arith/sum 2, L_0x56290e776da0, L_0x56290e776f80;
S_0x56290e76bbb0 .scope module, "fa_1" "fa" 6 6, 7 1 0, S_0x56290e76abc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fb9d891b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76bdd0_0 .net *"_s10", 0 0, L_0x7fb9d891b180;  1 drivers
v0x56290e76beb0_0 .net *"_s11", 1 0, L_0x56290e7777c0;  1 drivers
v0x56290e76bf90_0 .net *"_s13", 1 0, L_0x56290e777900;  1 drivers
L_0x7fb9d891b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76c080_0 .net *"_s16", 0 0, L_0x7fb9d891b1c8;  1 drivers
v0x56290e76c160_0 .net *"_s17", 1 0, L_0x56290e777a70;  1 drivers
v0x56290e76c290_0 .net *"_s3", 1 0, L_0x56290e777560;  1 drivers
L_0x7fb9d891b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76c370_0 .net *"_s6", 0 0, L_0x7fb9d891b138;  1 drivers
v0x56290e76c450_0 .net *"_s7", 1 0, L_0x56290e7776a0;  1 drivers
v0x56290e76c530_0 .net "a", 0 0, L_0x56290e777bb0;  1 drivers
v0x56290e76c5f0_0 .net "b", 0 0, L_0x56290e777ca0;  1 drivers
v0x56290e76c6b0_0 .net "c_in", 0 0, L_0x56290e776aa0;  alias, 1 drivers
v0x56290e76c750_0 .net "c_out", 0 0, L_0x56290e7773d0;  1 drivers
v0x56290e76c7f0_0 .net "sum", 0 0, L_0x56290e777470;  alias, 1 drivers
L_0x56290e7773d0 .part L_0x56290e777a70, 1, 1;
L_0x56290e777470 .part L_0x56290e777a70, 0, 1;
L_0x56290e777560 .concat [ 1 1 0 0], L_0x56290e777bb0, L_0x7fb9d891b138;
L_0x56290e7776a0 .concat [ 1 1 0 0], L_0x56290e777ca0, L_0x7fb9d891b180;
L_0x56290e7777c0 .arith/sum 2, L_0x56290e777560, L_0x56290e7776a0;
L_0x56290e777900 .concat [ 1 1 0 0], L_0x56290e776aa0, L_0x7fb9d891b1c8;
L_0x56290e777a70 .arith/sum 2, L_0x56290e7777c0, L_0x56290e777900;
S_0x56290e76c980 .scope module, "fa_2" "fa" 6 7, 7 1 0, S_0x56290e76abc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fb9d891b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76cbb0_0 .net *"_s10", 0 0, L_0x7fb9d891b258;  1 drivers
v0x56290e76cc90_0 .net *"_s11", 1 0, L_0x56290e7781f0;  1 drivers
v0x56290e76cd70_0 .net *"_s13", 1 0, L_0x56290e7782e0;  1 drivers
L_0x7fb9d891b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76ce60_0 .net *"_s16", 0 0, L_0x7fb9d891b2a0;  1 drivers
v0x56290e76cf40_0 .net *"_s17", 1 0, L_0x56290e778450;  1 drivers
v0x56290e76d070_0 .net *"_s3", 1 0, L_0x56290e777f50;  1 drivers
L_0x7fb9d891b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76d150_0 .net *"_s6", 0 0, L_0x7fb9d891b210;  1 drivers
v0x56290e76d230_0 .net *"_s7", 1 0, L_0x56290e778040;  1 drivers
v0x56290e76d310_0 .net "a", 0 0, L_0x56290e778590;  1 drivers
v0x56290e76d460_0 .net "b", 0 0, L_0x56290e778680;  1 drivers
v0x56290e76d520_0 .net "c_in", 0 0, L_0x56290e777470;  alias, 1 drivers
v0x56290e76d5c0_0 .net "c_out", 0 0, L_0x56290e777dc0;  1 drivers
v0x56290e76d660_0 .net "sum", 0 0, L_0x56290e777e60;  alias, 1 drivers
L_0x56290e777dc0 .part L_0x56290e778450, 1, 1;
L_0x56290e777e60 .part L_0x56290e778450, 0, 1;
L_0x56290e777f50 .concat [ 1 1 0 0], L_0x56290e778590, L_0x7fb9d891b210;
L_0x56290e778040 .concat [ 1 1 0 0], L_0x56290e778680, L_0x7fb9d891b258;
L_0x56290e7781f0 .arith/sum 2, L_0x56290e777f50, L_0x56290e778040;
L_0x56290e7782e0 .concat [ 1 1 0 0], L_0x56290e777470, L_0x7fb9d891b2a0;
L_0x56290e778450 .arith/sum 2, L_0x56290e7781f0, L_0x56290e7782e0;
S_0x56290e76d7f0 .scope module, "fa_3" "fa" 6 8, 7 1 0, S_0x56290e76abc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fb9d891b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76d9f0_0 .net *"_s10", 0 0, L_0x7fb9d891b330;  1 drivers
v0x56290e76daf0_0 .net *"_s11", 1 0, L_0x56290e778b60;  1 drivers
v0x56290e76dbd0_0 .net *"_s13", 1 0, L_0x56290e778ca0;  1 drivers
L_0x7fb9d891b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76dcc0_0 .net *"_s16", 0 0, L_0x7fb9d891b378;  1 drivers
v0x56290e76dda0_0 .net *"_s17", 1 0, L_0x56290e778e10;  1 drivers
v0x56290e76ded0_0 .net *"_s3", 1 0, L_0x56290e778980;  1 drivers
L_0x7fb9d891b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56290e76dfb0_0 .net *"_s6", 0 0, L_0x7fb9d891b2e8;  1 drivers
v0x56290e76e090_0 .net *"_s7", 1 0, L_0x56290e778a70;  1 drivers
v0x56290e76e170_0 .net "a", 0 0, L_0x56290e779130;  1 drivers
v0x56290e76e2c0_0 .net "b", 0 0, L_0x56290e779270;  1 drivers
v0x56290e76e380_0 .net "c_in", 0 0, L_0x56290e777e60;  alias, 1 drivers
v0x56290e76e420_0 .net "c_out", 0 0, L_0x56290e7787b0;  1 drivers
v0x56290e76e4c0_0 .net "sum", 0 0, L_0x56290e778850;  alias, 1 drivers
L_0x56290e7787b0 .part L_0x56290e778e10, 1, 1;
L_0x56290e778850 .part L_0x56290e778e10, 0, 1;
L_0x56290e778980 .concat [ 1 1 0 0], L_0x56290e779130, L_0x7fb9d891b2e8;
L_0x56290e778a70 .concat [ 1 1 0 0], L_0x56290e779270, L_0x7fb9d891b330;
L_0x56290e778b60 .arith/sum 2, L_0x56290e778980, L_0x56290e778a70;
L_0x56290e778ca0 .concat [ 1 1 0 0], L_0x56290e777e60, L_0x7fb9d891b378;
L_0x56290e778e10 .arith/sum 2, L_0x56290e778b60, L_0x56290e778ca0;
S_0x56290e76ed60 .scope module, "ul4_1" "ul4" 3 10, 8 1 0, S_0x56290e769080;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x56290e773690_0 .net "A", 3 0, L_0x56290e7764d0;  alias, 1 drivers
v0x56290e7737a0_0 .net "B", 3 0, L_0x56290e776890;  alias, 1 drivers
v0x56290e7738b0_0 .net8 "Out", 3 0, RS_0x7fb9d89724f8;  alias, 4 drivers
v0x56290e773950_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
L_0x56290e7797a0 .part/pv v0x56290e76f910_0, 0, 1, 4;
L_0x56290e779840 .part L_0x56290e7764d0, 0, 1;
L_0x56290e7798e0 .part L_0x56290e776890, 0, 1;
L_0x56290e779d60 .part/pv v0x56290e770aa0_0, 1, 1, 4;
L_0x56290e779e90 .part L_0x56290e7764d0, 1, 1;
L_0x56290e779f30 .part L_0x56290e776890, 1, 1;
L_0x56290e77a430 .part/pv v0x56290e771c50_0, 3, 1, 4;
L_0x56290e77a4d0 .part L_0x56290e7764d0, 2, 1;
L_0x56290e77a5c0 .part L_0x56290e776890, 2, 1;
L_0x56290e77aad0 .part/pv v0x56290e772e30_0, 3, 1, 4;
L_0x56290e77abd0 .part L_0x56290e7764d0, 3, 1;
L_0x56290e77ac70 .part L_0x56290e776890, 3, 1;
S_0x56290e76efa0 .scope module, "cl_0" "cl" 8 3, 9 1 0, S_0x56290e76ed60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x56290e776e40 .functor AND 1, L_0x56290e779840, L_0x56290e7798e0, C4<1>, C4<1>;
L_0x56290e7794c0 .functor OR 1, L_0x56290e779840, L_0x56290e7798e0, C4<0>, C4<0>;
L_0x56290e779620 .functor XOR 1, L_0x56290e779840, L_0x56290e7798e0, C4<0>, C4<0>;
L_0x56290e7796e0 .functor NOT 1, L_0x56290e779840, C4<0>, C4<0>, C4<0>;
v0x56290e76fa90_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e76fb70_0 .net "a", 0 0, L_0x56290e779840;  1 drivers
v0x56290e76fc10_0 .net "and_out", 0 0, L_0x56290e776e40;  1 drivers
v0x56290e76fd10_0 .net "b", 0 0, L_0x56290e7798e0;  1 drivers
v0x56290e76fdb0_0 .net "not_out", 0 0, L_0x56290e7796e0;  1 drivers
v0x56290e76fea0_0 .net "or_out", 0 0, L_0x56290e7794c0;  1 drivers
v0x56290e76ff70_0 .net "out", 0 0, v0x56290e76f910_0;  1 drivers
v0x56290e770040_0 .net "xor_out", 0 0, L_0x56290e779620;  1 drivers
S_0x56290e76f200 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x56290e76efa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x56290e76f4e0_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e76f5e0_0 .net "a", 0 0, L_0x56290e779620;  alias, 1 drivers
v0x56290e76f6a0_0 .net "b", 0 0, L_0x56290e776e40;  alias, 1 drivers
v0x56290e76f740_0 .net "c", 0 0, L_0x56290e7794c0;  alias, 1 drivers
v0x56290e76f800_0 .net "d", 0 0, L_0x56290e7796e0;  alias, 1 drivers
v0x56290e76f910_0 .var "out", 0 0;
E_0x56290e6f5ca0/0 .event edge, v0x56290e76f4e0_0, v0x56290e76f800_0, v0x56290e76f740_0, v0x56290e76f6a0_0;
E_0x56290e6f5ca0/1 .event edge, v0x56290e76f5e0_0;
E_0x56290e6f5ca0 .event/or E_0x56290e6f5ca0/0, E_0x56290e6f5ca0/1;
S_0x56290e770140 .scope module, "cl_1" "cl" 8 4, 9 1 0, S_0x56290e76ed60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x56290e779980 .functor AND 1, L_0x56290e779e90, L_0x56290e779f30, C4<1>, C4<1>;
L_0x56290e7799f0 .functor OR 1, L_0x56290e779e90, L_0x56290e779f30, C4<0>, C4<0>;
L_0x56290e779b50 .functor XOR 1, L_0x56290e779e90, L_0x56290e779f30, C4<0>, C4<0>;
L_0x56290e779c10 .functor NOT 1, L_0x56290e779e90, C4<0>, C4<0>, C4<0>;
v0x56290e770c20_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e770d00_0 .net "a", 0 0, L_0x56290e779e90;  1 drivers
v0x56290e770dc0_0 .net "and_out", 0 0, L_0x56290e779980;  1 drivers
v0x56290e770e90_0 .net "b", 0 0, L_0x56290e779f30;  1 drivers
v0x56290e770f30_0 .net "not_out", 0 0, L_0x56290e779c10;  1 drivers
v0x56290e771020_0 .net "or_out", 0 0, L_0x56290e7799f0;  1 drivers
v0x56290e7710f0_0 .net "out", 0 0, v0x56290e770aa0_0;  1 drivers
v0x56290e7711c0_0 .net "xor_out", 0 0, L_0x56290e779b50;  1 drivers
S_0x56290e770380 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x56290e770140;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x56290e770640_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e770770_0 .net "a", 0 0, L_0x56290e779b50;  alias, 1 drivers
v0x56290e770830_0 .net "b", 0 0, L_0x56290e779980;  alias, 1 drivers
v0x56290e7708d0_0 .net "c", 0 0, L_0x56290e7799f0;  alias, 1 drivers
v0x56290e770990_0 .net "d", 0 0, L_0x56290e779c10;  alias, 1 drivers
v0x56290e770aa0_0 .var "out", 0 0;
E_0x56290e6bfcf0/0 .event edge, v0x56290e76f4e0_0, v0x56290e770990_0, v0x56290e7708d0_0, v0x56290e770830_0;
E_0x56290e6bfcf0/1 .event edge, v0x56290e770770_0;
E_0x56290e6bfcf0 .event/or E_0x56290e6bfcf0/0, E_0x56290e6bfcf0/1;
S_0x56290e7712c0 .scope module, "cl_2" "cl" 8 5, 9 1 0, S_0x56290e76ed60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x56290e77a0a0 .functor AND 1, L_0x56290e77a4d0, L_0x56290e77a5c0, C4<1>, C4<1>;
L_0x56290e77a110 .functor OR 1, L_0x56290e77a4d0, L_0x56290e77a5c0, C4<0>, C4<0>;
L_0x56290e77a220 .functor XOR 1, L_0x56290e77a4d0, L_0x56290e77a5c0, C4<0>, C4<0>;
L_0x56290e77a2e0 .functor NOT 1, L_0x56290e77a4d0, C4<0>, C4<0>, C4<0>;
v0x56290e771e10_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e771ef0_0 .net "a", 0 0, L_0x56290e77a4d0;  1 drivers
v0x56290e771fb0_0 .net "and_out", 0 0, L_0x56290e77a0a0;  1 drivers
v0x56290e772080_0 .net "b", 0 0, L_0x56290e77a5c0;  1 drivers
v0x56290e772120_0 .net "not_out", 0 0, L_0x56290e77a2e0;  1 drivers
v0x56290e772210_0 .net "or_out", 0 0, L_0x56290e77a110;  1 drivers
v0x56290e7722e0_0 .net "out", 0 0, v0x56290e771c50_0;  1 drivers
v0x56290e7723b0_0 .net "xor_out", 0 0, L_0x56290e77a220;  1 drivers
S_0x56290e771530 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x56290e7712c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x56290e7717d0_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e771940_0 .net "a", 0 0, L_0x56290e77a220;  alias, 1 drivers
v0x56290e771a00_0 .net "b", 0 0, L_0x56290e77a0a0;  alias, 1 drivers
v0x56290e771ad0_0 .net "c", 0 0, L_0x56290e77a110;  alias, 1 drivers
v0x56290e771b90_0 .net "d", 0 0, L_0x56290e77a2e0;  alias, 1 drivers
v0x56290e771c50_0 .var "out", 0 0;
E_0x56290e74cce0/0 .event edge, v0x56290e76f4e0_0, v0x56290e771b90_0, v0x56290e771ad0_0, v0x56290e771a00_0;
E_0x56290e74cce0/1 .event edge, v0x56290e771940_0;
E_0x56290e74cce0 .event/or E_0x56290e74cce0/0, E_0x56290e74cce0/1;
S_0x56290e7724b0 .scope module, "cl_3" "cl" 8 6, 9 1 0, S_0x56290e76ed60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x56290e77a6f0 .functor AND 1, L_0x56290e77abd0, L_0x56290e77ac70, C4<1>, C4<1>;
L_0x56290e77a760 .functor OR 1, L_0x56290e77abd0, L_0x56290e77ac70, C4<0>, C4<0>;
L_0x56290e77a8c0 .functor XOR 1, L_0x56290e77abd0, L_0x56290e77ac70, C4<0>, C4<0>;
L_0x56290e77a980 .functor NOT 1, L_0x56290e77abd0, C4<0>, C4<0>, C4<0>;
v0x56290e772ff0_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e7730d0_0 .net "a", 0 0, L_0x56290e77abd0;  1 drivers
v0x56290e773190_0 .net "and_out", 0 0, L_0x56290e77a6f0;  1 drivers
v0x56290e773260_0 .net "b", 0 0, L_0x56290e77ac70;  1 drivers
v0x56290e773300_0 .net "not_out", 0 0, L_0x56290e77a980;  1 drivers
v0x56290e7733f0_0 .net "or_out", 0 0, L_0x56290e77a760;  1 drivers
v0x56290e7734c0_0 .net "out", 0 0, v0x56290e772e30_0;  1 drivers
v0x56290e773590_0 .net "xor_out", 0 0, L_0x56290e77a8c0;  1 drivers
S_0x56290e7726f0 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x56290e7724b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x56290e7729f0_0 .net "S", 1 0, v0x56290e775fe0_0;  alias, 1 drivers
v0x56290e772ad0_0 .net "a", 0 0, L_0x56290e77a8c0;  alias, 1 drivers
v0x56290e772b90_0 .net "b", 0 0, L_0x56290e77a6f0;  alias, 1 drivers
v0x56290e772c60_0 .net "c", 0 0, L_0x56290e77a760;  alias, 1 drivers
v0x56290e772d20_0 .net "d", 0 0, L_0x56290e77a980;  alias, 1 drivers
v0x56290e772e30_0 .var "out", 0 0;
E_0x56290e772960/0 .event edge, v0x56290e76f4e0_0, v0x56290e772d20_0, v0x56290e772c60_0, v0x56290e772b90_0;
E_0x56290e772960/1 .event edge, v0x56290e772ad0_0;
E_0x56290e772960 .event/or E_0x56290e772960/0, E_0x56290e772960/1;
    .scope S_0x56290e76f200;
T_1 ;
    %wait E_0x56290e6f5ca0;
    %load/vec4 v0x56290e76f4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x56290e76f5e0_0;
    %store/vec4 v0x56290e76f910_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x56290e76f6a0_0;
    %store/vec4 v0x56290e76f910_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x56290e76f740_0;
    %store/vec4 v0x56290e76f910_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x56290e76f800_0;
    %store/vec4 v0x56290e76f910_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56290e770380;
T_2 ;
    %wait E_0x56290e6bfcf0;
    %load/vec4 v0x56290e770640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x56290e770770_0;
    %store/vec4 v0x56290e770aa0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x56290e770830_0;
    %store/vec4 v0x56290e770aa0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x56290e7708d0_0;
    %store/vec4 v0x56290e770aa0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x56290e770990_0;
    %store/vec4 v0x56290e770aa0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56290e771530;
T_3 ;
    %wait E_0x56290e74cce0;
    %load/vec4 v0x56290e7717d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x56290e771940_0;
    %store/vec4 v0x56290e771c50_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x56290e771a00_0;
    %store/vec4 v0x56290e771c50_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x56290e771ad0_0;
    %store/vec4 v0x56290e771c50_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x56290e771b90_0;
    %store/vec4 v0x56290e771c50_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56290e7726f0;
T_4 ;
    %wait E_0x56290e772960;
    %load/vec4 v0x56290e7729f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x56290e772ad0_0;
    %store/vec4 v0x56290e772e30_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x56290e772b90_0;
    %store/vec4 v0x56290e772e30_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x56290e772c60_0;
    %store/vec4 v0x56290e772e30_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x56290e772d20_0;
    %store/vec4 v0x56290e772e30_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56290e749930;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x56290e775e80_0, v0x56290e775f40_0, v0x56290e7762a0_0, v0x56290e775fe0_0, v0x56290e7760a0_0, v0x56290e776430_0, v0x56290e776200_0, v0x56290e776390_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56290e775d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56290e7762a0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56290e775fe0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56290e775e80_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56290e775f40_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x56290e748820;
    %join;
    %load/vec4 v0x56290e775f40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56290e775f40_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x56290e775e80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56290e775e80_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x56290e775fe0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x56290e775fe0_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x56290e7762a0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x56290e7762a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x56290e775d80_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
