P_astro_upsize_script%-fix_ratio -out -vio_report%# Create a TDB clocks file based on Synopsys clocks reports
P_back2back%-out%# Outputs a back2back sequential cell report for the design
P_cell_usage%-out%# Outputs a cell_usage report for the design
P_connect_net_to_pin_of_cell%-net -pin%# Connect net in a design to the pin of a cell
P_continue%-scr -snapshot%# Continues the calling script/proc after P_interrupt or takes a snapshot of current script/procedure
P_create_unique_object_name%-basename -max_integer -no_warning -object -start_integer%# Returns a unique net/port/cell name with given basename and integer as '$basename$integer'.  Returns an empty string if reaches '-max_integer' limit
P_elapsed_time%-end -mesg -quiet -start -timestamp%# Echos elapsed time between tasks
P_find_file_ext%-ext -only -tag%# Looks for the given file with specified extensions (default: .stcl)
P_find_proc%-only -tag%# Looks for the given procedure/command
P_get_best_driver%-load -ref -ref_pin%# Returns best possible driver in same ref family for a given load
P_get_scon_from_rtl%-latest -rtlm -rtlp -sdm%# Copy SCON files from RTL
P_hookup_port%-no_hier -pin -port%# Hooks up a port to a pin of the cell
P_interrupt%-scr%# Interrupts the MAIN
P_proj_analyze%-base -design -hier -inc -pkg -prm -src -type%# Procedure to analyze vhdl/verilog/mcl/bc
P_proj_change_names%-nohier -rule -verbose%# Changes names in a design hierarchically
P_rename_soft_macro%-prefix%# Renames the soft macro design name
P_rpt_unmapped%-output%# Creates a report that has unmapped cells in the design
P_set_fix_multiple_port_nets%-nohier%# Puts the 'set_fix_multiple_port_nets' attribute on designs hierarchically
P_set_mcp%-edge -fall_from -fall_through -fall_to -from -reference -rise_from -rise_through -rise_to -through -to -type%# Wrapper around Muticycle Path Cmd
P_source_proj_setup%-before -force%# Sources the project setup for the Synopsys tool user is working on
P_split%-char -count -l2r -str%# Splits a string on any character at a specific occurance of that characher
P_store_syn_vars%-group -proc%# Stores the Synopsys variable in the given group
P_swap_srflop%-lib -log -srflop_list%# Swap a State Retentive flop with Non State Retentive flop
P_timestamp%-prefix -quiet%# Echos a timestamp and stores in it array G_TIMESTAMP_HISTORY
add_attachment%-file_name -object%# Attaches a file as user attachment to a lib or design.
add_buffer%-inverter_pair -lib_cell -new_cell_names -new_net_names -no_of_cells%# Add buffer cell or inverter-pair
add_buffer_on_route%-allow_insertion_over_cell -allow_physical_feedthrough_buffer -bus_cell_prefix -cell_prefix -detect_layer -dont_allow_insertion_over_cell -first_distance -first_distance_length_ratio -lib_cell -location -max_distance_for_incomplete_route -max_distance_route_to_gas_station -max_distance_to_route -max_distance_to_spare_cell -net_prefix -not_spare_cell_aware -on_top_hierarchy -only_global_routed_nets -punch_port -repeater_distance -repeater_distance_length_ratio -respect_blockages -respect_gas_station -respect_voltage_areas -scaled_by_layer -scaled_by_width -snap_to_sites -user_specified_buffers -user_specified_bus_buffers -verbose -voltage_area_specific_lib_cells%# Adds buffers along the route of the specified nets
add_eco_repeater%-cell_name -input_net_name -lib_cell -load -output_net_name%# Add repeater
add_feedthrough_buffers%-buffer_side -logical -nets -type -user_buffer -verbose%# Buffer all feedthroughs
add_pins_to_virtual_connection%-object -pins%# Add pins to the virtual connection
add_port_protection_diodes%-diode_lib_cell -ignore_dont_touch -port -prefix%# Add diodes around the specified ports for the protection
add_port_state%-state%# add_port_state
add_pst_state%-pst -state%# add_pst_state
add_redundant_vias%-effort -list_only -nets -timing_preserve_hold_slack_threshold -timing_preserve_nets -timing_preserve_setup_slack_threshold%# Perform redundant via insertion
add_shield_association%-nets -objects%# Associate shielding shapes and vias to shielded nets
add_spare_cells%-boundary -cell_name -density_aware_ratio -hier_cell -ignore_blockage_types -input_pin_connect_type -lib_cell -num_cells -num_instances -voltage_areas%# Adds spare cells to the design
add_tie_cells%-objects -tie_high_lib_cells -tie_low_lib_cells%# Add tie cells to drive constant pins
add_to_bundle%-before_object -bundle -prepend%# Add a object to the given bundle
add_to_collection%-unique%# Add object(s) to a collection. Result is new collection
add_to_io_guide%-before%# Add pads to an io_guide in the current design
add_to_multisource_clock_sink_group%-name -sinks%# Adds clock sinks to an existing group of sinks used by tap assignment
add_to_rp_group%-allow_overlap -blockage -cells -column -free_placement -height -num_columns -num_rows -orientation -override_alignment -pin_name -row -rp_group -width%# add cell/blockage/rp_group to relative placement group
add_via_mapping%-force -from -from_icc_file -to -transform -weight%# Add via mapping
align_objects%-anchor -anchor_side -group -margin -offset -parent -side -to -to_box%# Align specified objects
align_pins%-change_layer_height -change_layer_width%# Align specified pins
all_clocks%-design -mode%# Create a collection of all clocks in a mode
all_connected%-leaf -physical_context%# Create a collection of objects connected to another
all_corners%-design%# Create a collection of all corners in a design
all_exceptions%-design -mode%# Create a collection of exceptions in a mode
all_fanin%-flat -levels -only_cells -pin_levels -startpoints_only -step_into_hierarchy -to -trace_arcs%# Create a collection of pins/ports or cells in the fanin of specified sinks
all_fanout%-clock_tree -endpoints_only -flat -from -levels -only_cells -pin_levels -step_into_hierarchy -trace_arcs%# Create a collection of pins/ports or cells in the fanout of specified sources
all_high_transitive_fanout%-nets -threshold -through_buf_inv%# Returns all high fanout objects
all_inputs%-clock -edge_triggered -level_sensitive%# Create a collection of all input ports in design
all_modes%-design%# Create a collection of all modes in a design
all_outputs%-clock -edge_triggered -level_sensitive%# Create a collection of all output ports in design
all_registers%-async_pins -cells -clock -clock_pins -data_pins -edge_triggered -fall_clock -level_sensitive -master_slave -no_hierarchy -output_pins -rise_clock -slave_clock_pins%# Create a collection of register cells or pins
all_scenarios%-design%# Create a collection of all scenarios in the design
all_transitive_fanin%-flat -levels -only_cells -startpoints_only -to%# Create a collection of pins/ports or cells in the fanin of specified sinks
all_transitive_fanout%-endpoints_only -flat -from -levels -only_cells%# Create a collection of pins/ports or cells in the fanout of specified sources
als_change_highlight%-add -color -remove%# Change Highlight
als_get_highlight%-color%# Get Highlight
als_print_collection%-annotate -attribute%# Print collection
als_print_list%-range%# Print list
analyze_design_violations%-drc_nets -endpoints -fanout -max_slack -min_slack -output -slack -stage -type%# analyze the violations in the design
analyze_lib_cell_placement%-gifs -lib_cells -max_cells -no -region -threshold -trials%# Analyze the given library cells in the current design for placeability.
analyze_power_plan%-nets -pad_references -power_budget -read_power_file -report_track_utilization_only -use_terminals_as_pads -voltage%# Perform power network analysis in design planning
analyze_subcircuit%-apply_annotation -clock -configuration -create_spice_deck -driver_subckt_files -extraction -from -name -net -num_simulation_cycles -rc_include_file_suffix -run_simulation -simulator -spef_input_file_suffix -spice_header_files -to -verbose -write_annotation%# Invoke SPICE simulation/annotation on a clock network
analyze_timing_correlation%-clear_work_dir -delay_calculation_style -disable_compatibility_settings -enable_ccs_rcv_cap -enable_compatibility_settings -overwrite_work_dir -pass_rate_threshold -pt_exec_path -pt_post_link_script -pt_pre_link_script -pt_search_path -pt_user_script -save_pt_session -scenarios -script_only -si_enable_analysis -use_pt_save_session -verbose -waveform_analysis_mode -work_dir%# analyze timing correlation between ICC2 and PT
append_to_collection%-unique%# Add object(s) to a collection. Modifies variable 
apr_read_aocvm%-corner -table%# Calls read_aocvm command for given table, with given corner and with distance row if G var is on
apropos%-symbols_only%# Search command database for a pattern.
assign_3d_interchip_nets%-bumps -matching_types -nets%# Connect flip chip drivers and bumps with total minimal manhattan distance
associate_mv_cells%-all -isolation_cells -level_shifters -power_switches -retention_registers%# associate isolation or level shifter cells in design
associate_supply_set%-handle%# Associate a supply set or supply set ref to a supply set handle
attach_drc_error_data%-keep -name%# Attach error data
audit_scripts%-input -skip_hidden%# Audit application options and variables in a script
change_abstract%-cells -force -label -lib -promote_constraints -references -reload -view%# Change the bound view of an abstract and update constraints
change_link%-design%# Changes the reference to which a cell is linked
change_names%-dont_touch -hierarchy -include_sub_blocks -instance -log_changes -new_name -rules -skip_physical_only_cells -verbose%# Changes name of instances, ports and nets.
change_reference%-design -module -verbose%# Creates new reference for cells
change_selection%-add -clock_trees -name -remove -replace -toggle -type%# Change current selection
change_view%-cells -force -label -lib -references -reload -view%# Change the bound view
characterize_block_pg%-compile_pg_script -output_directory%# Characterize block PG constraints for blocks
check_3d_design%-bump_cluster -chip_placement -logical_physical_consistency -matching_type -physical_contact -physical_design_rule -verbose%# check a 3dic design
check_boundary_cells%-error_view%# Check the violations of boundary cell placement
check_bufferability%-driver -hierarchy -loads -nets -nosplit -verbose -voltage_area%# check bufferability
check_busplan_constraints%-check_ref -ref_buses%# Validate busplan constraints
check_clock_trees%-clocks -message_limit%# Check clock trees
check_consistency_settings%-output -tool -work_dir%# check_consistency_settings
check_design%-checks -ems_database -open_message_browser%# Check design for problems
check_duplicates%-blocks -object_types -remove -return_as_collection -verbose%# Report duplicates
check_feedthroughs%-cells -close_to_edge -feedthrough_length -filter_by_length -include_buffered -include_original_feedthroughs -mixed -net_constraints -pure -redundant -reused_feedthroughs -self -shape -tolerance_distance -topo_constraints -unused_feedthroughs%# check feedthroughs
check_finfet_grid%-hierarchical -objects%# Check objects' violations to FinFET grid
check_hier_design%-references -stage%# Perform various checks on physical hierarchy from top level
check_host_options%-host_options -work_dir%# Check one set of distributed processing options
check_io_placement%-bump_assignment -cells -error_view -filename -flipping -gap -io_guides -matching_types -min_pitch -output_directory -overlap -pad_assignment_file -pad_to_guide_assignment -power_constraints -signal_constraints -unplaced%# checks IO placment
check_legality%-cells -check_distance -output_tcl -verbose%# Check the legality of a placement.
check_lvs%-check_child_cells -check_top_level_blockages -check_zero_spacing_blockages -checks -exclude_child_cell_types -max_errors -nets -open_reporting -report_floating_pins%# Check LVS
check_mib_alignment%-cell_row -layers -pg -verbose -wire_tracks%# Check if MIB instances are aligned the same way with respect to top level
check_mib_for_pin_placement%-asymmetric_connections -cells -nets -swapped_connections -top_level_terminal_locations%# check mib pin placement
check_mv_design%-erc_mode -max_message_count -power_connectivity -voltage_threshold%# Check multi-voltage related violations of the design
check_netlist%-cells -hierarchical -nets -ports%# Perform various checks on design netlist and issue warnings
check_objects_for_push_down%-cells%# check that there are no issues for push-down of physical objects
check_pg_connectivity%-check_block_pins -check_macro_pins -check_pad_pins -check_std_cell_pins -error_view_name -max_floating_cluster_size -nets -write_connectivity_file%# Check PG network connectivity
check_pg_drc%-bottom_layer -check_detail_route_shapes -check_metal_on_track -check_min_metal_area_on_pins -coordinates -do_not_check_shapes_in_lib_cells -ignore_clock_nets -ignore_keepout_margins -ignore_std_cells -load_routing_of_all_nets -nets -no_gui -output -top_layer%# Checks whether design satisfies technology rules
check_pg_missing_vias%-honor_routing_blockage -ignore_shield_route -ignore_small_intersections -nets -output_file -via_rule_file -write_default_via_rule_file%# check PG network missing vias
check_pin_placement%-alignment -alignment_histogram -alignment_report_file -alignment_tolerance_distance -blocked_only -cell_type -connection_type -corner_keep_out -detour_tolerance -error_view -exclude_unplaced_objects -filename -layer_mismatch_only -layers -missing -net_length -nets -off_edge -offset -order -output_directory -pin_blockage -pin_detour -pin_guide -pin_mask_constraint -pin_size -pin_spacing -pin_type -pins -ports -pre_route -report_net_details -routing_corridor -self -shorts -sides -single_pin -stacking -synthesized_pins -technology_spacing_rules -wide_track -wire_track%# Performs pin placement checking
check_routability%-access_edge_whole_side -allow_via_rotation -blocked_range -blocked_range_via_side -check_frozen_net_blocked_ports -check_lib_via_cut_blockage -check_min_grid -check_no_net_pins -check_non_standard_cell_blocked_ports -check_out_of_boundary -check_pg_blocked_ports -check_real_metal_blockage_overlap_pin -check_redundant_pg_shapes -check_routing_track_space -check_shield -check_standard_cell_blocked_ports -check_via_cut_blockage -connect_standard_cells_within_pins -error_data -honor_layer_constraints -obey_access_edges -obey_direction_preference -report_no_access_edge -standard_cell_search_range%# Perform check routability
check_routes%-antenna -check_from_frozen_shapes -check_from_user_shapes -coordinates -drc -nets -open_net -report_all_open_nets -voltage_area%# Perform verify route
check_rp_constraints%-analyze_placement -no_adv -no_pdc -no_rp_constraints -region -threshold -trials -verbose%# Checks the pre-placement constraint failures for the RP Group
check_scan_chain%-chain_name%# check scan chain connection consistency between netlist and scandef stored in database 
check_supply_equivalence%-functional -pst -verbose%# Check equivalence of the supply nets
check_tcd_cells%-include_small_windows -lib_cells -window_size -window_step%# check TCD cells
check_timing%-all -corners -exclude -include -modes -override_defaults -scenarios%# Check possible timing problems in check_design flow
check_wires_for_pushdown%-nets%# Check wires for push down
clock_opt%-from -list_only -to%# clock-opt Optimization
close_blocks%-force -purge -save%# Close a block
close_drc_error_data%-force -save%# Closes an error data file
close_ems_databases%-save%# Closes the EMS database(s).
close_lib%-all -compress -force -purge -save_designs%# Close a library
collection_to_list%-brace_with_quotes -name_only -newline -no_braces -no_sort -objects -truncate%# format collection contents as a Tcl list
commit_blackbox_timing%-convert_placement_abstract%# Commit the BBT information and update abstract view for the current block
commit_block%-library -verbose%# Commits a logical hierarchical cell
commit_upf%-infer_supply_from_pg_net -skip_resolve_pg_net%# Commit the UPF constraints of the design
compare_checksum%-icc2 -pt%# Compare Checksums
compare_collections%-order_dependent%# Return 0 if two collections contain the same objects
compare_floorplans%-input -top_level_only -verbosity%# Compare floorplans
compile_boundary_cells%-add_placement_blockage%# Creates and places lib cells along boundaries
compile_pg%-ignore_drc -ignore_via_drc -strategies -tag -undo -via_rule%# Create power ground network
compute_area%-objects%# Calculates the area of a collection of polygons
compute_budget_constraints%-balance -boundary -busplans -estimate_timing -fanin_cone -fanout_cone -feedthrough -input -latency_targets -modes -no_estimate_timing -ocv_delay -ocv_percent -output -pins -setup_delay -slack -unspecified%# Automatically compute new constraints for budgeting
compute_clock_latency%-verbose%# Compute clock latency
compute_dff_connections%-dont_include_abstracts -host_options -include_blocks -max_fanout -max_gate -max_reg -retrace_blocks -work_dir%# Compute Connections between Macros/Ports/Blocks/Module Boundaries
compute_polygons%-objects1 -objects2 -operation%# Computes a new geo_mask using a boolean operation on two sets of polygons
connect_freeze_silicon_tie_cells%-cells -max_fanout -max_wire_length -tie_high_lib_cell -tie_low_lib_cell%# Connect tie cells in freeze silicon mode
connect_logic_net%-ports -reconnect%# connect_logic_net
connect_net%-design -net%# Connect pins, ports or port_buses to a net/net_bus
connect_pg_net%-all_blocks -automatic -block -design -net -verbose%# Connect pins or ports to a PG net
connect_pins%-design -driver -incremental -port_name%# Connect pins across hierarchy
connect_power_switch%-ack_out -ack_port_name -direction -keep_order -lib_pin -mode -object_list -port_name -ring_direction -source -start_point -voltage_area%# Connect Power Switches
connect_supply_net%-ports -vct%# Connect a supply net to supply ports and leaf pins
convert_aocv_pocv%-corners -depth%# Convert AOCV tables to POCV tables
copy_block%-force -from_block -to_block%# Copy to a new block in the same or different library in memory
copy_lib%-force -from_lib -merge -no_designs -to_lib%# copy a library
copy_objects%-delta -from -group -net -rotate_by -to -x_pitch -x_pitch_type -x_times -y_pitch -y_pitch_type -y_times%# Copy specified objects
copy_relative_placement%-from -to -to_cells%# Copy relative placement from one group of cells to another
copy_to_layer%-geo_masks -layer -net -shape_use%# Copies geometrical shapes into a layer
cputime%-all -format -verbose%# Synonym for 'get_cputime'
cr_align_repeaters_to_trunks%-layer -move_repeater_routing -nets -repeater_name%# Moves repeater cells in between trunks on layer 'layer'
cr_checkerboard_repeaters%-nets -preview -repeater_collection -repeater_name_pattern -spread_mult%# Checkerboards repeaters after they are placed on trunks
cr_complete_nets_detail%-max_layer -min_layer -nets -shield -shield_name%# Complete routing on trunked nets
cr_complete_track_region%-fill_trunk_name -pattern -track_region%# Fills track region with trunks squared off to prevent DRCs
cr_create_finish_metal%-backoff -backoff_multiplier -backoff_override_value -bbox -color -exclude_power -extra_min_width_shrink -get_rid_of_min_width -layer -preview -width%# Creates iccpp polygons on the layer suplied with or without passed bbox
cr_create_ladders%-add_routing_blockage -cells -do_not_add_vias -layer_width_straps -pin -preview -use_full_cell_bbox%# Creates via ladders based on user input. To collect them use -filter iccpp_trunk=~iccpp_ladder_(netName)
cr_create_terminals%-add_metal -additional_attributes -bbox -center_coord -custom_tag -do_not_check_shorts -edge -hi -layer -lo -of_cell -port_names -preview -shield -shield_name -shield_type -term_bbox -term_length -term_length_multiplier -terminal_names -track_num -track_step -width%# Creates a terminal based specified arguments, can be boundary or floating.  Edges are numbered clockwise starting at lower left
cr_create_track_region%-dont_delete_existing_tracks -pattern -track_region%# Creates a region and applies a track pattern to it
cr_create_track_shared_trunks%-complete_routing -do_not_check_shorts -exclude_cells -find_free_tracks -h_track_freedom -ignore_boundary_guide -layer -nets -of_cells -preview -pullback_lb -pullback_rt -ref_net -ref_obj -shield -shield_name -shield_type -to_trunk -track_num -use_ref_obj_layer -v_track_freedom -width%# Creates track shared trunks off of reference objects or on a specified track
cr_create_tracks_region%-anchor -bbox -extend -layer -name -of_track_width -pattern%# Creates a tracks region
cr_create_trunk%-bbox -do_not_check_shorts -exclude_cells -find_free_tracks -gravity -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -layer -net_bbox_override -nets -num_wires -of_cells -preview -pullback_lb -pullback_rt -shield -shield_name -shield_type -track_num -track_step -v_track_freedom -width%# Creates a trunk based specified arguments, can be with graviy or track number, gravity applies to net bbox
cr_create_trunk_from_here_to_there%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -clear_zone -create_port -custom_attr -custom_tag -cutout_area -cutout_bloat -cutout_pullback -display_channel -display_zone -do_not_check_shorts -do_not_cutout_nets -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -just_clear_zone -log_track_number -nets -nets_order -num_wires -preview -remove -reuse_channel_tracks -reuse_zone_tracks -shield -shield_name -shield_pullback -shield_type -skip_tracks -snap_to_track -stepping -swizzle -topology -track_overrides_pin -trim_area -use_pin -v_track_freedom -verbose -wrong_way_metal -zone%# Creates trunk(s) based on topology description
cr_create_trunk_on_track%-bbox -custom_tag -delete -do_not_check_shorts -exclude_cells -find_free_tracks -group -h_track_freedom -hi -ignore_boundary_guides -include_power_for_free_tracks -layer -lo -net_bbox_override -net_path_area -nets -num_wires -of_cells -preview -pullback_lb -pullback_rt -shield -shield_name -shield_type -track_num -track_step -v_track_freedom -width%# Creates trunk(s) on track(s) or x,y coord(s) (to be snapped to tracks)
cr_create_trunk_straps_for_pins%-do_not_check_shorts -extension_direction -extension_distance -layer -nets -of_cells -preview -route_type -shield -shield_name -snap_to_track -width%# Creates trunks off of pins to point or micron value with the options of finishing with zroute
cr_create_trunks_from_pin_to_pin%-complete_routing -dir_follows_sign -do_not_check_shorts -extensions -find_free_tracks -h_track_freedom -layer_legs -nets -preview -pullback_lb -pullback_rt -return_track_info -shield -shield_name -shield_type -start_from -v_track_freedom%# Creates trunks off of one pin to another pin, net with single fanout 
cr_create_trunks_from_pins_to_point%-complete_routing -create_terminals -do_not_check_shorts -extension_direction -extension_distance -layer -min_layer -nets -of_cells -pin_layer -preview -push_pins -shield -shield_name -shield_type -snap_to_track -use_routespec -width%# Creates trunks off of pins to point or micron value with the options of finishing with zroute
cr_create_trunks_from_pins_to_trunk%-cluster_proximity -complete_routing -do_not_check_shorts -find_free_tracks -h_track_freedom -include_power_for_free_tracks -layer -min_layer -nets -of_cells -offset_cell_pin -pin_direction -preview -pullback_lb -pullback_rt -shield -shield_name -shield_type -track_offset -use_existing_shape -use_routespec -v_track_freedom -width%# Creates trunks off of pins to existing iccpp trunk with the options of finishing with zroute
cr_create_trunks_from_ports%-backoff_from_ports -complete_routing -do_not_check_shorts -extension_direction -extension_distance -find_free_tracks -h_layer_override -h_track_freedom -ignore_boundary_guide -include_power_for_free_tracks -layer -min_layer -nets -preview -pullback_lb -pullback_rt -shield -shield_name -shield_type -use_port_width -use_routespec -v_layer_override -v_track_freedom -width%# Creates trunks off of port terminals with the options of finishing with zroute
cr_create_trunks_from_ports_to_trunk%-backoff_from_ports -complete_routing -do_not_check_shorts -find_free_tracks -h_layer_override -h_track_freedom -layer -min_layer -nets -preview -pullback_lb -pullback_rt -shield -shield_name -shield_type -use_routespec -v_layer_override -v_track_freedom -width%# Creates trunks off of ports to existing iccpp trunk
cr_create_vias_for_custom_shields%-advanced_drc_off -delete -shield_layers -shield_nets -tag%# Creates vias on given shield nets when custom shielding was performed by iTAR
cr_create_vias_for_preroutes%-advanced_drc_off -bbox -delete -from_layer -nets -tag -to_layer%# Creates vias on given nets
cr_create_wire_on_track%-adjust_wire -area_bbox -delete -do_not_check_shorts -group -layer -net_name -num_wires -of_track_width -preview -shield -shield_name -track_num -track_step%# Creates a wire on a track
cr_delete_track_region%-pattern -reset_to_default -track_region%# Deletes a region and bounds associated with it
cr_extract_track_shared_trunks%-layer_from -layer_to -min_length -nets -output -preview -start_track_num -width_from -width_to%# Extracts track shared shapes on 'layer_from' of width 'width_from' and writes out iTAR commands to create a trunk on 'layer_to' of width 'width_to'.
cr_get_agressor_locations%-backoff -backoff_multiplier -backoff_override_value -bbox -color -exclude_power -extra_min_width_shrink -get_rid_of_min_width -layer -preview -width%# Gets open tracks for agressor with or without passed bbox
cr_place_repeaters%-append_suffix -do_not_stagger -exclude_cells -layer -layer_weight -nets -of_cells -preview -remove -repeater_cutlines -repeater_distance -repeater_locations -repeater_name -repeater_number -repeater_relative_cutlines -repeater_suffix -repeater_type -stagger_mult%# Creates repeaters on a net trunk
cr_report_failed_trunks%-layer -nets -width%# Return a list of nets for which trunking failed. Usefull to promote/demote failed nets to different layers
cr_restore_itar_attributes_on_nets%-nets -user_attr%# restore itar attributes nets if they were lost due to add_buffer_on_route or some route_group command etc.
cr_trim_antennas%-nets -user_attr%# trim back antennas on nets
cr_trunk_flopped_nets_p2p%-hlayer -hwidth -main_trunk_layer -main_trunk_loc -main_trunk_ref_net -nets -position_sequentials -preview -repeater_distance -repeater_locations -repeater_name -repeater_number -repeater_type -start_from -track_step -vlayer -vwidth%# 
create_3d_mirror_bumps%-bumps -force -from -prefix -ref_cell -to%# Mirror bumps from source chip to target chip in virtual top level
create_abstract%-all_blocks -blocks -estimate_timing -force_recreate -host_options -include_objects -placement -read_only -timing_level -work_dir%# Create an abstract
create_abut_rules%-hard_keepout -keepout_width -number_of_references -output -soft_keepout -use_lib%# Creates automatic abutment rules
create_backend_tcd_cells%-avoid_route_guide -bbox -check_only -combined_tcd_cells -density -icovl_spacing -include_small_windows -lib_cells -max_tcd_spacing -min_tcd_count -orientation -other_cell_spacing -place_at_window_center -snap_to_fin_grid -stack_with_backend -stack_with_frontend -stack_with_macro -tcd_spacing -window_size%# Insert backend TCD cells
create_blackbox%-boundary -library -new_name -target_boundary_area -type%# Creates new reference for cells
create_blackbox_clock_network_delay%-corners -max -min -modes -value%# Insert clock network delay in BBT
create_blackbox_constraint%-clock -corners -edge -fall_to -from -hold -modes -rise_to -setup -to -value%# Create constraint path in BBT
create_blackbox_delay%-clock -corners -fall_from -fall_to -from -max -min -modes -rise_from -rise_to -to -value%# Create delay path in BBT
create_blackbox_drive_type%-input_transition_fall -input_transition_rise -lib_cell%# Create a named output drive type in BBT
create_blackbox_load_type%-lib_cell%# Create a named input load type in BBT
create_block%-force%# create a new block
create_bound%-boundary -cell -design_type -diamond -dimensions -effort -exclusive -hierarchical_only -name -type%# Create bound
create_bound_shape%-bound -boundary%# Create a bound shape
create_boundary_cells%-add_metal_cut_allowed -at_va_boundary -bottom_boundary_cells -bottom_left_inside_corner_cells -bottom_left_outside_corner_cell -bottom_right_inside_corner_cells -bottom_right_outside_corner_cell -bottom_tap_cell -do_not_swap_top_and_bottom_inside_corner_cell -enable_prerouted_net_check -insert_into_blocks -left_boundary_cell -min_row_width -mirror_left_boundary_cell -mirror_left_inside_corner_cell -mirror_left_outside_corner_cell -mirror_right_boundary_cell -mirror_right_inside_corner_cell -mirror_right_outside_corner_cell -no_1x -prefix -right_boundary_cell -separator -tap_distance -top_boundary_cells -top_left_inside_corner_cells -top_left_outside_corner_cell -top_right_inside_corner_cells -top_right_outside_corner_cell -top_tap_cell -voltage_area%# Creates and places lib_cells along boundaries
create_bs_upf%-blocks -budget_shell_nlib -budget_shell_nlib_dir -debug%# create budget shell upf
create_budget_busplan%-force -from -name -nets -rule%# Create a busplan to define the timing of budget segments
create_buffer_trees%-from -hfs_fanout_threshold -incremental -lib_cells -no_density_abort -no_legalize -optimize_congestion -optimize_congestion_box -use_imrd -verbose%# create buffer trees
create_bump_array%-bbox -boundary -delta -lib_cell -name -orientation -origin -pattern -repeat%# create an array of bumps
create_bundle%-name%# Create a new bundle
create_bundles_from_patterns%-bundle_grouping -maximum_nets -minimum_nets -net_name_prefix -net_order -no_angle_brackets -no_braces -no_brackets -no_colons -no_parentheses -no_underlines%# Automatically create bundles from patterns
create_bus_routing_style%-corner_type -for -force -gap -layer_spacings -layer_widths -shield_placement -valid_layers%# Create a bus_style intent
create_busplans%-add_start_end_cells -auto -force -from -name -nets -reset -rule -to -verbose%# Find and return pipline register planning buses
create_cell%-design%# Create one or more new cell instances of the given reference module
create_channel_congestion_map%-boundary -channel_width_threshold%# Create global route based congestion map in channel area
create_check_design_strategy%-define_check -define_group%# creates user-defined checks
create_clock%-add -comment -name -period -waveform%# Create a clock object
create_clock_balance_group%-corner -name -objects -offset_latencies%# create a clock balance group
create_clock_buffer%-clock -location -new_cell_name -new_net_name -replace -sinks -snap -source%# Insert a buffer in the clock tree
create_clock_drivers%-boundary -boxes -configuration -hierarchy -input_pin -keepouts -lib_cells -loads -locations -max_displacement -output_net_name -prefix -short_outputs -template -transfer_wires_from%# Create multisource clock drivers or taps
create_clock_rp_groups%-auto_shape -cells -distance -max_rp_rows -max_sinks -min_sinks -timing_driven%# create relative placement group for leaf level clock cells
create_clock_skew_group%-mode -name -objects%# Create a group of balance points for skew minimization
create_clock_straps%-allow_floating -allow_splitting -backoff -bias -bias_margins -bias_to_nets -boundary -clear -create_ends -detect_length -grids -keepouts -layers -length -margins -nets -spine_direction -types -widths%# Create clock meshes or spines
create_command_group%-info%# Create a command group
create_corner%-copy%# Create a new corner
create_custom_shields%-keep_session -nets%# Create custom shield
create_density_rule%-layer -library -max_density -max_gradient_density -min_density -tech -window_size%# Create a density_rule
create_dff_trace_filters%-blocks -filename -patterns -type%# Add filter pattern(s) to the DFF filter list
create_differential_group%-for -force -gap -layer_spacings -layer_widths -shield_placement -twist_interval -twist_offset -twist_style -valid_layers%# Create a differential pair or group intent
create_diodes%-options%# Create diodes to fix user specified antenna violations
create_drc_error%-actual_spacing -direction -endpoints -error_data -error_type -height_required -information -layers -must_fix -objects -pin_edge -points -polygons -polylines -required_spacing -shape_uses -status -width_required%# Creates an error
create_drc_error_data%-checker_name -checker_version -file_name -information -name%# Creates an error data file
create_drc_error_shapes%-endpoints -error_data -layers -points -polygons -polylines%# Create shapes with associated layers
create_drc_error_type%-brief_format -brief_info -error_class -error_data -name -num_detected_errors -required_objects -severity -verbose_format -verbose_info%# Creates an error type
create_eco_bus_buffer_pattern%-distance -first_buffer -measure_from -name -repeat_after -user_specified_distance%# create eco_bus_buffer_pattern
create_edit_group%-cell -group_use -name -ungroup_on_remove%# Create an edit group in the current design
create_ems_message%-parameters -rule%# Creates an EMS message in current database.
create_ems_rule%-message -name -parameters -severity%# Creates a new EMS rule.
create_frame%-block_all -block_core_margin -color_based_dpt_flow -connect_within_pin -convert_metal_blockage_to_zero_spacing -create_zero_spacing_blockages_around_pins -design_rule_via_blockage_layers -drc_distances -enable_via_regions_for_all_design_types -hierarchical -include_nondefault_via -include_routing_pg_ports -keepout_spacing_for_non_pin_shapes -merge_metal_blockage -pin_channel_distances -pin_must_connect_area_layers -pin_must_connect_area_thresholds -port_contact_selections -preserve_metal_blockage -remove_non_pin_shapes -source_drain_annotation -trim_metal_blockage_around_pin%# Create a new frame view
create_freeze_silicon_leq_change_list%-cells -output%# Create LEQ (alternative spare cell) change list
create_frontend_tcd_cells%-bbox -check_only -density -icovl_spacing -include_small_windows -lib_cells -max_tcd_spacing -min_tcd_count -orientation -other_cell_spacing -place_at_window_center -respect_blockage -snap_to_fin_grid -tcd_spacing -window_size%# Insert frontend TCD cells
create_generated_clock%-add -combinational -comment -divide_by -duty_cycle -edge_shift -edges -invert -master_clock -multiply_by -name -source%# Create a generated clock object
create_geo_mask%-merge -objects%# Creates a new geo_mask with the specified geometry
create_grid%-layers -orientations -pg_strategy -site_arrays -site_rows -type -x_offset -x_step -y_offset -y_step%# Create the grid
create_group%-allow_duplicate_names -name -remove_when -type%# Create an  group in the current design
create_icovl_cells%-bbox -check_only -icovl_spacing -lib_cells -orientation -other_cell_spacing -over_icovl_routing_guide_extension -over_icovl_routing_guide_layers -partitions -placement_blockage_extension -routing_blockage_extension -routing_blockage_layers -tcd_spacing -type%# Insert icovl cells
create_io_break_cells%-cells -location -reference_cells%# insert IO break cells
create_io_corner_cell%-cell -reference_cell%# insert an IO corner cell
create_io_filler_cells%-extension_bbox -io_guides -overlap_cells -prefix -reference_cells%# insert IO filler cells
create_io_guide%-line -min_pitch -name -offset -pad_cells -side%# Create an io_guide in the current design
create_io_ring%-bbox -corner_height -guides -inside -name -offset -pad_cell_list%# Create an io_ring in the current design
create_keepout_margin%-inner -layers -max_padding_per_macro -min_padding_per_macro -outer -tracks_per_macro_pin -type%# Creates design and cell keepout margins
create_layer%-after -before -layer_type -mask_name -name -number -purpose -tech%# creates a layer in the given tech
create_left_right_filler_cells%-boundaries -follow_stdcell_orientation -lib_cells -prefix -rules -voltage_areas%# Create left right filler cells for the specified lib cells
create_length_limit%-for -force -min_value%# Create a length_limit intent
create_lib%-base_lib -convert_sites -ref_libs -scale_factor -technology -use_technology_lib%# Create a library
create_logic_port%-direction%# create_logic_port
create_macro_array%-align -create_group -fill_pattern -flip_alternate_cols -flip_alternate_rows -horizontal_channel_height -name -num_cols -num_rows -orientation -vertical_channel_width%# Arrange macros into an array
create_macro_relative_location_placement%-hierarchical -snap_to_grid%# This command will do macro relative location placement based on the constraints 
create_marker_around%-micron -objects%# Create markers around selected objects
create_marker_layers%-cells -design -horizontal_extension -references -vertical_extension%# Create marker layers
create_mask_constraint_routing_blockages%-cells -create_placement_blockages -self%# Create double pattern routing blockages in design planning.
create_matching_type%-name -uniquify%# Create matching type
create_mim_capacitor_array%-boundary -lib_cell -orientation -prefix -x_increment -y_increment%# insert MIM capacitor cells
create_mismatch_config%-ref_config%# Creates a new mismatch config
create_module%-design%# Create one or more new modules in a design
create_multibit%-lib_cell -name%# merge cells into multibit cell
create_multisource_clock_sink_group%-driver_object -name -sinks -type%# Create group of sinks to be assigned to predefined tap driver during tap assignment
create_mv_cells%-all -generate_strategy -isolation -level_shifter -strategy_output -verbose%# MVCells isolation or level shifter cells in design
create_net%-cell -design -ground -power -tie_high -tie_low%# Create one or more nets
create_net_bus%-block -cell -create_nets -design%# Create one net bus
create_net_priority%-for -force -priority%# Create a net_priority intent
create_net_shielding%-disabled_layers -enclose_pins -enclose_vias -for -force -gap -layer_gaps -layer_max_gaps -layer_widths -max_gap -min_segment -sharing -shield_net -shield_net_2 -via_defs -width%# Create a shielding intent
create_pad_rings%-create -drc -max_shrink_routing_boundaries_for_all_boundary_pads -max_target_layer -min_shrink_routing_boundaries_for_all_boundary_pads -min_target_layer -nets -route_pins_on_layer -sides -undo%# Create pad rings
create_pg_composite_pattern%-add_patterns -nets -parameters -via_rule%# Create PG composite pattern
create_pg_macro_conn_pattern%-direction -excluded_pins -layers -nets -number -parameters -pin_conn_type -pin_layers -pitch -spacing -via_rule -width%# Create PG macro connection pattern
create_pg_mesh_pattern%-layers -parameters -via_rule%# Mega command to create one PG mesh pattern.
create_pg_region%-block -core -design_boundary -exclude_macros -exclude_regions -expand -expand_by_edge -group_of_ios -group_of_macros -io_offset -join_regions -macro_offset -polygon -remove_jog -remove_notch -update -voltage_area%# Create PG region
create_pg_ring_pattern%-corner_bridge -horizontal_layer -horizontal_spacing -horizontal_width -nets -parameters -side_layer -side_spacing -side_width -vertical_layer -vertical_spacing -vertical_width -via_rule%# Create PG ring pattern
create_pg_special_pattern%-honor_max_stdcell_strap_distance -insert_channel_straps -insert_physical_cell_alignment_straps -insert_power_switch_alignment_straps -insert_terminal_alignment_straps -parameters -terminal_alignment_via_rule%# Create PG special pattern
create_pg_stapling_vias%-align_track -contact_code -from_layer -from_shapes -ignore_drc -mark_as -mask -max_array_size -nets -offset -pitch -regions -tag -to_layer -to_shapes -via_masters%# Create PG stapling vias
create_pg_std_cell_conn_pattern%-check_std_cell_drc -layers -mark_as_follow_pin -parameters -rail_mask -rail_shift -rail_width%# Create PG standard cell rail pattern
create_pg_strap%-direction -drc -extend_high -extend_low -high_end -layer -low_end -mark_as -mask -mask_constraint -net -pitch -start -stop -tag -via_rule -width%# Create one PG strap and associated vias
create_pg_vias%-allow_parallel_objects -drc -from_layers -from_types -insert_additional_vias -mark_as -nets -shapes -tag -to_layers -to_types -via_masters -within_bbox%# Create PG vias
create_pg_wire_pattern%-center -direction -extend_high -extend_low -high_end_reference_point -layer -low_end_reference_point -mask -mask_constraint -parameters -pitch -spacing -track_alignment -trim -width%# Create PG wire pattern
create_pin%-design -direction%# Create one or more pins of the given direction
create_pin_blockage%-boundary -cell -feedthrough_only -layers -name%# Create a pin blockage in the current design
create_pin_guide%-boundary -cell -exclusive -layers -name -parents -pin_spacing%# Create a pin guide in the current design
create_placement%-congestion -congestion_driven_restructuring -congestion_effort -effort -floorplan -host_options -incremental -timing_driven -use_seed_locs%# Create a coarse placement
create_placement_blockage%-blocked_percentage -boundary -category -cell -name -purpose -type%# Create placement blockage
create_poly_rect%-boundary -layers%# Creates poly_rects from a collection of bboxes or polygons
create_port%-cell -design -direction -port_type%# Create one or more ports of the given direction
create_port_bus%-block -cell -create_ports -design%# Create one port bus
create_power_domain%-available_supplies -elements -include_scope -scope -supply -update%# Create a new power domain or update an existing power domain
create_power_switch%-ack_delay -ack_port -control_port -domain -error_state -input_supply_port -off_state -on_partial_state -on_state -output_supply_port -supply_set%# Create a power switch in the specified power domain
create_power_switch_array%-align_marker -boundary -checkerboard -lib_cell -offset_start -orient -pattern -pg_straps -pg_strategy -power_switch -prefix -siterow_offset -siterow_pitch -snap_to_site_row -switch_number -voltage_area -voltage_area_shape -x_offset -x_pitch -y_offset -y_pitch%# Insert power switch to current physical design in array style
create_power_switch_ring%-boundary -continue_pattern -end_point -filler_cells -inner_corner_cell -inner_corner_cell_orient -lib_cell -orient -outer_corner_cell -outer_corner_cell_orient -pattern -power_switch -prefix -snap_to_site_row -start_point -switch_number -through_points -vertical_filler_cells -vertical_lib_cell -vertical_lib_cell_orient -voltage_area -voltage_area_shape -x_offset -x_pitch -y_offset -y_pitch%# Insert power switch to current physical design with ring style
create_pr_rule%-abut_table -library -row_spacing -tech%# Create a pr_rule
create_pst%-supplies%# Create a power state table
create_purpose%-force -name -number -tech%# Create a tech_purpose
create_qor_snapshot%-corners -max_paths -modes -name -nosplit -nworst -power -scenarios -significant_digits -zero_wire_load%# create qor snapshot
create_rdl_power_extension%-bbox -from_previous_extension -ground_net -layer -mode -power_net -remove_nets -width_variation%# create RDL power extension
create_rdl_shields%-layers -mode -nets -nets_in_file -shield_on_bump -shield_routing_tie -shield_via_tie -trim_floating%# create RDL shields
create_routing_blockage%-allow_metal_fill_only -allow_via_ladder -blockage_group_id -boundary -boundary_external -boundary_internal -cell -layers -name_prefix -net_types -reserve_for_top_level_routing -zero_spacing%# Create routing blockage
create_routing_corridor%-boundary -cell -end_endcap -max_layer_name -min_layer_name -name -object -path -start_endcap -width%# Create a routing corridor
create_routing_corridor_shape%-boundary -end_endcap -max_layer_name -min_layer_name -path -routing_corridor -start_endcap -width%# Create a routing corridor shape
create_routing_guide%-access_preference -boundary -cell -design_boundary_blockage -forbidden_preferred_grid_extension -horizontal_track_utilization -layers -max_patterns -metal_cut_allowed -name -pin_access -preferred_direction_only -river_routing -single_row_via_ladder_pattern_must_join_allowed -standard_cell_region -switch_preferred_direction -switched_direction_only -vertical_track_utilization%# Create routing guide
create_routing_rule%-cuts -default_reference_rule -driver_taper_distance -ignore_spacing_to_blockage -ignore_spacing_to_pg -ignore_spacing_to_shield -mask_constraints -multiplier_spacing -multiplier_width -rdl_taper_distances -rdl_taper_widths -reference_rule_name -shield -shield_spacings -shield_widths -snap_to_track -spacing_length_thresholds -spacing_weight_levels -spacings -taper_distance -taper_over_pin_layers -taper_under_pin_layers -via_spacings -vias -widths%# Create routing rule
create_rp_group%-columns -design -name -rows%# create relative placement group
create_sadp_track_rule%-name -pattern -sadp_spacing%# Create a track rule
create_scenario%-corner -init_from -mode -name%# Create a new scenario
create_shape%-boundary -end_endcap -end_extension -fill_cell -height -justification -layer -net -orientation -origin -path -port -shape_type -shape_use -start_endcap -start_extension -text -width%# Create shape
create_shaping_blockage%-boundary -cell -name -purpose%# Create shaping blockage
create_shields%-align_to_shape_end -coaxial_above -coaxial_above_skip_tracks -coaxial_above_user_spacing -coaxial_below -coaxial_below_skip_tracks -coaxial_below_user_spacing -coaxial_skip_tracks_on_layers -ignore_shielding_net_pins -ignore_shielding_net_rails -include_adjacent_layers -nets -pg_via_tie_effort_level -preferred_direction_only -shield_via_tie_effort_level -shielding_mode -with_ground%# Create shields
create_site_array%-above -aligned -below -bottom -boundary -core_offset -default -direction -flip_alternate_row -flip_first_row -inner_margin -name -site -top -transparent -voltage_area -x_margin -y_margin%# Create an array of site rows
create_site_def%-height -is_default -library -name -symmetry -tech -type -width%# Create a site_def
create_site_row%-name -orientation -origin -site -site_count -site_orientation -x_margin%# Create a site row
create_stdcell_fillers%-bboxes -continue_on_error -ignore_hard_blockages -lib_cells -post_eco -prefix -rules -smallest_cell_size -utilization -voltage_area%# Insert filler cells in empty spaces
create_supernet%-design -name%# Create a supernet
create_supply_net%-domain -resolve -reuse%# Create a supply net
create_supply_port%-direction -domain%# create_supply_port
create_supply_set%-function -update%# Create a supply set
create_tap_cells%-at_distance_only -distance -insert_into_blocks -lib_cell -mirrored_row_lib_cell -offset -pattern -prefix -preserve_distance_continuity -row_end_tap_bypass -separator -skip_fixed_cells -voltage_area%# Creates tap cells in a pattern
create_taps%-import -layer -name -nocheck -of_objects -point -snap_distance -supply_net -top_pg%# Create taps
create_tech%-force -library%# creates the technology in the given library
create_terminal%-direction -eeq_class -name -object -of_objects -port%# Creates a terminal on a port
create_topological_constraint%-cell -end_layers -end_object -end_offset -end_offset_range -end_sides -start_layers -start_object -start_offset -start_offset_range -start_sides%# Create a Topological Pin Feedthrough constraint
create_topology_edge%-constraint_groups -endpoint0 -endpoint1 -name -net%# Create a topology_edge on a net
create_topology_node%-boundary -centroid -driver -name -net%# Create a topology_node on a net
create_track%-bbox -cell -coord -count -dir -end_grid_high_offset -end_grid_high_steps -end_grid_low_offset -end_grid_low_steps -layer -mask_pattern -reserved_for_width -space -width%# Creates routing tracks for a layer
create_utilization_configuration%-as_user_default -capacity -exclude -force -include -scope%# Create the configuration for utilization reporting
create_via%-cut_mask_constraint -cut_pattern -lower_mask_constraint -net -orientation -origin -pitch -port -shape_use -size -upper_mask_constraint -via_def%# Create a simple, simple array, or custom via
create_via_def%-cut_layer -cut_pattern -cut_size -design -force -is_default -is_excluded_for_signal_route -library -lower_enclosure -lower_mask_pattern -mask_pattern -min_columns -min_cut_spacing -min_rows -redundant_via_insertion_only -shapes -source_type -tech -upper_enclosure -upper_mask_pattern%# Create a simple or custom via_def
create_via_region%-boundary -design -force -rotate -terminal -via_def%# Create a via region associated with a terminal
create_via_rule%-cut_layer_names -cut_names -cut_rows -cuts_per_row -design -library -name -tech%# Create a via_rule
create_virtual_connection%-name -pins -weight%# create virtual connection
create_voltage_area%-cell -cells -ground -guard_band -is_fixed -merge_regions -name -power -power_domains -region -target_utilization%# Create a voltage_area in the current design
create_voltage_area_rule%-allow_pass_through -allow_physical_feedthrough -default_rule -name -voltage_areas%# Creates a voltage_area_rule
create_voltage_area_shape%-above -below -bottom -cells -exclusive -guard_band -merge_regions -region -target_utilization -top -voltage_area%# Create a voltage_area_shape
create_vtcell_fillers%-boundary -clear_vt_information -prefix -region -separator -voltage_area%# create vt cell filler cells
create_wire_matching%-for -force -match_type -relative -tolerance%# Create a wire_matching intent
current_block%-quiet%# Set or get the current block
current_design%-quiet%# Set or get the current design
current_lib%-quiet%# Set or get the current library
cut_rows%-all -within%# Cuts rows from the current design
define_antenna_accumulation_mode%-cut_to_metal -metal_to_cut%# Defines an antenna accumulation mode route rule
define_antenna_area_rule%-diode_distance -max_area -mode%# Defines antenna area rule for the specified mode
define_antenna_layer_ratio_scale%-accumulate_scale -layer -layer_scale%# Creates an antenna layer ratio route rule
define_antenna_layer_rule%-diode_ratio -layer -mode -name -nratio -pratio -ratio -scale_factor%# Defines an advanced antenna rule for the specified layer
define_antenna_rule%-area_threshold -cut_nratio -cut_pratio -cut_ratio -diode_mode -metal_nratio -metal_pratio -metal_ratio -mode -name -protected_cut_scale -protected_metal_scale%# Set the antenna rule for the library
define_name_rules%-add_dummy_nets -allowed -case_insensitive -check_bus_indexing -check_internal_net_name -collapse_name_space -dont_change_bus_members -dont_change_ports -dummy_net_prefix -equal_ports_nets -first_restricted -inout_ports_equal_nets -last_restricted -map -max_length -prefix -remove_chars -remove_irregular_port_bus -remove_port_bus -replacement_char -reserved_words -reset -restricted -special -target_bus_naming_style -type%# Define name rules.
define_proc_attributes%-command_group -define_arg_groups -define_args -dont_abbrev -hidden -hide_body -info -permanent -return%# Add extensions to a procedure
define_user_attribute%-classes -name -one_of -persistent -quiet -range_max -range_min -type%# Define a new attribute
derive_cell_snap_data%-force%# Constructs data for snapping multi height standard cells
derive_clock_balance_constraints%-slack_less_than%# derive clock balance constraints
derive_clock_balance_points%-clocks -corners -output -reference_latency%# Derive clock balance points from ideal latency based arrival time at clock sinks
derive_clock_cell_references%-output%# derive clock cell references
derive_hier_antenna_property%-design_name%# extract hierarchical antenna property
derive_macro_relative_location%-anchor_corner -anchor_object -cells -cluster_spacing -hierarchical -offset_type -output_file -use_bbox%# Derive the commands to call set_macro_relative_location
derive_pg_mask_constraint%-derive_cut_mask -nets -overwrite -verbose%# Derive PG shape mask constraints
derive_placement_blockages%-force -hierarchical%# Create placement blockages for implementation placement
derive_preferred_macro_locations%-file%# Take the current macro locations and convert them into preferred location constraints.
disconnect_3d_bumps%-nets%# Disconnect logical net connection according to physical contact relationship
disconnect_net%-all -design -net%# Disconnect (given or all) ports , port_buses and pins from their net/net_bus
distribute_objects%-anchor -anchor_side -group -margin -parent -pitch -side -spacing -to -to_box%# Distribute specified objects
echo%-n%# Echo arguments to standard output.
eco_netlist%-by_block -by_verilog_file -compare_module_subsets -compare_pg -compare_physical_only_cells -compare_target_modules -cross_physical_hierarchy -extract_timing_eco_changes -golden_lib -working_block -working_lib -write_changes -write_changes_per_module -write_summary%# Compare netlist and generate differences
eco_update_supply_net%-cells%# eco update supply net
edit_ems_rule%-message -name -parameters -severity%# Edits a user defined EMS rule which is not frozen.
estimate_timing%-force_user_corner -host_options -nets -optimized_blocks -pins%# Run virtual optimization flow
eval_with_undo%-atomic -disable%# Execute commands with undo settings applied
expand_objects%-offset -side%# expand specified objects
expand_outline%-design -force -keep -no_def -strip%# Expand an outline design from a Verilog file
explore_logic_hierarchy%-cell -collapse -create_module_boundary -expand -force -name -organize -output -place -rectangular -remove -threshold -use_existing_placement -utilization -virtual_group -virtual_ungroup%# Exploring logic hierarchies
export_advanced_technology_rules%-exclude_lib_cells%# Export advanced technology rules to file
filter_collection%-nocase -regexp%# Filter a collection, resulting in new collection
find_objects%-direction -exact -leaf_only -non_leaf -object_type -pattern -transitive%# find_objects
fix_signal_em%-nets%# Fix signal EM violations
flip_objects%-anchor -flip -x -y%# Flip specified objects
generate_net_pattern%-apply -output -route_mode%# generate net pattern command
generate_sadp_tracks%-auto_fill -color -count -create_pg_route -exact -layer -pitch -rule_name -start -stop%# Create a tracks based on SADP track rules
get_antenna_rule_names%-library -mode%# Get the antenna rule names for the library
get_app_option_value%-block -details -name -system_default -user_default%# Get application option value or info
get_app_options%-block -global -non_default -quiet%# Get list of valid application options
get_app_var%-default -details -list -only_changed_vars%# Get the value of an application variable
get_attribute%-class -name -objects -quiet -value_list%# Get attribute values of the specified objects
get_block_objects%-block -filter -quiet%# Queries a collection of physical objects in the given block's context
get_blocks%-all -exact -expect -expect_at_least -expect_each_pattern_matches -explicit -filter -hierarchical -implicit -lib_cells -nocase -of_objects -open -quiet -regexp%# Create a collection of blocks
get_bound_shapes%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of bound shapes
get_bounds%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of bounds
get_budgets%-all_pin_constraints -all_pin_data -all_pins -all_segments -blocks -clocks -fanin_cone -fanin_segments -fanout_cone -fanout_segments -filter -input -of_pin -output -path_types -pin -pin_constraints -pin_data%# Get specified budget objects
get_bundles%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Create a collection of bundles
get_busplans%-filter -of_object -quiet%# Find and return busplans
get_cell%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -intersect -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Synonym for 'get_cells'
get_cells%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -intersect -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Create a collection of cells
get_cells_of_scan_chain%-chain%# Get scan cell collection of the named scan chain
get_clock_balance_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -of_objects -quiet -regexp%# get clock balance groups
get_clock_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -of_objects -quiet -regexp%# Create a collection of clock groups
get_clock_skew_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -of_objects -quiet -regexp%# Create a collection of skew_groups
get_clock_tree_pins%-assign_to_variable -clocks -corner -expect -expect_at_least -filter -from -groups_from -index_range -metrics -mode -of_objects -quiet -scan_all_hierarchical_pins -scenario -sort_by -through -to -total -unique_cells -unique_nets -value_for_undefined_attributes -verbose%# get clock tree pins by various criteria
get_clocks%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -quiet -regexp%# Create a collection of clocks
get_command_option_values%-command -current -default%# get command option values
get_constraint_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp -type%# Creates a collection of constraint groups
get_core_area%-design%# Creates a collection of core area
get_corners%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Create a collection of corners
get_cputime%-all -format -verbose%# get cpu usage in seconds
get_defined_attributes%-application -class -details -return_classes -user%# Get information on the defined attributes and classes
get_defined_commands%-details -groups%# Get information on defined commands and groups
get_density_rules%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of tech density_rules
get_design_checks%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Create a collection of existing design checks
get_design_rules%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of design rules
get_designs%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -quiet -regexp%# Create a collection of designs
get_drc_error_data%-all -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of error data
get_drc_error_types%-error_data -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of error types
get_drc_errors%-boundary -error_data -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of errors
get_edit_groups%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of edit groups from the current design
get_edit_setting%-auto_display_hidden -expand_hit_blockage -expand_hit_constraint -expand_hit_macro_cell -hierarchical_routing -honor_ndr -ignore_locked -keep_pin_on_edge -pin_layer_policy -select_center_line -select_center_vertex -select_edge -select_partial_object -select_vertex -self_intersection -specified_pin_layer -update_color_mask -update_floorplan%# Get common edit settings
get_edrc_setting%-check_drc -dpt_odd_cycle -dpt_precolor -enclosed_via_spacing_rule -end_of_line_spacing_rule -filter_same_net_spacing -general_via_spacing_rule -honor_ndr -max_error_limit -max_processing_time -max_shape_limit -metal_span_spacing_rule -metal_width_rule -minimum_edge_rule -minimum_length_and_area_rule -rdl_acute_angle_rule -rdl_right_angle_rule -show_error_browser -via_density_rule -via_enclosure_rule%# get gui edit drc settings
get_ems_databases%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of EMS databases
get_ems_rules%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Returns a collection of EMS rules.
get_estimated_wirelength%-nets%# get virtual-router estimated wirelength
get_exception_groups%-filter%# Create a collection of exception groups
get_exceptions%-design -expect -expect_at_least -fall_from -fall_through -fall_to -filter -from -quiet -rise_from -rise_through -rise_to -through -to%# Create a collection of timing exceptions
get_fill_cells%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -quiet -regexp%# Create a collection of fill_cells
get_flat_cells%-all -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -nocase -of_objects -quiet -regexp%# Create a collection of leaf cells
get_flat_nets%-all -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -nocase -of_objects -quiet -regexp%# Create a collection of nets
get_flat_pins%-all -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -nocase -of_objects -quiet -regexp%# Create a collection of pins on leaf cells
get_generated_clock%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -quiet -regexp%# Synonym for 'get_generated_clocks'
get_generated_clocks%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -quiet -regexp%# Create a collection of generated clocks
get_grids%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp -type%# Creates a collection of grids
get_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Create a collection of groups
get_input_delays%-corners -expect -expect_at_least -filter -modes -of_objects -quiet -scenarios%# Create a collection of input delays
get_io_guides%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of io_guides from the current design
get_io_rings%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of io_rings from the current design
get_keepout_margins%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp -type%# Creates a collection of keepouts
get_latch_loop_groups%-loop_breakers_only -of_objects%# Get a list of collections of pins representing latch loop groups of the design
get_layers%-all_purposes -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Create a collection of layers
get_lib%-all -exact -expect -expect_at_least -expect_each_pattern_matches -explicit -filter -implicit -nocase -of_objects -quiet -regexp%# Synonym for 'get_libs'
get_lib_cell%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hsc -include_subcells -nocase -of_objects -quiet -regexp%# Synonym for 'get_lib_cells'
get_lib_cells%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hsc -include_subcells -nocase -of_objects -quiet -regexp%# Create a collection of lib_cells
get_lib_pin%-all -at -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hsc -intersect -nocase -of_objects -quiet -regexp -touching -within%# Synonym for 'get_lib_pins'
get_lib_pins%-all -at -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hsc -intersect -nocase -of_objects -quiet -regexp -touching -within%# Create a collection of lib_pins
get_lib_timing_arcs%-expect -expect_at_least -filter -from -of_objects -quiet -to%# Create a collection of library timing arcs
get_libs%-all -exact -expect -expect_at_least -expect_each_pattern_matches -explicit -filter -implicit -nocase -of_objects -quiet -regexp%# Create a collection of libs
get_license%-quantity%# Synonym for 'get_licenses'
get_licenses%-quantity%# Obtain license for a feature
get_matching_types%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of matching_types
get_message_ids%-type%# Get application message ids
get_message_info%-error_count -id -info_count -limit -occurrences -suppressed -warning_count%# Return information about messages
get_mib_objects%-add -quiet%# get associated mib objects of specified pins and/or cells
get_mismatch_objects%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -mismatch_type -nocase -of_objects -quiet -regexp -repair_status%# Get mismatch object collection
get_mismatch_types%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Get mismatch type user object named mismatch type
get_modes%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Create a collection of modes
get_modules%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Create a collection of modules
get_multisource_clock_sink_groups%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Returns all available sink groups used by tap assignment
get_net%-boundary_type -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -include_shielded -nocase -of_objects -physical_context -quiet -regexp -segments -shielded_only -top_net_of_hierarchical_group%# Synonym for 'get_nets'
get_net_buses%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -physical_context -quiet -regexp%# Create a collection of net buses
get_net_estimation_rules%-filter -quiet%# Get the created net estimation rules
get_nets%-boundary_type -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -include_shielded -nocase -of_objects -physical_context -quiet -regexp -segments -shielded_only -top_net_of_hierarchical_group%# Create a collection of nets
get_object_occurrences%-quiet%# Queries collection of physical objects in all mib instances given a handle to a physical object
get_objects_by_location%-at -classes -design -expect -expect_at_least -filter -hierarchical -include_fill_shapes -intersect -quiet -touching -within%# Queries a collection of physical objects based on a physical search criteria.
get_output_delays%-corners -expect -expect_at_least -filter -modes -of_objects -quiet -scenarios%# Create a collection of output delays
get_overlap_blockages%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Creates a collection of overlap blockages
get_parasitic_techs%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp%# Create a collection of parasitic techs
get_path_group%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -quiet -regexp%# Synonym for 'get_path_groups'
get_path_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -mode -nocase -quiet -regexp%# Create a collection of path_groups
get_pg_regions%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of PG regions
get_pin%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -intersect -leaf -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Synonym for 'get_pins'
get_pin_blockages%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of pin_blockages from the current design
get_pin_guides%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of pin_guides from the current design
get_pins%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -intersect -leaf -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Create a collection of pins
get_placement_blockages%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -quiet -regexp -touching -within%# Creates a collection of placement blockages
get_port%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -intersect -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Synonym for 'get_ports'
get_port_antenna_property%-layer -port%# Get the antenna prop values for a specified port
get_port_buses%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -physical_context -quiet -regexp%# Create a collection of port buses
get_ports%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -intersect -nocase -of_objects -physical_context -quiet -regexp -touching -within%# Create a collection of ports
get_power_clock_scaling%-scenarios%# Get clock frequency scaling
get_power_derate%-internal -leakage -scenarios -switching -user%# Get power derate on objects
get_power_domains%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Create a collection of power domains
get_power_group%-default -user%# returns list of all power groups cell is in
get_power_strategies%-domain -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# get power strategies of a power domain
get_power_switch_patterns%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Get existing power switch patterns
get_pr_rules%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of tech pr_rules
get_purposes%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of tech_purposes
get_related_supply_nets%-expand -expect -expect_at_least -filter -ground -in_block_upf -quiet%# Create a collection of related supply nets of pins or ports
get_routes_between_objects%-quiet%# find routes connecting two pins/ports on the same net
get_routing_blockages%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -include_lib_cell -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of routing blockages
get_routing_corridor_shapes%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of routing corridor shapes
get_routing_corridors%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of routing corridors
get_routing_guides%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -quiet -regexp -touching -within%# Creates a collection of routing guides
get_routing_rules%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Creates a collection of routing rules
get_rp_blockages%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Creates a collection of RP blockages from the current design
get_rp_group_objects%-blockage -cell -column -hierarchical -row -rp_group%# get cells/rp_groups/rp_bockages of RP group
get_rp_groups%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp -top%# Creates a collection of RP Groups from the current design
get_scenarios%-corners -exact -expect -expect_at_least -expect_each_pattern_matches -filter -modes -nocase -of_objects -quiet -regexp%# Create a collection of scenarios
get_selection%-count -create_slct_buses -design -fewer_than -more_than -name -num -slct_targets -slct_targets_operation -type -type_list%# Get contents of a selection bus
get_shapes%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -include_fill -include_lib_cell -include_shield -intersect -nocase -of_objects -quiet -regexp -shield_only -touching -within%# Creates a collection of shapes
get_shaping_blockages%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Creates a collection of shaping blockages
get_site_arrays%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of site arrays
get_site_defs%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of site_defs
get_site_rows%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of site rows
get_snap_setting%-class -cursor_edge -edge_radius -enabled -fix_orientation -macro_by_color -object_edge -preferred_track -user_grid%# Get common snapping settings
get_supernets%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -hsc -nocase -of_objects -quiet -regexp%# Create a collection of supernets
get_supply_nets%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp -segments -top_net_of_hierarchical_group%# Create a collection of supply nets
get_supply_ports%-exact -exclude_power_switch -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Create a collection of supply ports
get_supply_sets%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Create a collection of supply sets
get_switching_activity%-corners -fall -modes -path_sources -related_clock -rise -scenarios -state_condition%# Get Switching Activities
get_techs%-all -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -of_objects -quiet -regexp%# Returns the associated tech object
get_terminals%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -include_lib_cell -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of terminals
get_timing_arcs%-design -expect -expect_at_least -filter -from -of_objects -quiet -to%# Create a collection of timing arcs
get_timing_paths%-corners -delay_type -exception -exclude -fall_exclude -fall_from -fall_through -fall_to -from -groups -include_hierarchical_pins -max_paths -modes -nworst -path_type -report_by -rise_exclude -rise_from -rise_through -rise_to -scenarios -slack_lesser_than -sort_by -start_end_pair -through -to%# get timing paths
get_topological_constraints%-exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Get Topological Pin Feedthrough constraints
get_topology_edges%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Creates a collection of topology_edges
get_topology_nodes%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -nocase -of_objects -quiet -regexp%# Creates a collection of topology_nodes
get_tracks%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of tracks
get_undo_info%-all -command -current -details -name -system -user%# Return information on the undo system
get_user_units%-input -numeric -output -type%# Get one user input or output unit value
get_utilization_configurations%-block -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp -scope%# Get the configurations defined for utilization reporting
get_via_defs%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of via_defs
get_via_regions%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of via_regions
get_via_rules%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -library -nocase -of_objects -quiet -regexp -tech%# Creates a collection of via rules
get_vias%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -include_lib_cell -include_shield -intersect -nocase -of_objects -quiet -regexp -shield_only -touching -within%# Creates a collection of vias
get_view_switch_list%-design -explicit -global -library%# Get the value of the specified view switch list
get_virtual_connections%-of_objects%# get virtual connections
get_voltage_area_rules%-design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -nocase -quiet -regexp%# Creates a collection of voltage_area_rules from the current design
get_voltage_area_shapes%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of voltage_area_shapes from the current design
get_voltage_areas%-at -design -exact -expect -expect_at_least -expect_each_pattern_matches -filter -hierarchical -intersect -nocase -of_objects -quiet -regexp -touching -within%# Creates a collection of voltage_areas from the current design
get_working_design_stack%-instance%# Gets current working design stack
getvar%-names -nosubst -quiet%# Returns a parameter value
group_cells%-cell_name -module_name -phys_wrapper%# Create a new hierarchy from a group of cells
group_path%-comment -critical_range -default -fall_from -fall_through -fall_to -from -name -priority -rise_from -rise_through -rise_to -through -to -weight%# Groups paths for cost function calculations
gui_add_missing_vias%-max_layer -min_layer%# Add missing vias
gui_bin%-attr -bar_brush -bin_range -boundary -clct -cmd -create_slct_buses -exact_binning -filter_cmd -ignore_values -lower_bound -lower_bound_strict -nice_level -numBin -num_bins -overflow -return_values -slct_targets -slct_targets_operation -small_is_good -underflow -upper_bound -upper_bound_strict -value_list%# Bin a collection
gui_change_highlight%-add -all_colors -collection -color -remove -toggle%# Change the global highlight state.
gui_change_layer%-layer -object%# Set the pin layer of object
gui_change_via_def%-via -via_def%# Change the via_def attribute of a via
gui_change_via_size%-columns -rows -via%# Set the number of rows and columns attributes of a via
gui_check_drc_errors%-filter_same_net_spacing -honor_ndr -layers -limit_area -max_error_limit -max_processing_time -max_shape_limit -of_objects -rules -show%# Check for drc errors
gui_create_attrgroup%-attr_list -class -name%# Creates gui attribute group
gui_create_pref_category%-category%# Create a preference category
gui_create_pref_key%-category -description -keep_value_if_exist -key -legal_value_list -max -min -read_only -save_on_exit -string_to_int_map -value -value_type%# Create a preference key-value pair
gui_create_task%-default -help_string -icon -item_root -menu_string -name%# Create a task with the given name.
gui_create_task_item%-item_root -name -page -search_terms -task%# Create an item for a task to invoke a Task Assitant page
gui_create_tk_palette_type%-create_command -dock_edge -icon -title -type -window_types%# Create a type of Tk palette.
gui_create_vm%-bot_exaggeration -discrete -float -help_topic -icon -infotip -mid_exaggeration -name -netfilter -show_only_pins_of_nets -title -top_exaggeration -update_cmd%# Create new Visual Mode
gui_create_vmbucket%-above -at -below -collection -color -exaggeration -infotip -maxval -minval -name -netfilter -number -pattern -title -visible -vmname%# Create new Visual Mode Bucket
gui_delete_attrgroup%-all -class -name%# Deletes gui attribute group
gui_edit_vmbucket_contents%-add -collection -name -remove -replace -vmname%# Edit contents of a Visual Mode Bucket
gui_eval_command%-command -echo -history -honor_preview -preview%# Execute and log a Tcl command
gui_exist_pref_category%-category%# check for category existence, returns [0|1]
gui_exist_pref_key%-category -key%# check for key existence, returns [0|1]
gui_get_bucket_option%-bucket -default -map -option%# Get option on a bucket for the specified Visual/Map Mode
gui_get_bucket_option_list%-map%# Get list of options supported for buckets of the specified Visual/Map Mode
gui_get_highlight%-all_colors -color -more_than -return_select_bus%# Get a collection of highlighted objects.
gui_get_highlight_options%-all_colors -auto_cycle_color -current_color%# Get highlighting options.
gui_get_layer_widths%-current -default -layer -user%# get layer widths
gui_get_map_option%-default -map -option%# Get option of a specified Visual/Map Mode
gui_get_map_option_list%-map%# Get list of options supported by specified Visual/Map Mode
gui_get_pref_keys%-category%# get keys in specified categories
gui_get_pref_value%-category -key%# Get value for specified key
gui_get_setting%-list -setting -window%# 
gui_get_vm%-bot_exaggeration -buckets -discrete -float -help_topic -icon_file -infotip -mid_exaggeration -name -netfilter -show_only_pins_of_nets -title -top_exaggeration -update_cmd%# Get attributes for Visual Mode
gui_get_vmbucket%-collection -color -exaggeration -infotip -maxval -minval -name -netfilter -number -objcount -pattern -title -visible -vmname%# Get attributes for Visual Mode Bucket
gui_get_window_ids%-parent -type%# Get a list of window ids
gui_get_window_pref_categories%-window -window_type%# Get list of preference categories for object specified by window
gui_get_window_pref_keys%-category -window -window_type%# Get list of preference categories for object specified by window
gui_get_window_pref_value%-category -key -window -window_type%# Get preference value for object specified by window or window type
gui_get_window_types%-type%# Get a list of window types
gui_highlight_nets_of_selected%-flylines%# Highlight nets of selected objects
gui_list_attrgroups%-all -attr_list -class -full -name -tcl%# List gui attribute groups
gui_load_cell_density_mm%-area%# create cell density map mode
gui_load_pin_density_mm%-area%# create pin density map mode
gui_rail_map_options%-backward_min_max -backward_power_export -backward_power_map -build_scale -build_threads -dep_mode -enable_report -mode -preview_depth -preview_display_focus -preview_display_full -preview_focus -preview_focus_area -preview_focus_depth -preview_full -preview_limit -preview_limit_3 -preview_limit_4 -preview_limit_5 -preview_limit_6 -preview_report_focus -preview_report_full -report_footer -report_header -report_image -report_into_db -report_legend -report_map_file -report_map_mark -report_map_perf -report_path -report_path_current -report_prefix -report_result -report_scale_focus -report_scale_full -report_summary -report_verbose -skip_floating -skip_floating_export -test_control -test_control2 -test_control3%# Rail map options
gui_read_timing_paths%-blocks -cells -file -report -strict_validate%# read timing paths
gui_remove_pref_key%-category -key%# Remove a preference key
gui_remove_vm%-name%# Remove Visual Mode
gui_remove_vmbucket%-all -name -vmname%# Remove Visual Mode Bucket
gui_report_task%-file -item_root -task%# Write a report on the contents of a task
gui_select_connected_net_shapes%-cross_net -hierarchical%# Select connected net shapes
gui_select_nets_of_selected%-hierarchical%# Select nets of selected objects
gui_set_bucket_option%-bucket -default -map -option -value%# Set option on a bucket for the specified Visual/Map Mode
gui_set_current_task%-task%# Set the task with the given name as the current task.
gui_set_highlight_options%-auto_cycle_color -current_color -next_color%# Set highlighting options.
gui_set_layer_widths%-clear -layer -values%# set layer widths
gui_set_map_option%-default -map -option -value%# Set option on a specified Visual/Map Mode
gui_set_pref_value%-category -key -value%# Set value for specified key
gui_set_select_menu_adds_to_selection%-value%# enable or disable add to selection mode
gui_set_setting%-setting -value -window%# 
gui_set_task_list%-tasks%# Set the order of visible tasks
gui_set_vm%-bot_exaggeration -buckets -float -help_topic -icon -infotip -mid_exaggeration -name -netfilter -set_exaggerations -show_only_pins_of_nets -title -top_exaggeration -update_cmd%# Set Visual Mode attributes
gui_set_vmbucket%-above -at -below -collection -color -exaggeration -infotip -maxval -minval -name -netfilter -number -pattern -title -visible -vmname%# Set attributes for Visual Mode Bucket
gui_set_window_pref_key%-category -key -value -value_type -window -window_type%# Create a preference key owned by a particular window or window type
gui_show_man_page%-apropos -html%# 
gui_show_map%-map -show -window%# Show/Hide a specified Visual/Map Mode
gui_start%-file -no_windows%# Start GUI
gui_update_attrgroup%-add -anchor -attr -attr_list -class -delete -move -name%# Updates gui attribute group
gui_update_pref_file%-file%# Update preference file
gui_update_vm%-name%# Update Visual Mode
gui_update_vm_annotations%-add -center -clear -color -draw_net -info_tip -line_style -pattern -query_command -query_text -text -type -width%# Update visual mode annotations
gui_write_timing_paths%-comment -file -overwrite -tag%# write timing paths
h2t%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -clear_zone -create_port -custom_attr -custom_tag -cutout_area -cutout_bloat -cutout_pullback -display_channel -display_zone -do_not_check_shorts -do_not_cutout_nets -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -just_clear_zone -log_track_number -nets -nets_order -num_wires -preview -remove -reuse_channel_tracks -reuse_zone_tracks -shield -shield_name -shield_pullback -shield_type -skip_tracks -snap_to_track -stepping -swizzle -topology -track_overrides_pin -trim_area -use_pin -v_track_freedom -verbose -wrong_way_metal -zone%# Creates trunk(s) based on topology description
help%-groups -verbose%# Display quick help for one or more commands.
help_app_options%-category -scope -verbose%# Display help for application options
help_attributes%-application -user -verbose%# Display help for attributes and object types
history%-h -r%# Get command history
icc2_dump_icc_mcmm_config%-outdir -regsub_from_to_file%# bridge from icc2 settings to mcmm_config.tcl
iccpp_com_annotate_rule_based_track_info%-bbox -cutline -group -layer -width%# Annotate rule based tracks on canvas.
iccpp_com_get_rule_based_track_capacity%-bbox -layer -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info%-layer%# Return a list of rule based track info.
iccpp_com_get_rule_based_track_info_flat%-bbox -cutline -layer -text_annotation -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_cntr%-bbox -cutline -exclude_bbox -layer -text_annotation -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_cntr_width_h2t%-bbox -cutline -exclude_bbox -layer -skip_tracks -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_cntr_width_h2t_itar%-bbox -cutline -exclude_bbox -layer -skip_tracks -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_cntr_width_h2t_snps%-bbox -cutline -exclude_bbox -layer -skip_tracks -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_no_tracks_defined%-bbox -cutline -layer -text_annotation -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_simple%-bbox -layer -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_width_h2t%-bbox -cutline -layer -text_annotation -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_width_h2t_itar%-bbox -cutline -layer -text_annotation -width%# Return flat sorted list of rule based tracks.
iccpp_com_get_rule_based_track_info_flat_width_h2t_snps%-bbox -cutline -layer -width%# Return flat sorted list of rule based tracks.
iccpp_com_track_num_to_track_info%-bbox -centerline -clear -display -group -layer -track_num -width%# Return LIST of track info given a list of track numbers.
iccpp_com_xy_to_track_info%-bbox -centerline -clear -display -dont_init_spreading -group -layer -nets -point -snap_to_dir -width%# Returns LIST of track info for a list of {X Y} coords on canvas.
iccpp_cr_create_term_from_bbox%-add_metal -area_bbox -associate_shield_nets -delete -do_not_check_shorts -group -layer -net_bbox -port_name -preview -shield -shield_name -shield_type -term_name -track%# Creates a term on a track
iccpp_cr_create_trunk_from_here_to_there%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -create_port -custom_attr -custom_tag -cutout_area -cutout_bloat -cutout_pullback -do_not_check_shorts -do_not_cutout_nets -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -log_track_number -nets -nets_order -preview -reuse_channel_tracks -reuse_zone_tracks -shield -shield_name -shield_pullback -shield_type -skip_tracks -snap_to_track -stepping -swizzle -topology -trim_area -use_pin -v_track_freedom -wrong_way_metal -zone%# Creates trunk(s) based on topology description
iccpp_cr_create_trunk_from_here_to_there_for_swizzle%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -create_port -custom_attr -custom_tag -cutout_area -cutout_bloat -cutout_pullback -do_not_check_shorts -do_not_cutout_nets -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -log_track_number -nets -nets_order -preview -reuse_channel_tracks -reuse_zone_tracks -shield_pullback -skip_tracks -snap_to_track -stepping -swizzle -topology -trim_area -use_pin -v_track_freedom -wrong_way_metal -zone%# Creates trunk(s) based on topology description
iccpp_cr_create_trunk_from_here_to_there_with_pin_shielding%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -create_port -custom_attr -custom_tag -cutout_pullback -do_not_check_shorts -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -log_track_number -nets -nets_order -preview -reuse_channel_tracks -reuse_zone_tracks -shield -shield_name -shield_pullback -shield_type -skip_tracks -snap_to_track -stepping -swizzle -topology -use_pin -v_track_freedom -wrong_way_metal -zone%# Creates trunk(s) based on topology description
iccpp_cr_create_trunk_from_here_to_there_with_shielding%-avoid_area -avoid_layers -bloat_channel -bloat_zone -channel -clean_channel_tracks -clean_named_zone_tracks -clean_zone_tracks -clear -create_port -custom_attr -custom_tag -cutout_area -cutout_bloat -cutout_pullback -do_not_check_shorts -do_not_cutout_nets -edge_overhang -edge_pullback -edge_pullback_custom -find_free_tracks -h_track_freedom -ignore_boundary_guides -include_power_for_free_tracks -log_track_number -nets -nets_order -preview -reuse_channel_tracks -reuse_zone_tracks -shield -shield_name -shield_pullback -shield_type -skip_tracks -snap_to_track -stepping -swizzle -topology -trim_area -use_pin -v_track_freedom -wrong_way_metal -zone%# Creates trunk(s) based on topology description
iccpp_cr_create_trunks_from_pin_to_pin%-dir_follows_sign -do_not_check_shorts -extensions -layer_legs -nets -preview -shield -shield_name -shield_type -start_from%# Creates trunks from pins of ebb to pins of ebb or micron value
iccpp_cr_create_trunks_from_pins_to_point%-create_terminals -do_not_check_shorts -extention_direction -extention_distance -layer -min_layer -nets -of_cells -pin_layer -preview -push_pins -shield -shield_name -shield_type -snap_to_track -width%# Creates trunks from pins to point or micron value
iccpp_cr_create_trunks_from_pins_to_trunk%-cluster_proximity -do_not_check_shorts -layer -min_layer -nets -of_cells -offset_cell_pin -pin_direction -preview -shield -shield_name -shield_type -track_offset -use_existing_shape -width%# Creates trunks from pins to trunk
iccpp_cr_create_trunks_from_ports%-backoff_from_ports -do_not_check_shorts -extention_direction -extention_distance -layer -min_layer -nets -preview -shield -shield_name -shield_type -use_port_width -width%# Creates trunks from ports to pins
iccpp_cr_create_trunks_from_ports_to_trunk%-backoff_from_ports -do_not_check_shorts -layer -min_layer -nets -preview -shield -shield_name -shield_type -width%# Creates trunks from pins to trunk
iccpp_cr_create_wire_from_net_bbox%-area_bbox -associate_shield_nets -delete -do_not_check_shorts -group -layer -net_bbox -net_name -preview -shield -shield_name -shield_type -track%# Creates a wire on a track
iccpp_cr_create_wire_from_net_bbox_h2t%-area_bbox -associate_shield_nets -delete -do_not_check_shorts -group -layer -net_bbox -net_name -preview -shield -shield_name -shield_type -track -width%# Creates a wire on a track
iccpp_cr_create_wire_from_net_bbox_with_track%-area_bbox -associate_shield_nets -delete -do_not_check_shorts -group -layer -net_bbox -net_name -preview -shield -shield_name -shield_type -track%# Creates a wire on a track
iccpp_cr_place_flops%-layer -layer_weight -nets -repeater_distance -repeater_name -repeater_number -xy%# Creates repeaters on a net trunk
iccpp_cr_remove_user_shape_antennas%-nets%# remove antennas on user shapes, iccpp_preroutes
iccpp_cr_remove_vias_for_preroutes%-layer -nets -tag%# Creates vias on given nets
iccpp_cr_track_shared_trunks%-complete_routing -do_not_check_shorts -layer -nets -preview -ref_net -ref_obj -shield -shield_name -shield_type -to_trunk -track_num -use_ref_obj_layer -width%# Creates track shared trunks off of reference objects or on a specified track
iccpp_cr_trim_antennas%-interactive -nets -user_attr%# trim back antennas on nets
identify_channels%-cross_area -cross_area_height -cross_area_width -cut_polyrect -horizontal_threshold -output_filename -vertical_threshold%# identify channels between objects
identify_multibit%-apply -cells -exclude_instance -exclude_library_cells -input_map_file -mv_cell -no_dft_opt -output_file -register -slack_threshold -slack_threshold_file%# identify multibit bank
info_var%-defined -history -is_array -property -type%# Print variable info
initialize_floorplan%-boundary -coincident_boundary -control_type -core_offset -core_utilization -flip_first_row -honor_pad_limit -keep_boundary -keep_detail_route -keep_objects -keep_pg_route -keep_placement -orientation -origin_offset -pin_snap -row_core_ratio -shape -side_length -side_ratio -site_def -use_site_row%# Perform initializing floorplan in design planning
insert_buffer%-inverter_pair -lib_cell -new_cell_names -new_net_names -no_of_cells%# Synonym for 'add_buffer'
insert_via_ladders%-allow_drcs -allow_patching -clean -connect_within_metal -ignore_rippable_shapes -ignore_routing_shape_drcs -ndr_on_top_layer_only -nets -pattern_must_join_over_pin_layer -relax_line_end_via_enclosure_rule -relax_pin_layer_metal_spacing_rules -remove_routing_shapes_below_net_via_ladder_top_layer -shift_vias_on_transition_layers -strictly_honor_cut_table -user_debug -verbose%# Perform via ladder insertion
legalize_placement%-boundary -cells -incremental -moveable_distance -post_route -priority%# Legalize a placement.
legalize_rp_groups%-legalize_over_rp%# Legalize Relative Placement Groups
link%-force -incremental -rebind -verbose%# Synonym for 'link_block'
link_block%-force -incremental -rebind -verbose%# Resolve references in a block
link_design%-force -incremental -rebind -verbose%# Synonym for 'link_block'
list_attributes%-application -class -nosplit%# List currently defined attributes
list_blocks%-lib_cells -ref_libs%# List the blocks in the given libraries
list_commands%-options -status%# Prints list of all the commands.
list_constraints%-nosplit -significant_digits%# List constraints applied to one object
lminus%-exact%# Remove elements from a list
load_block_constraints%-all_blocks -blocks -host_options -type -work_dir%# Load constraints for child blocks
load_busplans%-buses -only_create -replace_existing -verbose -xml_file%# Read files and create pipline register planning buses
load_constraints%-auto_clock -force -promote%# Load constraints from disk
load_upf%-noecho -scope -strict_check -supplemental%# Read a Synopsys UPF Constraints format script
magnet_placement%-avoid_soft_blockage -cells -exclude_buffers -get_collection -hierarchy_mode -logical_levels -mark_fixed -mark_legalize_only -move_fixed -move_legalize_only -multiple_long_port_mode -only_report_magnet_cells -stop_by_sequential_cells -stop_on_sequential_cells -stop_points%# Run magnet_placement
man%-html%# Display reference manual pages.
map_freeze_silicon%-eco_cell -filler_map_strategy -lib_cells_for_filler_recovery -map_file -spare_cell%# manually map freeze silicon
map_isolation_cell%-domain -lib_cells%# Map isolation strategy to library cells
map_level_shifter_cell%-domain -lib_cells%# Map level shifter strategy
map_power_switch%-domain -lib_cells%# Specify power switch cell to be used for the switch instance
map_retention_cell%-domain -elements -lib_cell_type -lib_cells -lib_model_name%# Map retention strategy to library cells
mark_clock_trees%-clear -clock_cell_spacing -clocks -dont_touch -fix_sinks -freeze_routing -routing_rules -synthesized%# Mark clock trees
merge_abstract%-all_blocks -blocks -force -host_options%# Merge abstract to design view
merge_clock_gates%-clocks%# Merge ICG cells
merge_stream%-cell_log_file -compress_gds -format -merge_cell_shapes -merge_conflict_suffix -merge_files -oasis_compression_level -rename_cell -rename_conflicting_cell -top_cell -units -verbose%# Merge stream files to one.
modify_busplan%-add_guide -add_register -after -balance_registers -before -change_rule -load_launch_capture_budget -location -move_element -name -reconnect_elements -remove_elements -rename%# Modify elements in busplans
modify_rp_groups%-add_columns -add_rows -flip_column -flip_row -remove_columns -remove_rows -swap_columns -swap_rows%# modifies the structure of RP group
move_block%-force -from_block -to_block%#  Move one block to the same or different library in memory and on disk
move_block_origin%-design -to%# Shifts the block origin to the relative coordinate
move_lib%-force -from_lib -to_lib%# move a library
move_objects%-delta -from -group -rotate_by -to -x -y%# Move and rotate selected objects
open_attachment%-mode -of_object%# Attaches a file as user attachment to a lib or design.
open_block%-check -edit -read -ref_libs_for_edit%# Open a block
open_drc_error_data%-checkonly -file_name -readonly -readwrite%# Opens an error data
open_lib%-edit -read -ref_libs_for_edit%# Open a library
optimize_dft%-clock_aware%# optimize scan chains
optimize_rdl_routes%-layer -nets -nets_in_file -objects -reserve_power_resources%# Optimize RDL routes
optimize_routability%-check_drc_rules -drc_rules -flip -keepout_width -layer_rules -remove_keepouts -route%# Optimize routability
optimize_routes%-max_detail_route_iterations -nets -reroute_all_shapes_in_nets%# Optimize wires and vias
parallel_execute%-commands_only -list_allowed_commands -max_cores%# Execute given set of read-only commands parallely
parse_proc_arguments%-args%# Parse arguments to a procedure
pdintent2spec%-blocks -pd_intent_file_path%# Compares (bottom-up) PD Intent against SPEC and writes out a comparision report 
place_eco_cells%-cells -channel_aware -displacement_threshold -eco_changed_cells -fixed_connection_net_weight -honor_user_net_weight -ignore_pin_connection -legalize_mode -legalize_only -max_displacement_threshold -max_fanout -no_legalize -remove_filler_references -unplaced_cells -use_virtual_connection%# Place eco cells
place_freeze_silicon%-cells -lib_cells_for_filler_recovery -map_spare_cells_only -min_filler_distance -no_spare_cell_swapping -write_map_file%# Place eco cells by swapping out the spare cells in the freeze silicon ECO flow
place_io%-bump_assignment_only -include_unassigned_pads -incremental -io_guide -match_terminals_to_bumps -matching_types -pad_assignment_file -rule%# Place IO pads or drivers
place_opt%-from -list_only -to%# Run placement+optimization flow
place_pins%-cells -exclude_nets -nets -nets_to_exclude_from_routing -pins -ports -self -use_existing_routing%# Perform pin placement in design planning
pop_up_objects%-blocks -cells%# pop up user specified objects
print_message_info%-ids -summary%# Print information about messages
print_time%-msg -stage -tag%# Prints time stamp header
print_vars%-print -regexp -value%# Prints all parameter variables
printvar%-application -user_defined%# Print the value of one or more variables.
promote_clock_data%-auto_clock -balance_points -cells -mesh_annotations%# promote clock data from a lower level design to the top
promote_constraints%-auto_clock -cts -force%# promote constraints from a lower level design to the top
propagate_3d_connections%-check_only -nets%# Propagate logical net connection according to physical contact relationship
propagate_3d_matching_types%-check_only -force -from -matching_types -to%# propagate matching types from one chip to another chip
propagate_pin_mask_to_via_metal%-block%# Propagate pin mask to via metal surround
propagate_switching_activity%-corners -modes -scenarios%# Propagates switching activities in a design
push_down_clock_trunks%-clock%# Push down clock trunk cells
push_down_objects%-cells%# push down user specified objects
push_rdl_routes%-bounding_box -direction -layer -mode -nets -nets_in_file -objects -sweep_range%# push RDL routes
pwrlite_gen_saif_all_units%-delay_model -outdir -testname -verilog%# Create GLS-based SAIF for all units in design
pwrlite_gen_unit_testlists%-outdir -testlist -testname%# Create unit testlist
query_objects%-class -truncate -verbose%# Display objects in the database
query_qor_snapshot%-and -columns -directory -display -filters -group_by -name -output_file -sort_by -type%# Query the detail information of QoR snapshot
rdt_call_configulate_local%-block -cmdline -xml%# Call configulate to parse xml file
rdt_constrain_visa_logic%-scenario%# adds timing constraints for VISA logic
rdt_convert_units%-from -to -value%# rdt_convert_units - Converts units of a given metric
rdt_copy_collateral%-dssc_ver -file_type -flow -output_dir -stage%# rdt_copy_collateral - Copies output (netlist,spef,upf to a directory and creates manifest 
rdt_done%-stage%# default finish stage: run_logscan, mark_step, save_stage, reports
rdt_gen_parallel_rpts%-run_dir -stage%# rdt_gen_parallel_rpts - This procedure generates the reports for the flow stages in parallel to stage execution 
rdt_gen_visa_hier_report%-stage%# extract and report VISA logic information
rdt_get_all_corners%-block -work_dir%# Reads pvconditions xml file and returns list of all corners
rdt_get_all_modes%-block -work_dir%# Reads pvconditions xml file and returns list of all modes
rdt_get_all_scenarios%-block -work_dir%# Reads pvconditions xml file and returns list of all scenarios
rdt_get_block_data%-block -block_name -debug -keys -noheaders -set_gvars -work_dir%# Reads block_properties xml file and creates G_BLOCK_DETAILS through it
rdt_get_block_list%-block -fval -work_dir%# Reads block_properties xml file and lists all the blocks that match the provided filters
rdt_get_derate_data%-alt -analysis_type -block -corner -derate -flow -grid_size -model_type -variant -view -work_dir%# Returns list derate files based on filters provided
rdt_get_dont_use_list%-groupfile%# Reads groupfile to return a list of dont_use regexps.
rdt_get_dont_use_reasons%-groupfile%# Reads groupfile to return array of dont_use regex/reason pairs in list format.
rdt_get_global_voltages%-corner%# Reads G_CORNER_DETAILS to find the voltage associated with a RAIL.
rdt_get_lib_attribute_data%-alt -block -flow -model_type -variant -view -work_dir%# Returns list of lib attribute files based on filters provided
rdt_get_lib_data%-alt_type -block -cell_type -corner -file -flow -headers -lib -model_type -variant -view -work_dir%# Returns list libs based on filters provided
rdt_get_lib_settings_data%-alt -block -flow -headers -model_type -scenario -settings_label -view -work_dir%# Returns list libs based on filters provided
rdt_get_lib_ver_data%-block -library -manifest -print_libname -section -work_dir%# Reads lib_ver.xml file and returns list
rdt_get_library_list%-block -work_dir%# Reads lib_ver.xml file and returns list
rdt_get_license%-max_attempts -wait%# Procedure to get a license
rdt_get_pdk_data%-fval -headers -separator -work_dir%# Reads pdk xml file and lists all the files that match that filter
rdt_get_pdk_settings%-block -headers -model_type -stdlib_type -technology -view -work_dir%# Call configulate local to read pdk.xml to set process GVARS
rdt_get_pvc%-block -corner -debug -noheaders -set_gvars -work_dir%# Reads pvconditions xml file and creates G_CORNER_DETAILS through it
rdt_get_rail_voltage%-corner -min -rail%# Reads G_CORNER_DETAILS to find the voltage associated with a RAIL.
rdt_get_relevant_scenario_data%-block -keys -scenario -work_dir%# Reads pvconditions xml file and creates G_CORNER_DETAILS through it
rdt_get_relevant_scenarios%-block -flow -primary -work_dir%# Reads pvconditions xml file and returns list of all scenarios
rdt_get_scenario_data%-block -debug -keys -noheaders -scenario -set_gvars -work_dir%# Reads pvconditions/mcmm xml file and creates G_SCENARIO_DETAILS through it
rdt_is_xml_file_empty%-xml%# Reads pvconditions xml file and returns list of all modes
rdt_list_flow%-sources%# 
rdt_list_steps%-print -sources%# 
rdt_mark_stage%-duration -memory -stage -step_sequence%# get/set rdt step attribute
rdt_remove_stage%-flow -stage%# Remove a stage from a given flow
rdt_remove_step%-name%# Remove a step from a given stage in the flow
rdt_report_dont_use%-cell%# Returns the reason that a cell is in the dont_use list.
rdt_reset_logscan_pointer%-line -unset%# resets the pointer for start of logscan
rdt_run_logscan%-aux_rules -check_only -logfiles -rules -skip_logfile_header_lines -summary_file%# run logscan rules
rdt_run_multiple_sessions%-bits -mode -os -rundir%# rdt_run_multiple_sessions - This procedure  runs multiple runs 
rdt_save_attributes%-change_stage -change_step -flow_status -parent_run -stage -stage_run -step_attr%# get/set rdt step attribute
rdt_scenario_timing_constraints%-scenario%# load timing constraints for given scenario
rdt_signoff_status%-stage%# Give the status of a signoff run
rdt_source_if_exists%-display -inclusive -local -require -silent%# source script, if it exists
rdt_source_if_exists_in_scenario%-display -inclusive -local -require -scenario -silent%# source script, if it exists using scenario specific search path
rdt_status%-leaf -par_rpts -stage%# rdt_status - This procedure displays the status of the flow 
rdt_step_run_status%-change_stage -change_step -stage -stage_run -step_attr%# get/set rdt step attribute
rdt_timing_constraints%-scenario%# Prints percentage of cell/net delays in a path
rdt_wrap%-body -disable -post -pre -stage -step%# Creates a pre or post for a stage or a step to be run
rdt_zip_files%-logs -reports -stage%# rdt_zip_files - This procedure zips logfiles and reports 
read_aif%-ignore_assign_nets -pad_to_ref_list -use_port_name%# Read bump locations and connected nets or ports
read_cell_expansion%-input -scale_factor%# Read in a file containing cell expansion factors
read_def%-add_def_only_objects -convert_sites -design -no_incremental -syntax_only -traverse_physical_hierarchy%# Read DEF files
read_drc_error_file%-drc_type -error_data -file%# Convert third party error files into NDM error data.
read_lib_package%-destination -overwrite%# Restores a packed library
read_net_estimation_rules%-filename%# Read xml file with net estimation rule settings
read_ocvm%-corners%# Read AOCVM or POCVM tables
read_parasitic_tech%-layermap -name -tlup%# Read a parasitic tech file
read_parasitics%-block -corner_spef -validate%# a block level read parasitics command
read_pin_constraints%-file_name%# Read pin/net constraints in design planning
read_saif%-corners -exclude_sdpd -modes -nocase -normalize -path -scenarios -strip_path%# Read a Switching Activity Interchange Format file
read_sdc%-echo -syntax_only -version%# Read a Synopsys Design Constraints format script
read_signal_em_constraints%-encrypted -format%# Reads the signal electro-migration rules
read_tech_file%-convert_sites%# Read an technology file into the current library
read_tech_lef%-design -merge_action -syntax_only%# Read LEF technology data
read_top_level_netlist%-connections -design_name -format -ignore_blocks -map_file -output%# Create top-level netlist from text files
read_verilog%-design -library -top%# Read a Verilog file
read_verilog_outline%-allocation -buffer_cells -dense_modules -depth -design -glue_cell_count -keep_port_depth -large_threshold -leaf_cells -library -macro_cells -partition -port_modules -sparse_modules -target_block_size -target_cell_count -top%# Create an outline design from a Verilog file
rebind_block%-verbose%# Rebind references in a block
reconnect_fishbone_style_power_switch%-ack_pin_name -ctrl_pin_name -sw_cells%# blockage aware reconnect fishbone style power switch
record_layout_editing%-output -start -stop%# record layout editing
record_signoff_eco_changes%-compress -def -init -input -start -stop%# record signoff eco flow
recover_rp_placement%-all -blockage%# recover the placement information of RP groups
recycle_programmable_spare_cells%-cells -lib_cells_for_filler_recovery%# Recycle the removed eco cells with internal attribute psc_filler marked in the freeze silicon ECO flow and restore them to be PSC fillers
redirect%-append -channel -compress -file -tee -variable%# Redirect output of a command to a file
redo%-all -check_only -levels -marker -silent%# Redo one or more commands
refine_opt%-end_points -from -list_only -nets -path_groups -to%# Refine placed and optimized design further
refine_placement%-congestion_effort -coordinates -effort -perturbation_level%# Create an incremental coarse placement
refresh_via_ladders%-nets%# Refresh via ladders
remove_annotated_check%-all -clock -corners -fall -from -hold -modes -nochange_high -nochange_low -period -recovery -removal -rise -scenarios -setup -to -width%# Remove back-annotated check arc values
remove_annotated_delay%-all -corners -from -modes -scenarios -to%# Remove annotated delay time
remove_annotated_power%-all -scenarios%# Remove annotated power dissipation on cells
remove_annotated_transition%-all -corners -modes -scenarios%# Remove annotated transition time
remove_antenna_rules%-library -name%# Remove the antenna rules from the library
remove_attachments%-of_object%# Remove the attachments with the given names from the given library or design.
remove_attributes%-name -objects -quiet%# Remove attribute on the specified objects
remove_block_pin_constraints%-cells -pin_spacing_control -self%# Remove block pin constraints in design planning
remove_blocks%-force%# Remove one block from memory and disk
remove_bound_shapes%-all -force -verbose%# Removes a list of bound shapes
remove_boundary_cell_rules%-all -at_va_boundary -bottom_boundary_cells -bottom_left_inside_corner_cells -bottom_left_outside_corner_cell -bottom_right_inside_corner_cells -bottom_right_outside_corner_cell -bottom_tap_cell -do_not_swap_top_and_bottom_inside_corner_cell -insert_into_blocks -left_boundary_cell -min_horizontal_jog -min_row_width -mirror_left_boundary_cell -mirror_left_inside_corner_cell -mirror_left_outside_corner_cell -mirror_right_boundary_cell -mirror_right_inside_corner_cell -mirror_right_outside_corner_cell -no_1x -prefix -right_boundary_cell -separator -tap_distance -top_boundary_cells -top_left_inside_corner_cells -top_left_outside_corner_cell -top_right_inside_corner_cells -top_right_outside_corner_cell -top_tap_cell%# Removes rules for boundary cell creations and placements
remove_bounds%-all -force -verbose%# Removes a list of bounds
remove_buffer%-from -net%# Synonym for 'remove_buffers'
remove_buffer_trees%-all -from -hfs_fanout_threshold -no_clustering -source_of -verbose%# remove buffer trees
remove_buffers%-from -net%# Remove one or more buffer cell instances
remove_bundle_pin_constraints%-bundles -cells -self%# Remove pin constraints on bundles of nets for pin assignment
remove_busplans%-from%# Remove all or part of previously declared busplans
remove_cell%-all -design -force%# Synonym for 'remove_cells'
remove_cells%-all -design -force%# Remove one or more cell instances
remove_clock%-all%# Synonym for 'remove_clocks'
remove_clock_balance_groups%-all%# remove clock balance groups
remove_clock_balance_points%-balance_points -clock -corners%# Remove the balance point information set at this pin for clock tree synthesis
remove_clock_cell_spacings%-clocks -lib_cells%# Remove clock cell spacings
remove_clock_drivers%-prefix%# Remove multisource clock drivers or taps
remove_clock_gating_check%-fall -high -hold -low -rise -setup%# Remove clock gating check values
remove_clock_groups%-all -asynchronous -exclusive -logically_exclusive -name -physically_exclusive%# Remove exclusive or asynchronous clock groups
remove_clock_latency%-clock -corners -modes -scenarios -source%# Remove a clock latency specification
remove_clock_routing_rules%-clocks -default_rule -net_type -nets -rule%# Remove clock routing rules
remove_clock_sense%-all -clocks%# Remove clock sense
remove_clock_transition%-corners -modes -scenarios%# Remove predicted clock transition
remove_clock_tree_options%-all -clocks -copy_exceptions_across_modes -corners -target_latency -target_skew%# Remove clock tree options
remove_clock_tree_reference_subset%-clocks%# Remove clock tree reference
remove_clock_trees%-clock_repeaters_only -clocks -keep_ideal_clock_attributes -keep_struct%# Remove clock trees
remove_clock_trunk_endpoints%-clock -corners%# Specify pin or ports as clock trunk end points for clock trunk planning
remove_clock_uncertainty%-corners -fall -fall_from -fall_to -from -hold -modes -rise -rise_from -rise_to -scenarios -setup -to%# Remove specified clock skew
remove_clocks%-all%# Remove a clock object
remove_constraint_groups%-all%# Removes constraint groups from the current design
remove_corners%-all%# Remove corners
remove_custom_shields%-keep_session -nets%# Remove custom shields
remove_data_check%-all -clock -corners -fall_from -fall_to -from -hold -modes -rise_from -rise_to -scenarios -setup -to%# Remove a data to data check
remove_density_rules%-all -library -tech%# Remove a density_rule
remove_dff_trace_filters%-all -blocks -patterns -type%# Remove filter pattern(s) from the DFF filter list
remove_disable_timing%-from -loop_break -to%# Restore disabled timing arcs
remove_drc_error_data%-force%# Remove error data
remove_drc_error_types%-error_data%# Remove error types
remove_drc_errors%-error_data%# Remove errors
remove_drive_resistance%-corners -modes -scenarios%# Remove port drive resistance
remove_driving_cell%-clock -clock_fall -corners -fall -max -min -modes -rise -scenarios%# Remove port driving cell
remove_duplicate_timing_contexts%-analyze_only -exclude_group_path_directives%# analyzes and then removes duplicate scenarios, modes and corners across all scenarios
remove_eco_bus_buffer_patterns%-all -verbose%# remove eco bus buffer patterns
remove_eco_repeater%-keep_net_name%# Remove one repeater
remove_edit_groups%-all -force -verbose%# Removes edit groups from the current design
remove_ems_rules%-all%# Removes user-defined EMS rules.
remove_feedthroughs%-cells -include_original_feedthroughs -nets%# remove feedthroughs
remove_fill_cells%-all%# Remove the given fill_cells
remove_floorplan_rules%-all -lib_cells -object_types%# Removes floorplan rules
remove_from_bundle%-all -bundle%# Remove the given object from the given bundle
remove_from_collection%-intersect%# Remove object(s) from a collection. Result is new collection
remove_from_matching_type%-auto_fix%# Removes objects from the matching type
remove_from_multisource_clock_sink_group%-name -sinks%# Removes clock sinks from an existing group of sinks used by tap assignment
remove_from_net%-force%# Remove shapes and vias from a net
remove_from_rp_group%-blockage -cells -rp_group%# remove cell/blockage/rp_group from relative placement group
remove_generated_clock%-all%# Synonym for 'remove_generated_clocks'
remove_generated_clocks%-all%# Remove a generated_clock object
remove_grids%-all%# Remove the grid
remove_groups%-verbose%# Removes groups from the current design
remove_host_options%-all -name -target%# Remove parameters for multi-threaded / distributed processing
remove_ideal_latency%-all -corners -fall -max -min -modes -rise -scenarios%# Remove ideal latency
remove_ideal_network%-all%# Remove an ideal network
remove_ideal_transition%-all -corners -fall -max -min -modes -rise -scenarios%# Remove ideal transition
remove_ignored_layers%-all -max_routing_layer -min_routing_layer -rc_congestion_ignored_layers%# Remove ignored layers
remove_individual_pin_constraints%-nets -pins -ports%# Remove pin constraints on individual nets or pins for pin assignment
remove_input_delay%-clock -clock_fall -corners -fall -level_sensitive -max -min -modes -rise -scenarios%# Remove input delay on ports or pins
remove_io_guides%-all -force -verbose%# Removes io_guides from the current design
remove_io_rings%-all -force -verbose%# Removes io_rings from the current design
remove_layer_map_file%-format -library%# Remove layer mapping file
remove_license%-keep%# Synonym for 'remove_licenses'
remove_licenses%-keep%# Removes the license feature
remove_macro_constraints%-align_pins_to_tracks -alignment_grid -alignment_orientation_set -alignment_point -allowed_orientations -preferred_location%# Remove various macro constraints
remove_macro_relative_location%-hierarchical%# Removes macro relative location constraint for shaping and placement
remove_matching_types%-all -verbose%# Removes a list of matching types
remove_max_capacitance%-corners -modes -scenarios%# Remove maximum capacitance for ports or designs
remove_max_time_borrow%-corners -modes -scenarios%# Remove time borrow limit for latches
remove_max_transition%-corners -modes -scenarios%# Remove maximum transition for ports or designs
remove_min_capacitance%-corners -modes -scenarios%# Remove minimum capacitance for ports or designs
remove_min_pulse_width%-corners -high -low -modes -scenarios%# Set or remove a minimum pulse width constraint for specified design objects
remove_modes%-all%# Remove modes
remove_modules%-design%# Remove one or more modules from an unlinked design
remove_multisource_clock_subtree_constraints%-cells -clocks -ignore_for_icg_reordering -names -pins -target_level%# Set constraints on cells/pins for the multisource clock subtrees
remove_multisource_clock_subtree_options%-clocks -corners -dont_merge_cells -driver_objects -max_total_wire_delay -names -target_level%# Remove options for multisource clock subtrees
remove_multisource_clock_tap_options%-clocks -dont_merge_cells -names%# Remove options for multisource clock tap assignment
remove_multisource_global_clock_trees%-nets -prefix%# Multi-source clock global tree removal
remove_net%-all -design -force -remove_shapes%# Synonym for 'remove_nets'
remove_net_buses%-all -block -cell -design -force%# Remove one or more net buses
remove_net_weight_effort%-nets%# Remove net weight efforts for coarse placement.
remove_nets%-all -design -force -remove_shapes%# Remove one or more nets
remove_objects%-force%# Remove one or more data objects
remove_ocvm%-coefficient -corners -derate%# Removes OCVM information
remove_output_delay%-clock -clock_fall -corners -fall -level_sensitive -max -min -modes -rise -scenarios%# Remove output delay on ports or pins
remove_path_group%-all%# Synonym for 'remove_path_groups'
remove_path_groups%-all%# Remove one or more path groups
remove_pg_mask_constraints%-all%# Remove PG Mask Constraint
remove_pg_patterns%-all%# Remove PG pattern
remove_pg_regions%-all -force%# Remove PG region
remove_pg_strategies%-all%# Remove PG strategy
remove_pg_strategy_via_rules%-all%# Remove PG strategy via rule
remove_pg_via_master_rules%-all%# Remove PG via rule
remove_physical_objects%-quiet -remove_disconnected%# Remove specified physical objects
remove_pin_blockages%-all -force -verbose%# Removes a list of pin blockages
remove_pin_guides%-all -force -verbose%# Removes a list of pin guides
remove_pins%-design -force%# Remove one or more cell pins
remove_pins_from_virtual_connection%-object -pins%# remove pins from virtual connection
remove_placement_blockages%-all -force -verbose%# Removes a list of placement blockages
remove_placement_spacing_rules%-all -label -rule%# Remove placement spacing rules
remove_pop_up_object_options%-object_type%# reset pop up object options to default values
remove_port_buses%-all -block -cell -design -force%# Remove one or more port buses
remove_ports%-design -force -remove_shapes%# Remove one or more ports
remove_post_route_filler%-hierarchical -skip_filler_type_check%# remove post route fillers
remove_power_io_constraints%-io_guide_list%# remove io constraints for power and ground of IO guides
remove_pr_rules%-all%# Remove a pr_rule
remove_programmable_spare_cell_mapping_rule%-all -psc_type_id%# remove psc mapping rule
remove_push_down_object_options%-object_type%# reset push down object options to default values
remove_qor_snapshot%-all -name%# Remove QoR snapshots
remove_rail_integrity_strategy%-all%# Removes specific strategies in the PrimeRail Gen II rail integrity analysis flow as defined by the In-Design setup command 'set_rail_integrity_strategy'
remove_redundant_shapes%-initial_drc_from_input -layers -nets -remove_dangling_shapes -remove_floating_shapes -remove_loop_shapes -report_changed_nets -route_types%# Remove redundant shapes
remove_routes%-area_fill -core_wire -detail_route -follow_pin -global_route -keep_frozen_nets -keep_pg_pins_at_boundary -lib_cell_pin_connect -macro_pin_connect -net_types -nets -opc -rdl -ring -shield_route -stripe -user_route -zero_skew%# remove route
remove_routing_blockages%-all -force -verbose%# Removes a list of routing blockages
remove_routing_corridor_shapes%-all -force -verbose%# Removes routing_corridor_shapes from the current design
remove_routing_corridors%-all -force -verbose%# Removes routing_corridors from the current design
remove_routing_guides%-all -force -verbose%# Removes a collection of routing guides
remove_routing_rules%-all -verbose%# Remove non-default routing rules
remove_rp_group_options%-allow_non_rp_cells -allow_non_rp_cells_on_blockages -anchor_corner -group_orientation -rp_only_keepout_margin%# remove RP group placement constraints
remove_rp_groups%-all -hierarchical%# remove RP groups
remove_sadp_track_rule%-all%# Remove track rule
remove_scenarios%-all%# Remove scenarios
remove_sdc%-corners -design -exclude -include -modes -scenarios%# Remove SDC constraints from modes, corners, or scenarios
remove_sense%-all -clocks -type%# Remove sense
remove_shapes%-force -verbose%# Removes a list of shapes
remove_shaping_blockages%-all -force -verbose%# Removes a list of shaping blockages
remove_shield_association%-nets -objects%# Disassociate shielding shapes and vias from shielded nets
remove_si_delay_analysis%-aggressors -ignore_arrival -victims%# Removes the effect of the set_si_delay_analysis command
remove_signal_io_constraints%-io_guide_list%# remove signal io constraints for IO guides
remove_site_arrays%-all -force -verbose%# Removes site arrays from the current design
remove_site_defs%-all -library -tech -verbose%# Remove site defs from the tech
remove_site_rows%-all -force -verbose%# Removes site rows from the current design
remove_stdcell_fillers_with_violation%-boundary -check_between_fixed_objects -check_only -name -post_eco%# Delete filler cells that have routing violations
remove_supernet_exceptions%-all -cells -pins%# Removes supernet transparent pins
remove_supernets%-design%# Remove one or more supernets
remove_target_library_subset%-objects -top%# Remove target library subset
remove_terminals%-force -verbose%# Remove a list of terminals
remove_tie_cells%-objects%# Remove tie cells that drive constant pins
remove_topological_constraints%-all%# Remove Topological Pin Feedthrough constraints
remove_topology_edges%-all -verbose%# Remove one or more topology_edges
remove_topology_nodes%-all -verbose%# Remove one or more topology_nodes
remove_track_constraint%-all -block -layer -mask -track_direction%# Unset a track constraint
remove_tracks%-all -dir -force -layer -verbose%# Removes the routing tracks
remove_utilization_configurations%-all -scope%# Remove the configuration defined for utilization reporting
remove_via_defs%-design -library -tech -verbose%# Remove via_defs from a block or tech
remove_via_ladder_constraints%-all -pins%# Remove via ladder constraints
remove_via_ladders%-nets%# Remove via ladders
remove_via_mappings%-all -from -to%# Remove via mappings
remove_via_regions%-design -verbose%# Remove via_regions from a block
remove_via_rules%-all -design -library -tech%# Remove a via_rule
remove_vias%-force -verbose%# Removes a list of vias
remove_virtual_connections%-all%# remove virtual connections
remove_virtual_pads%-all -coordinate -layer -net%# Remove virtual power/ground pads
remove_voltage_area_rules%-all -verbose%# Removes voltage_area_rules
remove_voltage_area_shapes%-all -force -verbose%# Removes voltage_area_shapes from the current design
remove_voltage_areas%-all -force -verbose%# Removes voltage_areas from the current design
rename_block%-force -from_block -hierarchical -to_block -verbose%# Rename to a new block in memory
reopen_block%-edit -force -new -read%# Changes the open-mode of an already open block
replace_fillers_by_rules%-adjacent_non_od_cells -both_violation_tap -constraint_fillers -direct_replace -eco_attribute -eco_target -exception_cells -fillers_to_replace -illegal_abutment -layer -left_end -left_violation_tap -max_constraint_length -non_constraint_fillers -non_constraint_left_fillers -non_constraint_right_fillers -patching_fillers -prefix -random_replace -refill_table -replace_abutment -replacement_rule -right_end -right_violation_tap -tap_cells -tap_distance_range -target_fillers%# replace constrained filler cells with unconstrained ones where needed
report_3d_chip_placement%-all -chips%# report chips' infomation
report_activity%-corners -driver -modes -print_objects -rtl -scenarios -show_zeros -verbose%# Report Switching Activity
report_annotated_check%-nosplit%# Report annotated check info
report_annotated_delay%-cell -min -net -nosplit -significant_digits -summary%# Report annotated delay info
report_annotated_power%-list_annotated -scenarios -significant_digits -supply_net%# Report annotated power dissipation on cells
report_annotated_transition%-nosplit -significant_digits%# Report annotated transition info
report_antenna_rules%-library -mode%# Report the antenna rules for the library
report_app_options%-as_list -block -global -non_default%# Report application options
report_app_var%-only_changed_vars -verbose%# Show application variables
report_attachments%-of_object%# Report the attachments with the given names from the given library or design.
report_attribute%-application -class -compact -nosplit%# Synonym for 'report_attributes'
report_attributes%-application -class -compact -nosplit%# Report the attributes on one or more objects
report_block_pin_constraints%-cells -self%# Report block pin constraints in design planning
report_block_shaping%-cells -channel -chimney_area -core_area_violations -detour_estimate -error_view -flyline_crossing -hierarchical -orientation_violations -overlaps -unaligned_pins_estimate -utilization_from_target -verbose%# Report on block shaping result
report_block_to_top_map%-blocks -path -warnings -waveform%# Report the mapping between objects in a top and contained block
report_bounds%-nosplit -significant_digits -verbose%# Report bound information
report_budget%-blocks -busplans -fanin_segments -fanout_segments -hold_through -html -html_dir -input -latency -output -pins -through -warning_pins%# Report details about a timing budget
report_buffer_trees%-connections -depth -from -hierarchy -physical%# report buffer trees
report_bundle_pin_constraints%-bundles -cells -self%# Report pin constraints on bundles of nets for pin assignment
report_busplans%-location -start_end_cells -xml_file%# Give details about busplan buses
report_case_analysis%-all -mode -nosplit%# Report case analysis on ports and pins
report_cell%-connections -nosplit -power -pvt -significant_digits -verbose%# Synonym for 'report_cells'
report_cell_em%-cells -nosplit -pins -significant_digits%# Analyze and report cell EM
report_cell_modes%-missing -nosplit%# Report the modes of cell instances
report_cells%-connections -nosplit -power -pvt -significant_digits -verbose%# Report cell info
report_check_design_strategy%-checks%# reports information related to user-defined checks
report_clock%-attributes -groups -modes -nosplit -significant_digits -skew%# Synonym for 'report_clocks'
report_clock_balance_points%-balance_points -clock -nosplit -significant_digits%# Report clock balance points info
report_clock_cell_spacings%-clocks%# Report clock cell spacings
report_clock_gating_check%-nosplit -significant_digits%# Synonym for 'report_clock_gating_checks'
report_clock_gating_checks%-nosplit -significant_digits%# Report clock gating check
report_clock_power%-clocks -corners -modes -nosplit -scenarios -significant_digits -type%# Report clock power
report_clock_qor%-all -clocks -corners -from -histogram_bins -histogram_max -histogram_min -histogram_type -largest -modes -nosplit -per_clock_root -robustness_corner -scenarios -show_paths -show_verbose_paths -significant_digits -skew_group -smallest -through -to -trace_beyond_exception -type%# Report clock qor information
report_clock_settings%-clocks -nosplit -significant_digits -type%# Report clock settings
report_clock_skew_groups%-nosplit%# Report skew group info
report_clock_timing%-capture -clock -clock_crossing -clock_synthesis_view -corners -derate -fall -from -from_clock -greater_than -hold -include_uncertainty_in_skew -launch -lesser_than -modes -nets -nosplit -nworst -physical -rise -scenarios -setup -show_clocks -significant_digits -slack_lesser_than -through -to -to_clock -type -variation -verbose%# Report clock timing info
report_clock_tree_options%-nosplit%# Report clock tree options
report_clock_tree_reference_subset%-clocks%# Report clock tree reference
report_clock_trunk_endpoints%-clock -corners -nosplit -script -significant_digits%# Specify pin or ports as clock trunk end points for clock trunk planning
report_clock_trunk_qor%-clock -endpoint_limit -from_block -nosplit -significant_digits -sort_by -to_block -violating_only%# Generate timing information of design for QOR evaluation of Clock Trunk Planning
report_clocks%-attributes -groups -modes -nosplit -significant_digits -skew%# Report clock info
report_congestion%-boundary -include_soft_congestion_map -layers -mode -nosplit -overflow_threshold -rerun_global_router -significant_digits%# Report Congestion
report_constraint%-all_violators -corners -max_capacitance -max_delay -max_transition -min_capacitance -min_delay -min_pulse_width -modes -nosplit -scenarios -significant_digits -verbose%# Synonym for 'report_constraints'
report_constraint_groups%-count -nosplit -type%# Report constraint groups in a design
report_constraint_mapping_file%-constraint_type -design%# Report constraint file information for blocks
report_constraints%-all_violators -corners -max_capacitance -max_delay -max_transition -min_capacitance -min_delay -min_pulse_width -modes -nosplit -scenarios -significant_digits -verbose%# Report Constaint information
report_corners%-significant_digits -verbose%# report corners
report_crpr%-corners -from -from_clock -hold -modes -scenarios -setup -significant_digits -to -to_clock%# Report CRP Calculation info
report_custom_power_data%-cell_internals_data_file -cust_rpt_module_file -help -no_io -outdir -stdcell_regex -unswitched_limit%# Procedure to report cell usage and other heuristics for top level and power domain hierarchies, to feed into power estimation work.
report_delay_calculation%-clock -corner -crosstalk -from -load -min -mode -process_label -process_number -pvt -scenario -significant_digits -source_fall -source_rise -temperature -to -transition -voltage%# Report cell/net arc delay calculation
report_design%-all -floorplan -hierarchical -library -netlist -nosplit -routing%# Report design information
report_design_mismatch%-mismatch_type -nosplit -repair_status -verbose%# Reports mismatches in named or current design
report_design_rules%-all -library -nosplit -tech -verbose%# Report design rules in the current design
report_disable_timing%-mode -nosplit%# Report disabled timing arcs
report_dont_touch%-all%# Report dont_touch
report_eco_physical_changes%-cells -min_displacement -min_estimated_length -min_net_length_ratio -type%# Report physical changes caused by eco
report_eco_placement_net_weight%-nets -output%# report weight of nets
report_edit_groups%-nosplit -significant_digits -verbose%# Report edit groups in the current design
report_ems_database%-name%# Reports messages in EMS database.
report_ems_rules%-all%# Reports user-defined EMS rule/s.
report_exceptions%-dominant -fall_from -fall_through -fall_to -from -ignored -nosplit -rise_from -rise_through -rise_to -through -to%# Report timing exceptions
report_extraction_options%-all -corners%# report_extraction_options
report_feedthroughs%-file_name_prefix -include_buffered -include_original_feedthroughs -nets -reporting_style -self%# report feedthroughs
report_floorplan_rules%-lib_cells -object_types%# Reports about floorplan rules
report_frame_properties%-block -diffusion_width_height -implant_width -library -output -source_drain_annotation%# Report properties from frame view
report_freeze_ports%-all%# Report freeze_ports
report_grids%-ref_blocks -type%# Report the grid
report_groups%-nosplit -verbose%# Report groups in the current design
report_hierarchical_z%-attributes -block -maxDepth -outDir -rootCell -stage%# Report hierarchical Z data for a design/cell.
report_hierarchy%-block -hierarchical -no_leaf -nosplit -physical_context%# Report the reference hierarchy for the current block
report_hierarchy_options%-blocks%# report top level design options for planning
report_host_options%-nosplit%# Report parameters for multi-threaded / distributed processing
report_ignored_layers%-nosplit -significant_digits -verbose%# Report routing/estimation min/max/ignored layers
report_incomplete_upf%-max_message_count%# report incomplete_upf
report_individual_pin_constraints%-constraint_type -nets -pins -ports%# Report pin constraints on individual nets or pins
report_io_guides%-nosplit -significant_digits -verbose%# Report io_guides in the current design
report_io_rings%-nosplit -significant_digits -verbose%# Reports io_rings in the current design
report_isolate_ports%-all%# Report isolate_ports
report_latch_loop_groups%-loop_breakers_only -nosplit -of_objects -path_breakers_only%# Reports d pins of latch loop groups of the design
report_lib%-antenna -include_db_mapping -min_pin_layer -nosplit -parasitic_tech -pattern_must_join_pin -pattern_must_join_pin_exclusion_list -physical -placement_constraints -routability -technology_lib -timing_arcs -verbose -wire_track_colors -wire_tracks%# Report library information
report_lib_cells%-columns -objects%# Report lib_cell information
report_lib_pins%-columns -objects%# Report lib_pin information
report_lib_timing_arcs%-columns -objects%# Report lib_timing_arc information
report_macro_constraints%-align_pins_to_tracks -alignment_grid -allowed_orientations -preferred_location%# Report macro constraints setting
report_macro_relative_location%-hierarchical -nosplit%# Reports macro relative location constraint for shaping and placement
report_matching_types%-nosplit%# Report matching type information
report_min_pulse_width%-all_violators -corners -modes -nosplit -scenarios -significant_digits%# Analyze and report min pulse width
report_mismatch_configs%-all -config_list -nosplit%# Reports the available mismatch configs
report_modes%-nosplit -significant_digits%# Report modes
report_multibit%-nosplit%# Report Multibit Command
report_multisource_clock_subtree_constraints%-clocks -names%# Report constraints on cells/pins for the multisource clock subtrees
report_multisource_clock_subtree_options%-clocks -names%# Report options for multisource clock subtrees
report_multisource_clock_tap_options%-clocks -names%# Report options for multisource clock tap assignment
report_mv_lib_cells%-verbose%# Show mv-related library cell information
report_mv_path%-all_not_associated -all_path -cell -full_path -isolation -level_shifter -net -pin -shifting%# MV path analysis in detail with all MV constraints
report_names%-hierarchy -include_sub_blocks -rules -skip_physical_only_cells%# Reports the potential name changes.
report_net%-connections -nosplit -physical -segments -significant_digits -verbose%# Synonym for 'report_nets'
report_net_buses%-nosplit -verbose%# Report net buses in the current design
report_net_fanout%-connections -depth -hierarchical -high_fanout -nosplit -physical -threshold -tree -upper_bound -verbose%# Report net fanout information
report_net_weight_effort%-nets%# Report net weight efforts for coarse placement.
report_nets%-connections -nosplit -physical -segments -significant_digits -verbose%# Report net information
report_ocvm%-cell_delay -clock -coefficient -corner -corner_sigma -data -early -fall -late -lib_cell -list_annotated -list_not_annotated -min_depth -mode -net_delay -nosplit -rise -scenario -significant_digits -type%# Report Ocvm
report_parasitic_parameters%-corners%# report_parasitic_parameters
report_parasitics%-corner -early -fall -late -mode -percentile -rise -scenario -significant_digits -xcap%# Report parasitics information
report_path_group%-modes -nosplit%# Synonym for 'report_path_groups'
report_path_groups%-modes -nosplit%# Report path groups info
report_pg_mask_constraints%-tcl%# Report PG mask constraints
report_pg_patterns%-tcl%# Report PG pattern
report_pg_strategies%-tcl%# Report PG strategy
report_pg_strategy_via_rules%-tcl%# Report PG strategy via rule
report_pg_via_master_rules%-tcl%# Report PG via rule
report_pin_blockages%-nosplit -significant_digits -verbose%# Report pin blockages in the current design
report_pin_guides%-nosplit -significant_digits -verbose%# Report pin guides in the current design
report_pin_placement%-cells -format -nets -pins -ports -self%# Reports pin placement
report_placement%-error_view -hard_macro_density_gradient_violations -hard_macro_hierarchy_perimeter -hard_macro_orientation_violations -hard_macro_overlap -hard_macro_pin_track_violations -hard_macro_route_over -hierarchical -ignore_fixed -macro_spacing_rule -physical_hierarchy_violations -poly_rule -swimming_pool_area -thin_channel_area -user_grid -verbose -voltage_area_violations -wirelength%# Report placement
report_pop_up_object_options%-object_type%# report pop up object options
report_port%-design_rule -drive -input_delay -nosplit -output_delay -verbose%# Synonym for 'report_ports'
report_port_buses%-nosplit -verbose%# Report port buses in the current design
report_ports%-design_rule -drive -input_delay -nosplit -output_delay -verbose%# Report port information
report_power%-blocks -cell_power -corners -early -force -hierarchy -include_boundary_nets -leaf -levels -modes -net_power -nosplit -scenarios -significant_digits -verbose%# Report Power
report_power_calculation%-capacitance -early -fall -fall_transition -probability -rise -rise_transition -scenarios -significant_digits -toggle_rate -transition -verbose%# Report Detailed Power Calculation
report_power_clock_scaling%-scenarios%# Report clock frequency scaling
report_power_derate%-include_inherited -nosplit -scenarios -significant_digits%# Report power derate information
report_power_domain%-nosplit%# Synonym for 'report_power_domains'
report_power_domains%-nosplit%# Report power domain information
report_power_io_constraints%-io_guide_list -significant_digits%# report io constraints for power and ground of IO guides
report_power_scopes%-nosplit%# Report power scope information
report_power_switch_patterns%-nosplit%# Report power switch pattern information
report_pr_rules%-all -library -nosplit -tech%# Report pr rules in the current design
report_programmable_spare_cell_mapping_rule%-all -psc_type_id%# report psc mapping rule
report_pst%-derived -nosplit -psts -supplies -voltage_type%# Report power state table information
report_push_down_object_options%-object_type%# report push down object options
report_pvt%-mismatched -nosplit -object_list -significant_digits%# Report PVT information
report_qor%-corners -include -modes -nosplit -scenarios -significant_digits -summary%# Report QoR information
report_qor_snapshot%-directory -display -name -save_as%# report QoR snapshot
report_rdl_routes%-create_error_data -file -nets -nets_in_file -open_nets%# Report RDL routes
report_ref_libs%-library%# Report reference libraries
report_reference%-hierarchical -nosplit%# Synonym for 'report_references'
report_references%-hierarchical -nosplit%# Report the references in current_instance/design
report_routing_corridors%-nosplit -output -significant_digits -verbose%# Report routing_corridors in the current design
report_routing_guides%-level -rectangle%# Get Access Preference Routing Guides
report_routing_rules%-nosplit -of_objects -output -significant_digits -verbose%# Report non-default routing rules
report_rp_groups%-all -critical -non_critical -unplaced -verbose%# Report status of RP group placement
report_sadp_track_rule%-all -nosplit -significant_digits%# Report track rule
report_scenarios%-corners -modes -nosplit -scenarios%# report scenarios
report_shields%-nets -output -per_layer%# Report shields
report_si_calculation%-clock -corner -fall -max -min -mode -rise -scenario -significant_digits -source_fall -source_rise%# Report si calculation
report_si_delay_analysis%-excluded -ignored_arrival -nosplit%# Report crosstalk delay information on nets
report_signal_em%-nets -significant_digits -verbose -violated%# Analyze and report signal EM
report_signal_io_constraints%-io_guide_list -significant_digits%# report signal io constraints for IO guides
report_site_defs%-library -nosplit -significant_digits -tech%# Report the site_defs in a tech
report_size_only%-all%# Report size_only
report_stage%-clock -corner -fall -max -min -mode -rise -scenario -significant_digits -source_fall -source_rise%# Report stage delay calculation
report_supernet_exceptions%-nosplit -significant_digits -verbose%# Report supernet transparent pins
report_supply_net%-nosplit%# Synonym for 'report_supply_nets'
report_supply_nets%-nosplit%# Report supply net information
report_supply_ports%-nosplit%# Report supply port information
report_supply_sets%-nosplit%# Report supply net information
report_switching_activity%-cells -corners -coverage -essential -hierarchy -list_low_activity -modes -nosplit -scenarios -switching_activity_types -toggle_rate_limit -verbose%# Report Switching Activity
report_taps%-static_current%# Report taps currently defined
report_target_library_subset%-nosplit -objects -top%# Report target library subset
report_threshold_voltage_group%-nosplit -significant_digits -verbose%# Synonym for 'report_threshold_voltage_groups'
report_threshold_voltage_groups%-nosplit -significant_digits -verbose%# Report Vt group information
report_timing%-attributes -capacitance -corners -crosstalk_delta -delay_type -derate -exception -exclude -fall_exclude -fall_from -fall_through -fall_to -from -groups -include_hierarchical_pins -input_pins -max_paths -modes -nets -nosplit -nworst -path_type -physical -process -report_by -rise_exclude -rise_from -rise_through -rise_to -scenarios -significant_digits -skip_transparency_window -slack_lesser_than -sort_by -start_end_pair -temperature -through -to -transition_time -variation -voltage%# Report timing
report_timing_derate%-aocvm_guardband -corners -include_inherited -increment -nosplit -pocvm_coefficient_scale_factor -pocvm_guardband -significant_digits%# Report timing derate info
report_topological_constraints%-all%# Report Topological Pin Feedthrough constraints
report_topology_edges%-design -nosplit -significant_digits -verbose%# Report topology_edge information
report_topology_nodes%-design -nosplit -significant_digits -verbose%# Report topology_node information
report_tracks%-dir -layer -nosplit -significant_digits%# Report track information
report_transitive_fanin%-nosplit -to%# Create a collection of pins/ports or cells in the fanin of specified sinks
report_transitive_fanout%-from -nosplit%# Create a collection of pins/ports or cells in the fanout of specified sources
report_unbound%-cell -hierarchical -site_array -site_row -verbose -via%# Report unbound objects information
report_units%-nosplit%# Synonym for 'report_user_units'
report_user_units%-nosplit%# Report unit information
report_utilization%-config -of_objects -scope -verbose%# Report utilization of objects in the block
report_via_defs%-design -library -nosplit -significant_digits -tech -verbose%# Report the via_defs in a block or tech
report_via_ladder_constraints%-nosplit -pins%# Report via ladder constraints
report_via_ladder_rules%-nosplit%# Report via ladder rules
report_via_mapping%-from -nosplit -to%# Report via mapping
report_via_regions%-design -nosplit -significant_digits -verbose%# Report the via_regions in a block
report_via_rules%-all -design -library -nosplit -tech -verbose%# Report via rules in the current design
report_voltage_area_rules%-nosplit%# Report voltage_area_rules
report_voltage_areas%-design -hierarchical -nosplit -significant_digits -verbose%# Report voltage_areas in the current design
reset_app_options%-block -user_default%# Reset application options
reset_path%-all -fall -fall_from -fall_through -fall_to -from -hold -rise -rise_from -rise_through -rise_to -setup -through -to%# Synonym for 'reset_paths'
reset_paths%-all -fall -fall_from -fall_through -fall_to -from -hold -rise -rise_from -rise_through -rise_to -setup -through -to%# Resets specified paths to single cycle timing
reset_placement%-spread_cells%# Unplace all cells.
reset_power_clock_scaling%-all -scenarios%# Reset clock frequency scaling
reset_power_derate%-groups -scenarios%# reset power derate numbers
reset_power_group%-all -name%# reset power group on cells
reset_pvt%-corners%# Reset all PVT and timing derate settings
reset_switching_activity%-corners -modes -path_sources -scenarios -state_condition%# Reset Switching Activities
reset_timing_derate%-aocvm_guardband -corners -hierarchical_net_delay -increment -pocvm_coefficient_scale_factor -pocvm_guardband -scalar -variation%# Reset cell/net delay derating factors
reshape_objects%-add -cut -cut_by_locked -gap -gap_min_spacing -ignore_end_cap -keep_inside -via_cut_pattern%# Reshape the boundary of specified objects
resize_objects%-area -aspect -bbox -delta -force -height -quiet -scale -simple -utilization -width%# Resize specified objects
resize_polygons%-objects -size%# Adjusts the boundaries of polygons outward by the specified distance
resolve_pg_nets%-check_only -design -verbose%# Fix existing PG connections based on power intention
revert_cell_sizing%-adjacent_cell_distance -cells -include_adjacent_sized_cells%# Revert sized cells
rls_table%-breaks -csv_mode -file -footer -format -header -no_separator -offset -repeat_header -spacious -table -title -to -width_limit%# Prints out a list of lists in a text table
rotate_objects%-anchor -angle -orient -pivot%# Rotate selected objects
route_auto%-max_detail_route_iterations -reuse_existing_global_route -route_nondefault_nets_first -save_after_detail_route -save_after_global_route -save_after_track_assignment -save_cell_prefix -stop_after_track_assignment%# Perform auto route
route_busplans%-force -incremental -quick -reduce_virtual_pins%# Route and plan the specified busplan buses
route_clock_straps%-fishbone_fanout -fishbone_layers -fishbone_span -fishbone_sub_span -max_detail_route_iterations -nets -stop_after_global_route -topology%# Route clock net that has prerouted shapes
route_custom%-keep_session -nets%# Execute Custom Router
route_detail%-coordinates -incremental -initial_drc_from_input -max_number_iterations -start_iteration%# Perform detail route
route_eco%-max_detail_route_iterations -max_reported_nets -nets -open_net_driven -reroute -reuse_existing_global_route -utilize_dangling_wires%# Perform eco route
route_fishbone%-nets -stop_after_global_route%# Fishbone routing of individual nets
route_global%-congestion_map_only -effort_level -floorplan -host_options -reuse_existing_global_route -virtual_flat%# Perform global routing
route_group%-all_clock_nets -floorplan -from_file -global_planning -max_detail_route_iterations -nets -reuse_existing_global_route -route_nondefault_nets_first -stop_after_global_route -utilize_dangling_wires%# Perform group route
route_opt%-xtalk_reduction%# Post-Route Optimization
route_rdl_differential%-allow_push_neighbor_nets -layers -mode -nets -nets_in_file -objects%# match RDL route length
route_rdl_flip_chip%-layers -nets -nets_in_file -objects -reuse_existing_global_route -skip_detail_route%# route flip chip nets
runRDT%-init -jump -load -load_cel -load_path -mark_loaded_stage -no_run -reset_ebb_libs -reset_start_stage -signoff -stage -standalone -start -step -stop -subflow%# Command that runs the RDT flow.  This also provides control in interactive use modes, such as stepping through flow stages, start from existing saved sessions, and running standalone flows.  Status information can be obtained from related commands like rdt_list_stages, rdt_list_steps and rdt_report_stage_status
run_block_compile_pg%-host_options -skip_top%# Run distributed power ground network creation
run_block_script%-blocks -cells -force -host_options -name -reuse_processes -run_order -script -var_list -work_dir%# Run a script on inputed blocks
run_monitor_gui%-kill -nolaunch%# Start the distributed monitor GUI
saif_map%-hsep -read_map -start -stop -type -write_map%# Processes the name mapping information
save_block%-as -compress -force -hierarchical -label -verbose%# Save a block
save_drc_error_data%-as%# Saves an error data file
save_ems_database%-all -as -overwrite%# Saves the EMS database.
save_lib%-all -as -compress -version%# Save a library
save_upf%-exclude -for_empty_blackbox -for_etm -force_no_reference -force_reference -format -full_chip -include%# save_upf
sd_add_diffcheck%-include_macro_refs -layer_name -outputview -phase -pitch -skip -width%# add diffcheck layer to a design
sd_add_halo_metals%-no_partition_twire%# Add boundary transition shapes, boundary pg, and track based boundary route_guides
sd_add_polycheck%-datatype -include_macro_refs -layer_name -outputview -phase -pitch -skip -width%# add polycheck layer to a design
sd_add_routing_blockage_for_boundary%-for_create_strap_only%# create route_guides for to block boundary metal & for create strap 
sd_add_routing_blockage_for_macro%-additional_blkg%# create routing blockage around the macros using G_PWR_MACRO_SPACE and  also additional blockages
sd_add_routing_blockage_for_va%-for_create_strap_only%# create route_guides for voltage areas 
sd_aon_pg_hookup%-cells -constraint_only -incremental -logtag%# Insert via ladder on aon power pin
sd_bottom_up_run_parallel_job%-script_name -work_dir%# manages __BOTTOM_UP__ parallel job for DP flows - this is a helper proc
sd_channel_add_buffer_on_route%-distance -max_layer -min_layer -nets -repeater -verbose -vialadder%# Channel Add-Buffer-On-Route
sd_channel_block_recipe%-backoff -debug -distance -keep_reps -max_layer -min_layer -ports -repeater -save_steps -steps -use_gcr -verbose -vialadder -widths%# Channel Block Recipe
sd_channel_place_cells%-backoff -keep_reps -ports -verbose%# Place Channel Cells (Port-to-Port) Equally Spaced
sd_channel_place_cells_based_on_route%-first_distance -keep_reps -max_layer -min_layer -ports -use_gcr -widths%# Place Sequential repeaters based on routing
sd_channel_priority_route%-cells -debug -max_layer -min_layer -use_gcr -verbose -vialadder -widths%# Channel Cells Priority Routing
sd_channel_remove_repeaters%-port -supernet%# Remove Repeaters on a supernet
sd_commit_blocks%-same_lib%# Commits blocks for hierarchical design (default: separate libraries)
sd_connect_ackport%-drv_pin -rev_pin%# Connect drv_pin to rev_pin pin
sd_connect_aon_supply_pins%-cells -force%# Connect back_up power pin of given cells to aon net in the power domain
sd_connect_ebb_enables%-reset_based_on_upf -va_name%# Connects EBB's in daisy chain fashion
sd_create_analog_pg_template%-file -layers%# Creates analog template
sd_create_analog_power_strap%-pg_regions%# Creates analog grid for pg regions, default it will read from G_ANALOG_PG_REGIONS
sd_create_bbox_analog_power_strategies%-bbox -grid_template -layers -nets -pg_region -recreate_template%# Creates analog grid strategies for the specified bbox
sd_create_custom_grid_vars%-pgr -va%# Set G_ vars for custom power grid synthesis
sd_create_custom_power_strap%-bbox -grid_template -net -pg_region%# Creates interleave grid
sd_create_dir%-dir%# Creates a temporary directory in local area, given dir name - this is helper proc
sd_create_path_groups%-modes%# create path_groups to categorize INPUT, OUTPUT, FEED_THROUGH groups
sd_create_patterns%-add_net_type -outfile -pattern -region -verbose%# Create GCR patterns file
sd_create_power_straps%-custom_only -custom_tags -layers -no_vias -strategy_only%# Generate power straps
sd_create_power_straps_m0%-keep_to_bnd -keep_to_macro -m0_width -m2width_ts -remove_only%# 
sd_create_top_va_pg_blockage%-hierarchical%# sd_create_top_va_pg_blockage
sd_create_trackfill_config%-layers -out_dir%# Automatically create configuration file for ICC track fill
sd_create_tracks%-bounding_box -dont_delete -exclusive -layer -pattern -reserved -skip_pg_track -tag -width%# Creates routing tracks
sd_create_tracks_for_hip_pins%-cells -layers -pins%# creates tracks for offgrid pins inside HIPS
sd_create_uin%-layers -out_dir -type%# Automatically create uin files for adr and icv/qea run
sd_ctm_route_dops%-dirty_mode -dop_nets%# Get the available tracks across the bounding box ignore shielding
sd_eco_boundary_cells%-action -direction -target_obj_boundary_list%# Update the Boundary cells in eco mode
sd_eco_rc_to_icc2_changelist%-icc2_changelist -rc_changelist%#   Convert RC changelist to a ICC changelist file
sd_extraction_options_setup%-corners%# Does extraction option setup
sd_fdr_constraints%-out_path -scenarios%# generates and appplies FDR exceptions
sd_fdr_write_vrlg_attr%-flow -outfile%# generates FDR attributes file
sd_find_accessible_tap%-cell -direction -distance -nwell_break_names -nwell_break_refs -tap_cells%# Finds accessible tap cells within specified max spacing
sd_find_closest_cell%-cell -direction -distance -include_variants -inst_names -ref_cells%# Finds the closest cell of specified ref_name/instance_name to a specifed cell
sd_fn_calculate_track_region%-cell -coordinate%# Recalculate track creation region for lower level block
sd_fn_create_stub_upf%-outdir -stub_modules -upf_dir%# load the netlist and create stub_upf
sd_fn_create_track_check_edge%-bounding_box -direction -exclusive -index -points%# Creates routing tracks
sd_fn_duplicate_terminal%-attr -port -terms%# Creates duplicate terminal at the current level
sd_fn_eco_concat_verilog_file%-out_file -v_files -v_list%# Concat list of verilog files into one file
sd_fn_get_io_connected_cells%-net -type%# Get driver or receiver cells of a net for set io constraints check
sd_fn_insert_level_shifter%-power%# insert level shifter
sd_fn_place_global_dic_cells%-dic_distance -num_dics -remove_existing%# Utility to place global DIC(cd/reg) cells in ICC2 db
sd_fn_place_global_fid_cells%-global_fid_distance -num_global_fids -remove_existing%# Utility to place global FID cells in ICC2 db
sd_fn_ps_connect_top_pg%-cells%# Hookup to the connection layer of power rail
sd_fn_ps_create_rb_on_pg%-cell -layers -net%# Insert via ladder on power switch cells.
sd_fn_pvt_setup%-analysis -corner%# Set pvt for the corner 
sd_fn_run_a_command_on_blocks%-command%# run the specified TCL command on every blocks in the design
sd_fn_run_parallel_set_of_commands_on_block%-blocks -command_list%# run the specified TCL command on every blocks in the design
sd_fn_save_user_attributes%-outfile%# Saves user attributes for ICC 
sd_fn_source_icc_file%-infile -outfile -tag%# Translates an ICC routing file to ICC2 commands
sd_fn_template_based_partition_bbt%-partition%# Creates blackbox timing model for a list of blocks and clocks
sd_gcr_create_commands%-bus_with_signal_flow -debug -devtest -nets -outfile -quick_route -skip_pre_checking -strip_pg_mesh -trunk_only -work_dir%# Create GCR Command File
sd_gcr_create_patterns%-add_net_type -outfile -verbose -work_dir%# Setup for GCR pattern file creation
sd_gcr_dump_bus_constraints%-outfile -verbose -work_dir%# Dump GCR bus constraint info
sd_gcr_pin_analysis_debug%-outfile -return -standalone -work_dir%# GCR Pin Analysis Debug Reporting
sd_gcr_routing_summary%-outfile -work_dir%# GCR Routing Summary
sd_generate_critical_nets%-add_options -max_paths -net_threshold -slack_lesser_than%# Generate critical nets from timing report or use [getvar G_QEA_FILL_CRITICAL_NET_FILE]. All clock nets are automatically marked as critical even if G_QEA_FILL_CRITICAL_NET_FILE is used. If used, G_QEA_FILL_CRITICAL_NET_FILE contains one net name per line.
sd_generate_pg_template%-custom_only -file -layers -macro -no_stack_vias -no_vias%# Generate power grid template
sd_get_boundary_cells_from_gvar%-boundary_type_list -layer%# Utility proc helps to expand to the boundary cell GVAR
sd_get_bus_layers_widths%-verbose%# Get bus trunk layers and bundle widths
sd_get_macro_metal_layers%-hml_type -macro_info -macro_refs%# Get highest level metal for macro and store info in -macro_info argument
sd_get_normalized_pattern%-add_net_type -mult -pattern -pitch -verbose%# Get normalized pattern to the modular grid
sd_get_pattern_from_track_def%-add_net_type -track_def -verbose%# Get pattern definition from track pattern definition
sd_get_twire_config%-use_pg_nets -uses_aon_nets%# Get transition wire config
sd_get_twire_edge_polygons%-layers%# Get transition-wire edge polygons
sd_incr_stdcell_power_hookup%-area -cells%# run incremental stdcell power hookup in the defined area
sd_insert_ps_cells_around_macro%-va%# Inserts PS cells around macros
sd_lbist_constraints%-scenarios%# Apply LogicVision lbist Constraints
sd_limit_template_layers%-excl_layers -excl_tags -layers -tags%# exclude the layers from G_PWRGRID_CONFIG
sd_load_aocvm_gcd%-corner -timing_mode%# Finds relevant AOCVM files based on G_CORNER_DETAILS(corner+MAX|MIN_AOCVM(DEPTH)), then calls apr_read_aocvm command 
sd_load_aocvm_legacy%-corner -timing_mode -voltage -vt_list%# Finds relevant AOCVM files based on corner, voltage and VT list with legacy method, then calls apr_read_aocvm command 
sd_macropowerswitchorder%-drive_p -inputPortPattern -outputPortPattern -va_name%# Return ordered  macros list
sd_mark_critical_nets_for_qea_fill%-nets%# Mark critical nets so that qea fill has option to not place active fill on them.
sd_mbist_constraints%-scenarios%# Apply LogicVision MBIST Constraints
sd_mcmm_set_corner_constraints%-corners%# Reading design constraints for list of corners
sd_mcmm_set_mode_constraints%-modes%# Reading design constraints for list of modes
sd_mcmm_set_parasitics_parameters%-corners%# call set_parasitics_parameters for requested corners
sd_mcmm_set_process_labels_numbers%-corners%# sets process labels and numbers for given corners (or all)
sd_mcmm_set_scenario_constraints%-scenarios%# Reading SDC, lbist, mbist, visa design constraints for list of scenarios
sd_mcmm_set_temperature%-corners%# sets temperature for given corners (or all)
sd_mcmm_set_voltage%-corners%# set_voltage for given corners (or all)
sd_mcmm_set_voltage_by_source%-corners%# set_voltage for given corners (or all)
sd_mcmm_setup%-keep_existing_scenarios -skip_loading_constraints%# setup MCMM environment according to G variables setup.
sd_mcmm_source_constraints_file%-filename -flags -logfile%# Sourcing constraints file, with or without log.
sd_mcmm_timing_constraints%-corners -modes -scenarios%# Reading design constraints
sd_merge_layout_files%-cell -compress -gds -merge_list -oasis -units%# sd_merge_layout_files - procedure to merge stream files.
sd_open_library%-block -dont_copy -init -keep_all_blocks -lib -load -readonly -reset_references -update_design_tech -update_techfile%# Opens a MW design
sd_outputs_box_file%-output_file%# Returns a box file to be used for teh extraction flow
sd_outputs_data_for_extraction%-generate_boxfile -input_lib -output_lib -update_hips%# Creates MIM,TM9/M9 layers for extraction
sd_pg_calculate_blockage%-custom_pg -domain_name%# Custom power grid generation for FPS
sd_pg_calculate_custom_grid_blockage%-no_softmacro_blockage -polygon%# Custom power grid blockage generation
sd_pg_set_strategy%-block -blockages -custom_tags -net -pg_pin -tag -va -va_mode%# Set power plan strategy
sd_pg_via0_via1_insertion%-dirty_mode%# create VIA0 & VIA1 in design for std power hookup
sd_place_pins%-nets%# Does automatic pin placement
sd_post_priority_route_report%-nets -use_gcr -work_dir%# Post Priority Route Reporting
sd_pre_priority_route_report%-nets -work_dir%# Pre Priority Route Reporting
sd_priority_create_shields%-nets -post_gcr%# Priority Create-Shields
sd_priority_route%-debug -devtest -gcr_avoid_PG_tracks -gcr_effort -gcr_keep_session -gcr_route_clocks -gcr_skip_pre_checking -gcr_specific_constr_only -gcr_strip_pg_mesh -nets -shield_only -use_gcr -verbose -work_dir%# Runs Group-Route - Priority Routing for constrained/critical nets
sd_priority_route_group%-nets%# Priority Route-Group
sd_ps_handle_dangling_ack_net%-drv_pin -is_top_level_port -ps_ack_port -ps_ack_port_net%# Connects the given drv_pin to the dangling ps_ack_port_net
sd_ps_pg_hookup%-cells%# Insert via ladder on power switch cells.
sd_ps_pg_hookup_use_cfg%-cells -connect_layer -incremental -ps_pin_name%# Connects AON power to PS cells
sd_ps_remove_hookup%-cells%# Remove power switch hookup objects
sd_pwr_hookup_interity_check%-checker_max_tracks_for_gcn -checker_max_tracks_for_m0 -max_tracks_for_gcn_in_cell -max_tracks_for_m0_in_cell%# run icv to check for power hookup missing over cells
sd_read_design%-force_full_view%# Creates a design by reading a verilog
sd_read_layout_file%-cell -oasis -type%# Read fill oasis file to ndm
sd_remove_aon_pg_hookup%-cells%# Remove aon pg hookup
sd_remove_priority_routes%-nets%# Remove Priority Routes
sd_route_add_via_ladders%-allow_drcs -report_tag%# Add via ladders on feedtrough and output drivers of the partition if G_ENABLE_VL is set to 1
sd_run_conformal_check%-run_check%# Runs Conformal based functional equivalence check
sd_run_parallel_job%-blocks -cells -detach -host_options -run_order -script_name -var_list -work_dir%# manages parallel job for DP flows - this is a helper proc
sd_seq_chain_alignment%-anchors -corridor -run_place_pins%# Script for sequential chain alignment
sd_set_detail_route_shape_use_and_physical_status%-layers -nets -phys_status -shape_use%# Set Detailed-Route Shape-Use and Physical-Status
sd_set_freeze_port_constraints%-remove -type%# sets freeze port setting on hier names in gvar G_FREEZE_PORT_HIER_NAMES
sd_set_io_preroute_constraints%-max_layer_constraint -min_layer_constraint -ports -use_ndr%# Set the layer constraints and ndr rule for input or output ports defined from FC
sd_set_layer_costs%-costlist -reset%# Set Layer Costs
sd_set_priority_route_options%-trunk_only -use_gcr%# Set Priority Route Options
sd_snap_macro_placement%-pushdown%# Snap macros to grid based on G_PLACE_CHECK_GRID
sd_split_ps_chain%-control_signal -domain_name -use_g_var_libcell%# Split the ps chain into multiple chains if the number of PS cells exceed the threshold
sd_swap_macrohalos_heml4%-macros%# Swap the m5 halos to m4 halos for specific ebbs
sd_time_derate_setup%-corners%# Sets timing derate for all corners in case G_TIMING_DERATE equal 1
sd_tm_popup%-disable_mim%# Proc to consume bottom-up bu_tm files
sd_tm_route_terminal_blockage_on_boundary%-layer -only_blockages -rects%# creates boundary terminals on interface and boundary blockages on non-interface objects
sd_tm_write_collateral%-convert_term_to_shape -deleteCurrentLayerTM -disable_mim -dont_delete_top_metals -generate_def -skip_bu_tm%# Runs TMS script, Separates top metal from nlib into .tcl/.def file
sd_write_collateral_for_block%-block -cache_dir -formats%# Write collateral for a block; it will make the path if it does not exist
sd_write_evr_collateral_for_one_cell%-cell -file_name -layers%# Write top metal EVR collaterals for one specified cell
sd_write_layout_file%-cell -compress -create_port_for_terminals -ignore_blocks -lib -output_file -output_net_text -rename_cell -skip_fill_output -use_donut%# sd_write_layout_file - procedure to write gds/oas layout files.
sd_write_oas2ndm%-fillcell -input_oasis_file -input_top_cell -ndm_lib_cell -ndm_lib_name -ndm_lib_path -rundir%# Write oasis file back to ndm using icv
sd_zt_brb_on_pin_ends%-pin%# Add brb routing blockage on ends of specified std cell pin on top layer of pin.
sd_zt_create_brb_around_macro%-back_off_half_dr -macro%# Creates boundary route blockage around macro for proper EK router e2e checks.
sd_zt_create_fkp_over_macros%-layers%# create fill keepout on specified layers over macros
sd_zt_create_staggered_pin_triplets%-layers%# In EK/ZT mode, need to create staggered triplet pattern on boundary pins to help track fill. This is done by neighboring isolated pins with dummy terms and creating staggered triplet pattern with neighboring pins.  For each layer that you need boundary pins to have staggered triplet pattern, you must specify G_ZT_PIN_STAGGER_LENGTH1($layer), G_ZT_PIN_STAGGER_LENGTH2($layer) and G_ZT_PIN_STAGGER_LENGTH3($layer) to specify the length of each pin in the staggered pattern.  Only m3, m4 and m5 are needed to be staggered fo 10nm/14nm ZT routing.
sd_zt_extend_power_staples_neighbors%-terminals -zt_staple_ext%# Extend terminals neighboring staples closest to boundaries and any terminals of longest stagger length thath neighbor the neighbor so that they match the length of the staples. Used in combination with ZT mode routing.  Staples need to already have been extended towards boundaries with sd_zt_extend_power_staples_to_boundary 
sd_zt_extend_power_staples_to_boundary%-layers%# Extend power staples closest to boundary on specified layers to match backoff for pwr grid set by G_BOUNDARY_ROUTE_GUIDE_SPACING, if violate end-to-end forbidden gap spacing
sd_zt_extend_power_staples_to_macros%-layers%# Extend power staples closest to macro boundaries on specified layers to match backoff for pwr grid set by G_BOUNDARY_ROUTE_GUIDE_SPACING, if violate end-to-end forbidden gap spacing. Uses staple layers from G_STAPLE_LAYERS_OVERHANGS unless -layers option is set.
sd_zt_get_dbbrg_layer_spacing%-layer%# Returns proper spacing for dbbrg creation at boundary. Calculation is based off of G_BOUNDARY_ROUTE_GUIDE_SPACING.
sd_zt_neighbor_isolated_pins%-layers -terminals%# Make sure isolated pins on boundary have neighbors on adjacent tracks by adding dummy terminals. Use in combination with ZT mode routing. 
sd_zt_pull_back_boundary_terms%-layers%# Pull-back terminals that touch boundary.
sd_zt_query_term_neighbor%-dir -terminal%# Find neigbhor of specified terminal in specified direction and determine if it is a terminal, shape, strap or staple. Used in combination with ZT mode routing.
sd_zt_stagger_pin_triplets%-layer -length1 -length2 -length3 -length4 -length5 -length6%# In EK/ZT mode, need to make sure boundary pin ends are not aligned in order to help track fill. This is done by creating staggered pattern with neighboring pins
send_status%-status%# Send a status message to master process
set_3d_chip_placement%-chip -location -orientation -scaling_factor%# Set single chip's corresponding information in top
set_annotated_check%-clock -corners -fall -from -hold -increment -modes -nochange_high -nochange_low -override_increment -period -recovery -removal -rise -scenarios -setup -to -width%# Back-annotate check arc values
set_annotated_delay%-cell -corners -fall -from -max -min -modes -net -rise -scenarios -to%# Back-annotate arc delays
set_annotated_power%-internal -leakage -scenarios -supply_net%# Annotate power dissipation on cells
set_annotated_transition%-corners -fall -max -min -modes -rise -scenarios%# Back-annotate transition times
set_app_options%-as_user_default -block -category -list -name -value%# Set application options
set_app_var%-default%# Set the value of an application variable
set_attribute%-class -name -objects -quiet -value%# Set attribute values on the specified objects
set_base_lib%-base_lib -library%# Update the base library location on a sparse library
set_blackbox_port_drive%-input_transition_fall -input_transition_rise -type%# Set a port's drive in BBT
set_blackbox_port_load%-factor -type -value%# Set a port's load in BBT
set_block_grid_references%-adjust_snap_point_of_cell -designs -grid -reset -snap_point%# Set up block grid for a block design reference
set_block_pin_constraints%-allow_feedthroughs -allowed_layers -cells -corner_keepout_distance -corner_keepout_num_tracks -exclude_sides -hard_constraints -pin_spacing -pin_spacing_distance -self -sides -stacking_allowed%# Set block pin constraints in design planning
set_block_to_top_map%-auto_clock -block -clock -corner -ignore_waveform -inverted_clock -mode -path -report_only -unused_clock%# Set a mapping between objects in a top and contained block
set_boundary_budget_constraints%-auto -corner -default -driving_cell -fanin_capacitance -from_pin -input_transition_fall -input_transition_rise -library -load_capacitance -max_transition -name -pin%# Set up boundary constraints for a budgeted pin
set_boundary_cell_rules%-add_metal_cut_allowed -at_va_boundary -bottom_boundary_cells -bottom_left_inside_corner_cells -bottom_left_outside_corner_cell -bottom_right_inside_corner_cells -bottom_right_outside_corner_cell -bottom_tap_cell -do_not_swap_top_and_bottom_inside_corner_cell -insert_into_blocks -left_boundary_cell -min_horizontal_jog -min_horizontal_separation -min_row_width -min_vertical_jog -min_vertical_separation -mirror_left_boundary_cell -mirror_left_inside_corner_cell -mirror_left_outside_corner_cell -mirror_right_boundary_cell -mirror_right_inside_corner_cell -mirror_right_outside_corner_cell -no_1x -prefix -right_boundary_cell -separator -tap_distance -top_boundary_cells -top_left_inside_corner_cells -top_left_outside_corner_cell -top_right_inside_corner_cells -top_right_outside_corner_cell -top_tap_cell%# Sets rules for boundary cell creations and placements
set_budget_margins%-actual -capture -clock -corner -default -from_clock -hold -launch -postcts -prects -setup -target -to_clock%# Define timing margins to be used in budgets
set_budget_options%-add_blocks -adjust_latency -all -capture_fixed_delay -capture_hold_fix -feed_fixed_delay -feed_hold_fix -launch_fixed_delay -launch_hold_fix -remove_blocks -reset -top_level%# Set up budgeting commands
set_budget_shell_latencies%-block -block_mode -block_output -clock -corner -early -fall -late -rise%# Set internal clock delays to be used when creating budget shells
set_bundle_pin_constraints%-allow_feedthroughs -allowed_layers -bundle_order -bundles -cells -keep_pins_together -length -pin_spacing -pin_spacing_distance -range -self -sides -width%# Set pin constraints on bundles of nets for pin assignment
set_busplan_constraints%-from -remove -to -to_value -type%# Create constraints for busplan
set_cell_hierarchy_type%-boundary -type%# Change the cell hierarchy type
set_cell_location%-coordinates -design -fixed -ignore_fixed -orientation%# Sets the location on cells
set_cell_mode%-quiet%# Selects the mode of an instance
set_cell_site%-cells -height_type -library -site_def%# Set cell site based on height/width
set_cell_vt_type%-lib_cells -silent -vt_type%# create vt cell filler cells
set_clock_balance_points%-balance_points -clock -consider_for_balancing -corners -delay -early -fall -late -rise%# Specify the balance point information to be set at this pin for clock tree synthesis
set_clock_cell_spacing%-clocks -lib_cells -x_spacing -y_spacing%# Set clock cell spacing
set_clock_gating_check%-fall -high -hold -low -rise -setup%# Specify clock gating check values
set_clock_groups%-allow_paths -asynchronous -comment -group -logically_exclusive -name -physically_exclusive%# Set exclusive or asynchronous clock groups
set_clock_latency%-clock -corners -dynamic -early -fall -late -max -min -modes -rise -scenarios -source%# Capture actual or predicted clock latency
set_clock_routing_rules%-clocks -default_rule -max_routing_layer -min_routing_layer -net_type -nets -rules%# Set clock routing rules
set_clock_sense%-clock_leaf -clocks -logical_stop_propagation -negative -positive -pulse -stop_propagation%# Set clock sense
set_clock_transition%-corners -fall -max -min -modes -rise -scenarios%# Capture predicted clock transition
set_clock_tree_options%-clocks -copy_exceptions_across_modes -corners -from_mode -target_latency -target_skew -to_mode%# Set clock tree options
set_clock_tree_reference_subset%-clocks -lib_cells%# Set clock tree reference
set_clock_trunk_endpoints%-clock -corners -delay%# Specify pin or ports as clock trunk end points for clock trunk planning
set_clock_uncertainty%-corners -fall -fall_from -fall_to -from -hold -modes -rise -rise_from -rise_to -scenarios -setup -to%# Capture actual or predicted clock skew
set_colors%-color -color_name -cycle_color -depth -hierarchy_types -keep%# Set the user specified color for cells by hierarchy
set_command_option_value%-command -current -default -option -position -undefined -value%# set command option default or current value
set_consistency_settings_options%-corner -default -early -exec_path -report -saved_session -script -star_corner -tluplus -tool%# set_consistency_settings_options
set_constraint_mapping_file%-reset%# Load file that contains UPF/ETM_UPF/SDC/BUDGET/CLKNET/DEF/PG_CONSTRAINT/COMPILE_PG/CTS_CONSTRAINT/BTM/FLOORPLAN file information for blocks
set_corner_status%-active -corners -hold -label -max_capacitance -max_transition -min_capacitance -modes -power -setup%# Setup mode/corner combinations for setup, hold, etc. analysis
set_current_command_mode%-command -mode%# set current command mode
set_current_ems_database%-reset%# Sets current EMS database.
set_current_mismatch_config%-enable%# Sets the current mismatch config
set_data_check%-clock -corners -fall_from -fall_to -from -hold -modes -rise_from -rise_to -scenarios -setup -to%# Create a data to data check
set_db_file_mapping%-library%# Create a mapping between original input DB file and current DB file name
set_density_gradient_options%-cluster_threshold -edge_zone_width -gradient_tolerance -min_macro_size -outer_zone_width -white_space_density%# Set options for report_placement -hard_macro_density_gradient_violations command
set_design_attributes%-attribute -elements -models%# set_design_attributes
set_disable_timing%-from -loop_break -to%# Disable timing arcs
set_domain_supply_net%-primary_ground_net -primary_power_net%# Set default supply nets for a power domain
set_dont_touch_network%-clear -clock_only -no_propagate%# Set dont_touch_network
set_drive%-corners -fall -max -min -modes -rise -scenarios%# Set port drive resistance
set_drive_resistance%-corners -fall -max -min -modes -rise -scenarios%# Synonym for 'set_drive'
set_driving_cell%-clock -clock_fall -corners -dont_scale -fall -from_pin -input_transition_fall -input_transition_rise -lib_cell -library -max -min -modes -multiply_by -no_design_rule -pin -rise -scenarios%# Set port driving cell
set_eco_placement_net_weight%-nets -reset -weight%# set weight of nets
set_eco_power_intention%-cells%# set eco power intention
set_edit_setting%-auto_display_hidden -default -expand_hit_blockage -expand_hit_constraint -expand_hit_macro_cell -hierarchical_routing -honor_ndr -ignore_locked -keep_pin_on_edge -pin_layer_policy -select_center_line -select_center_vertex -select_edge -select_partial_object -select_vertex -self_intersection -specified_pin_layer -update_color_mask -update_floorplan%# Set common edit settings
set_edrc_setting%-check_drc -default -dpt_odd_cycle -dpt_precolor -enclosed_via_spacing_rule -end_of_line_spacing_rule -filter_same_net_spacing -general_via_spacing_rule -honor_ndr -max_error_limit -max_processing_time -max_shape_limit -metal_span_spacing_rule -metal_width_rule -minimum_edge_rule -minimum_length_and_area_rule -rdl_acute_angle_rule -rdl_right_angle_rule -show_error_browser -via_density_rule -via_enclosure_rule%# Set gui drc settings
set_equivalent%-function_only -nets -sets%# Declare that supply nets or supply sets are equivalent
set_extraction_options%-corners -default -early_cap_scale -early_ccap_ratio -early_ccap_scale -early_ccap_threshold -early_res_scale -early_vr_horizontal_cap_scale -early_vr_horizontal_res_scale -early_vr_vertical_cap_scale -early_vr_vertical_res_scale -early_vr_via_res_scale -enable_ccap_or_filtering -honor_mask_constraints -include_pin_resistance -late_cap_scale -late_ccap_ratio -late_ccap_scale -late_ccap_threshold -late_res_scale -late_vr_horizontal_cap_scale -late_vr_horizontal_res_scale -late_vr_vertical_cap_scale -late_vr_vertical_res_scale -late_vr_via_res_scale -operating_frequency -process_scale -real_metalfill_extraction -reference_direction -virtual_shield_extraction%# set_extraction_options
set_false_path%-comment -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -through -to%# Define a false path
set_fixed_objects%-unfix%# Setting fixed state for specified objects
set_floorplan_area_rules%-forbidden_list -forbidden_ranges -layers -lib_cells -max -min -name -object_types -valid_list -valid_ranges%# Create a floorplan area rule
set_floorplan_enclosure_rules%-follow_rotations -forbidden_list -forbidden_ranges -from_corner -from_object_types -ignore_rotate90 -layers -max -min -must_enclose -name -offset -sides -step -to_corner -to_lib_cells -to_object_types -valid_list -valid_ranges%# Create a floorplan enclosure rule
set_floorplan_halo_rules%-follow_rotations -forbidden_list -forbidden_ranges -from_object_types -ignore_rotate90 -layers -max -min -must_enclose -name -offset -sides -step -to_lib_cells -to_object_types -type -valid_list -valid_ranges%# Create a floorplan halo rule
set_floorplan_spacing_rules%-directions -follow_rotations -forbidden_list -forbidden_ranges -from_layers -from_lib_cells -from_object_types -ignore_rotate90 -max -min -min_parallel_run_length -name -no_overlap -offset -step -to_layers -to_lib_cells -to_object_types -valid_list -valid_ranges%# Create a floorplan spacing rule
set_floorplan_width_rules%-direction -forbidden_list -forbidden_ranges -layers -lib_cells -max -min -name -object_types -offset -step -type -valid_list -valid_ranges%# Create a floorplan width rule
set_freeze_ports%-all -clock -data%# Set freeze ports
set_grid%-layers -orientations -pg_strategy -reset -site_arrays -site_rows -x_offset -x_step -y_offset -y_step%# Change options for the given grid
set_hierarchy_options%-blocks -enable_planning -from_level -to_level%# Sets  the top-level design options for planning of the blocks.
set_host_options%-add_hosts -max_cores -name -num_processes -submit_command -submit_protocol -target -timeout -work_dir%# Set parameters for multi-threaded / distributed processing
set_ideal_latency%-corners -fall -max -min -modes -rise -scenarios%# Specifies ideal latency
set_ideal_network%-no_propagate%# Set an ideal network
set_ideal_transition%-corners -fall -max -min -modes -rise -scenarios%# Specifies ideal transition
set_ignored_layers%-max_routing_layer -min_routing_layer -rc_congestion_ignored_layers -verbose%# Set ignored layers
set_individual_pin_constraints%-allow_feedthroughs -allowed_layers -cells -length -location -nets -off_edge -offset -pin_spacing -pin_spacing_distance -pins -ports -sides -width%# Set pin constraints on individual nets or pins for pin assignment
set_info_var%-caller -category -one_of -required -type%# Sets a configuration parameter value
set_input_delay%-add_delay -clock -clock_fall -corners -fall -level_sensitive -max -min -modes -network_latency_included -reference_pin -rise -scenarios -source_latency_included%# Set input delay on ports or pins
set_input_transition%-clock -clock_fall -corners -fall -max -min -modes -rise -scenarios%# Set port transition time
set_interfaces%-design -force%# Clean up the interfaces of bound designs, in the current block
set_isolate_ports%-driver -force -type%# Set isolate ports
set_isolation%-applies_to -clamp_value -diff_supply_only -domain -elements -exclude_elements -isolation_ground_net -isolation_power_net -isolation_sense -isolation_signal -isolation_supply_set -location -name_prefix -name_suffix -no_isolation -sink -source -update%# Specify isolation strategy for a power domain
set_isolation_control%-domain -isolation_sense -isolation_signal -location%# Specify a isolation control
set_latch_loop_breaker%-avoid -pin -remove%# Splits this pin to break loops in feedthrough latch paths
set_latency_adjustment_options%-clocks_to_update -exclude_clocks -ocv_included -reference_clock%# latency adjustment options
set_latency_budget_constraints%-clock -corner -crp -default -early_dynamic -early_latency -from_clock -late_dynamic -late_latency -latency_offset -source -to_clock%# Define treatment of clocks during budgeting
set_layer_map_file%-format -library -map_file%# Set layer mapping file
set_level_shifter%-applies_to -domain -elements -exclude_elements -force_shift -location -name_prefix -name_suffix -no_shift -rule -threshold -update%# Specify level shifter strategy for a power domain
set_lib_cell_purpose%-exclude -include%# Define purposes for lib_cells
set_load%-fall -max -min -pin_load -rise -subtract_pin_load -wire_load%# Set capacitance on ports and nets
set_locked_objects%-unlock%# Setting locked state for specified objects
set_macro_constraints%-align_pins_to_tracks -alignment_grid -alignment_orientation_set -alignment_point -allowed_orientations -preferred_location%# Set various macro options
set_macro_relative_location%-anchor_corner -anchor_object -offset -offset_type -scale_edge -target_corner -target_object -target_orientation -used_length%# Sets macro relative location constraint for shaping and placement
set_max_capacitance%-clock_path -corners -data_path -db -modes -scenarios%# Set maximum capacitance for ports or designs
set_max_delay%-comment -fall -fall_from -fall_through -fall_to -from -ignore_clock_latency -reset_path -rise -rise_from -rise_through -rise_to -through -to%# Specify maximum delay for timing paths
set_max_time_borrow%-corners -modes -scenarios%# Limit time borrowing for latches
set_max_transition%-clock_path -corners -data_path -db -modes -scenarios%# Set maximum transition for ports or designs
set_message_info%-id -limit -stop_off -stop_on%# Control message generation
set_min_capacitance%-clock_path -corners -data_path -db -modes -scenarios%# Set minimum capacitance for ports or designs
set_min_delay%-comment -fall -fall_from -fall_through -fall_to -from -ignore_clock_latency -reset_path -rise -rise_from -rise_through -rise_to -through -to%# Specify minimum delay for timing paths
set_min_pulse_width%-corners -high -low -modes -scenarios%# Set or remove a minimum pulse width constraint for specified design objects
set_multicycle_path%-comment -end -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -start -through -to%# Define a multicyle path
set_multisource_clock_subtree_constraints%-cells -clock -ignore_for_icg_reordering -name -pins -target_level%# Set constraints on cells/pins for the multisource clock subtrees
set_multisource_clock_subtree_options%-balance_levels -clock -corners -dont_merge_cells -driver_objects -enable_icg_reordering -max_total_wire_delay -name -target_level%# Set options for multisource clock subtrees
set_multisource_clock_tap_options%-clock -dont_merge_cells -driver_objects -name -num_taps%# Set options for multisource clock tap assignment
set_net_estimation_rule%-horizontal_value -parameter -unset -value -vertical_value%# Set rules for estimating timing on a net
set_net_weight_effort%-nets -verbose -virtual_flat -weight_effort%# Set net weight effort for coarse placement.
set_object_layer%-force -layers -of_objects%# Set the layer for objects
set_object_shape%-area -keep_area -lengths -rotate -shape -utilization%# Set shape of an object
set_operating_conditions%-analysis_type -library -max -max_library -min -min_library -object_list%# Set process, temperature, and voltage (for backwards compatibility)
set_output_delay%-add_delay -clock -clock_fall -corners -fall -group_path -level_sensitive -max -min -modes -network_latency_included -reference_pin -rise -scenarios -source_latency_included%# Set output delay on ports or pins
set_parasitic_parameters%-corners -early_spec -early_temperature -late_spec -late_temperature -library%# Set various parameters for parasitic estimation
set_parasitics_parameters%-corners -early_spec -early_temperature -late_spec -late_temperature -library%# Synonym for 'set_parasitic_parameters'
set_partial_on_translation%-full_on_tools -off_tools%# set_partial_on_translation
set_path_margin%-comment -corners -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -through -to%# Specify margin value for timing paths
set_pg_mask_constraint%-track_alignment_mode -track_alignment_offset -width%# Set PG mask constraint
set_pg_strategy%-blockage -blocks -core -design_boundary -extension -macros -pattern -pg_regions -polygon -voltage_areas%# Set PG strategy for power network creation
set_pg_strategy_via_rule%-via_rule%# Set PG via rule between strategies and existing shapes
set_pg_via_master_rule%-allow_multiple -contact_code -cut_mask -cut_spacing -offset -offset_start -orient -snap_reference_point -track_alignment -via_array_dimension -via_site_ratio%# Set PG via rule
set_pin_budget_constraints%-all -all_modes -all_pins -early_boundary -feedthrough -from_clock -from_clock_fall -from_clock_rise -from_delay -from_percent -frozen -inputs -internal -internal_delay -internal_percent -late_boundary -modes -none -not_frozen -not_same_as_feedthrough -not_same_as_mib -not_same_as_modes -not_same_as_pin -outputs -reset -same_as_feedthrough -same_as_mib -same_as_modes -same_as_pin -to_clock -to_clock_fall -to_clock_rise -to_delay -to_percent%# Set budget constraints on block pins
set_placement_spacing_label%-lib_cells -name -row -side%# Set placement spacing label on lib cells
set_placement_spacing_rule%-labels%# Set placement spacing rule between labels
set_pocvm_corner_sigma%-corners%# Set the standard deviation to be used for POCVM
set_pop_up_object_options%-block_action -object_type -pins_as_terminals -routing_overlap_check%# set pop up options for different object types
set_port_antenna_property%-add -data -port -replace%# Set the antenna prop values for a specified port
set_port_attributes%-applies_to -attribute -clamp_value -driver_supply -elements -feedthrough -model -ports -receiver_supply -repeater_supply -unconnected%# set_port_attributes
set_power_clock_scaling%-period -ratio -scenarios%# Specify clock frequency scaling
set_power_derate%-groups -internal -leakage -scenarios -switching%# Set power derate on objects
set_power_group%-name%# Set user specified power groups on cells
set_power_io_constraints%-io_guide_object -offset -ratio -reference_cell -share -spacing%# set io constraints for power and ground
set_power_switch_placement_pattern%-connect_mode -direction -driver -name -pattern -placement_type -port_net_name%# Process power switch pattern
set_process_label%-clear -corners -early -late -library -object_list%# Set design/cell process label
set_process_number%-clear -corners -early -late -library -object_list%# Set design/cell process number
set_programmable_spare_cell_mapping_rule%-compatible -dont_overlap_pg_stripe_layer -multi_height_merge -multi_height_split -partial_overlap_pg_stripe_layer -psc_type_id%# set psc mapping rule
set_push_down_object_options%-allow_multi_rail_cells -block_action -collinear_margin -ignore_misalignment -location_based_terminal_naming -object_type -pin_meet_fatwire_rule -routing_overlap_check -top_action%# set push down options for different object types
set_pvt_configuration%-add -clear_filter -name -process_labels -process_numbers -rule -temperatures -voltages%# Create rules to set allowable PVTs for this session
set_rail_integrity_strategy%-allow_stacked_endpoint_vias_outside_of_overlapping_area -area_edge_condition -core -cut_merged_shape -discontinuous_connection_directionality -discontinuous_connection_threshold -enable_discontinuous_connection_check -error_data -exclude_cell_masters -exclude_macros -exclude_polygon -existing_stacked_via_check_mode -filter_layer_net_shapes -ideal_sourced_dangling_vias -ignore_conn_view_eeq_for_physical_connectivity_tracing -ignore_discontinuous_connection_object_types -ignore_discontinuous_connection_routing_layers -ignore_discontinuous_connection_shape_types -ignore_minimum_via_criterion -ignore_other_pg_net_shapes -ignore_other_shape_net_types -ignore_pin_shape_layers -ignore_pins_by_cell -ignore_pins_by_cell_type -ignore_routing_blockage_layers -ignore_routing_blockages -ignore_small_overlapping_area -ignore_touching_floating_pin_shape_errors -ignore_via_enclosure_shape -macros -max_via_distance_along_parallel_wires -merge_same_layer_shapes -missing_via_net_shape_direction -missing_via_rule -nets -no_stack -non_ideal_sourced_floating_shapes -override_conn_view_eeq_class_to_interpret_as_same_class -pg_pin_floating_connection_check -pg_regions -polygon -use_conn_view -via_existence_check_merge_via_cut -via_existence_check_partially_enclosed -voltage_areas%# Setup specific options for the PrimeRail rail integrity analysis flow based on the In-Design command 'verify_rail_integrity'
set_ref_libs%-add -before -clear -library -rebind -ref_libs -remove -use_technology_lib%# Set reference libraries
set_reference%-block -design -of_object -pin_map -pin_rebind -pin_verbose -reference -to_block -to_module%# Changes cells to a new reference
set_related_supply_net%-ground -object_list -power%# Set related supply net
set_report_configuration%-columns -default -dynamic_width -filler_string -overflow_method -report%# Set the default configuration for a report
set_retention%-domain -elements -no_retention -restore_condition -restore_signal -retention_condition -retention_ground_net -retention_power_net -retention_supply_set -save_condition -save_signal -update%# Specify retention strategy for a power domain
set_retention_control%-assert_r_mutex -assert_rs_mutex -assert_s_mutex -domain -restore_signal -save_signal%# Specify a retention control
set_retention_elements%-elements%# Specify a retention element list
set_route_opt_target_endpoints%-hold_endpoints -hold_timing -ldrc_objects -reset -scenario -setup_endpoints -setup_timing%# Setting Target Endpoints
set_routing_rule%-clear -default_rule -max_layer_is_user -max_layer_mode -max_layer_mode_soft_cost -max_routing_layer -min_layer_is_user -min_layer_mode -min_layer_mode_soft_cost -min_routing_layer -no_rule -rule%# Set the routing layers and net assignments
set_rp_group_options%-alignment -allow_non_rp_cells -allow_non_rp_cells_on_blockages -anchor_column -anchor_corner -anchor_row -group_orientation -move_effort -optimization_restriction -pin_name -place_around_fixed_cells -rp_only_keepout_margin -tiling_type -utilization -x_offset -y_offset%# set RP group placement constraints
set_scenario_status%-active -all -cell_em -dynamic_power -hold -leakage_power -max_capacitance -max_transition -min_capacitance -none -setup -signal_em%# Setup scenario for setup, hold, etc. analysis
set_segment_budget_constraints%-delay -from -remove -rule -to%# Set user-defined delays for segments of a budget
set_sense%-clock_leaf -clocks -negative -positive -pulse -stop_propagation -type%# Set sense
set_shaping_options%-add_channel_blockages -guard_band_size -keep_top_level_together -min_channel_size -reset -utilization_slack%# Set shaping options in design planning
set_si_delay_analysis%-aggressors -exclude -ignore_arrival -victims%# Specifies SI delay analysis
set_signal_io_constraints%-constraint -file -io_guide_object%# set io constraints for signals
set_site_array_stack_order%-above -below -bottom -lower -raise -top%# Set the stack order of a site array
set_size_only%-all_instances%# Set size_only
set_snap_setting%-class -cursor_edge -default -edge_radius -enabled -fix_orientation -macro_by_color -object_edge -preferred_track -snap -user_grid%# Set common snapping settings
set_ssc_clock%-clock -debug -from -to%# command to auto apply overrides for clock lane of source sync interface
set_ssc_data_read%-clock -debug -from -hold_args -nofp -setup_args -to%# command to auto apply read path overrides for data lane of source sync interface
set_ssc_data_write%-clock -debug -from -hold_args -nofp -setup_args -to%# command to auto apply write path overrides for data lane of source sync interface
set_starrc_in_design%-config%# set_starrc_in_design
set_supernet_exceptions%-disable_cells -pins%# Mark supernet transparent pins
set_svf%-append -off -replace%# Set directory for writing Formality guidance
set_switching_activity%-base_clock -corners -modes -path_sources -period -scenarios -state_condition -static_probability -toggle_rate%# Set Switching Activities
set_target_library_subset%-clock -data -dont_use -objects -only_here -top%# Set target library subset
set_technology%-node%# Apply node specific application settings
set_temperature%-clear -corners -min -object_list%# Set design/cell temperature
set_threshold_voltage_group_type%-type%# Specifies the type for Vth groups
set_timing_derate%-aocvm_guardband -cell_check -cell_delay -clock -corners -data -dynamic -early -fall -increment -late -max -min -net_delay -pocvm_coefficient_scale_factor -pocvm_guardband -rise -static -variation%# Set cell/net delay derating factors
set_timing_paths_disabled_blocks%-all_sub_blocks%# set timing paths disabled blocks
set_track_constraint%-block -grid -label -layer -mask -offset -origin -track_direction%# Set a track constraint
set_user_units%-input -output -type -value%# Specify units for user input or output
set_via_def%-pitch -size -via_def -vias%# Change via def
set_via_ladder_constraints%-pins%# Set via ladder constraints for specified pins
set_via_ladder_rules%-all_clock_inputs -all_clock_outputs -all_instances_of -all_pins_driving -default_ladders -master_pin_map -master_pin_map_file -remove_all_rules%# Set via ladder rules for the block
set_via_ladder_spacing%-cells -distance -lib_cells%# Set spacing constraint on cells to accomodate via ladders
set_view_switch_list%-design -global -library%# Set the value of the specified view switch list
set_virtual_pad%-coordinate -layer -net%# Create virtual power/ground pads for power network analysis
set_voltage%-cell -corners -dynamic -min -min_dynamic -object_list -pg_pin_name%# Set design/cell/supply_net voltage
set_voltage_area%-add_cells -add_power_domains -ground -is_fixed -merge_regions -name -power -remove_all_cells -remove_cells -remove_power_domains%# Update a voltage_area
set_voltage_area_shape%-above -add_cells -below -bottom -lower -raise -remove_all_cells -remove_cells -top%# Update a voltage_area_shape
set_vsdc%-append -off -replace%# Set file for writing guidance for formal verification
set_vt_filler_rule%-filler_cells -quiet -silent -vt_type%# create vt cell filler cells
set_working_design%-level -pop -push%# Sets current working design by push or pop
setvar%-constant -info -one_of -property -roulette -subst -type%# Sets a configuration parameter value
setvar_array_copy_partial%-clean -from_array -from_tag -to_array -to_tag%# Copy the array values to another index
shape_blocks%-channels -constraint_file -host_options -incremental -pg_strategy%# Perform shaping in design planning
signoff_calculate_hier_antenna_property%-contact_layers -contact_layers_between_m0_diffusion -diffusion_layers -gate_class1_marking_layers -gate_class2_marking_layers -gate_class3_marking_layers -m0_layers_for_diffusion_connection -m0_layers_for_poly_connection -poly_layers -report_diodes -top_cell_pin_only -treat_source_drain_as_diodes -v0_layers_between_m1_m0%# Extract hierarchical antenna properties by launching ICV with antenna runset
signoff_check_design%-read_frame_view -short_with_metal_fill%# Command to check physical connections, short with metal fill etc
signoff_check_drc%-auto_eco -check_all_runset_layers -coordinates -error_data -excluded_coordinates -pre_eco_design -select_layers -select_rules -unselect_rules%# Detect DRC violations by launching IC Validator with foundry runset
signoff_create_metal_fill%-all_runset_layers -auto_eco -coordinates -excluded_coordinates -fill_all_tracks -mode -nets -output_colored_fill -pre_eco_design -remove_by_rule -report_density -select_layers -timing_preserve_setup_slack_threshold -track_fill -track_fill_parameter_file%# Fill dummy metal by launching IC Validator with foundry runset
signoff_fix_drc%-coordinates -excluded_coordinates -max_number_repair_loop -nets -select_rules -start_repair_loop -timing_preserve_setup_slack_threshold -unselect_rules%# Automatic DRC fixing
signoff_fix_isolated_via%-check_only -error_data -save_design -track_fill_runset_include_file -update_track_fill%# Fix isolated vias in the design by launching ICV internally.
signoff_report_metal_density%-coordinates -output -select_layers -starting_point%# Command to report metal density
size_cell%-lib_cell -max_distance_to_spare_cell -not_spare_cell_aware%# Size a leaf cell by rebinding it to a new library cell
snap_cells_to_block_grid%-cells -designs -grid%# Move cells to be on block grid
snap_object_shapes%-bottom -edge_number -edge_policy -grid -left -right -top%# Snap the edges of specified objects
sort_collection%-descending -dictionary%# Create a sorted copy of the collection
source%-continue_on_error -echo -verbose%# Read a file and execute it as a script
split_clock_cells%-cells -loads%# Splitting of clock cells to fix DRC constraint violations
split_constraints%-compress -corners -design_subblocks -force -hier_abstract_subblocks -modes -nosplit -output -sdc_only -upf_only%# Split up and write partial constraints
split_fanout%-cell_prefix -driver -hierarchy -lib_cell -loads -max_distance_for_incomplete_route -max_fanout -net -net_prefix -on_route -respect_blockages%# Buffer a user specified set of pin/ports in different logical hierarchy
split_multibit%-cells -exclude_instance -lib_cells -path_groups -slack_threshold%# Split multibit cell
split_objects%-gap -gap_min_spacing -ignore_end_cap -line -rect%# Split specified objects
split_polygons%-objects -output -split%# Decompose polygons into rectangles.
split_rdl_routes%-from_layers -mode -nets -nets_in_file -number_of_routes -objects -spacings -to_layers -via_interval -widths%# split RDL route length
spread_objects%-anchor -from -margin -parent -to -vertical%# Spread specified objects
spread_spare_cells%-boundary -cells -density_aware_ratio -ignore_blockage_types -voltage_areas%# Spread spare cells
spread_wires%-min_jog_length -min_jog_spacing_by_layer_name -pitch -timing_preserve_hold_slack_threshold -timing_preserve_nets -timing_preserve_setup_slack_threshold%# Spread wires
start_gui%-file -no_windows%# Synonym for 'gui_start'
synthesize_clock_trees%-clocks -postroute -propagate_only -routed_clock_stage%# Synthesize clock trees
synthesize_clock_trunk_endpoints%-blocks -clocks -estimate_timing -host_options -work_dir%# Run block level clock trunk planning
synthesize_clock_trunks%-clock%# Plan clock trunk
synthesize_multisource_clock_subtrees%-clocks -from -list_only -to%# Multi-source clock tree synthesis of structured local trees
synthesize_multisource_clock_taps%-clocks%# Multi-source clock tree tap assignment
synthesize_multisource_global_clock_trees%-leaves -lib_cells -nets -prefix -roots -skip_pin_connections -use_zroute_for_pin_connections%# Multi-source clock global tree synthesis
transform_polygons%-coordinate -inverse -objects -orientation%# Computes a new geo_mask from a set of polygons with modified position and orientation
trim_pg_mesh%-drc -layers -nets -shapes -trim_to -types -undo -verbose%# Trim PG mesh
uncommit_block%-design -remove_design -type -verbose%# Uncommits a block
undo%-check_only -levels -marker -silent%# Undo one or more commands
ungroup_cells%-all -flatten -simple_names%# Ungroup hierarchy of cell instances
uniquify%-uniquify_children -verbose%# Creates new reference for cells
uniquify_block%-library%# Creates new reference block for cells
unsetvar%-array%# Unsets a parameter value
update_constraint_mapping_file%-remove_all -remove_blocks -remove_types%# Update file that contains UPF/ETM_UPF/SDC/BUDGET/CLKNET/DEF/PG_CONSTRAINT/COMPILE_PG/CTS_CONSTRAINT/BTM/FLOORPLAN file information for blocks
update_timing%-full%# Update timing
verify_rail_integrity%-integrity_layout_strategies -script_only%# Executes specific strategies in batch processing mode for the PrimeRail Gen II rail integrity analysis flow based on the In-Design setup command 'set_rail_integrity_strategy'
verify_via_ladders%-nets -shift_vias_on_transition_layers%# Verify via ladders
widen_wires%-spreading_widening_relative_weight -timing_preserve_hold_slack_threshold -timing_preserve_nets -timing_preserve_setup_slack_threshold -widen_widths_by_layer_name%# Widen wires
win_select_objects%-again_at -at -create_slct_buses -index -intersect -line -radius -root -slct_targets -slct_targets_operation -visible -within%# Select objects
win_set_filter%-class -expand_cell_types -filter -highlighted_only -layer -start_level -stop_level -user_filter -user_filter_cmd -visible%# Set object selection filter
win_set_select_class%-all -visible%# Set classes to allow selection of
write_aif%-bumps -hierarchy -use_port_name%# Write bump locations and connected nets or ports
write_app_var%-all -only_changed_vars -output%# Write a script to set current variable values
write_blackbox_timing_script%-qtm_directory -qtm_format%# Write out file(s) that contain BBT information of the current block
write_budgets%-blocks -compress -design_subblocks -force -full_budget_blocks -hier_abstract_subblocks -nosplit -output -shell_subblocks -top -verbose%# Write io constraints for blocks based on the current budget constraints
write_busplans%-implementation_script -multi_cycle_script -xml_file%# Write out files and/or scripts related to busplan
write_cell_expansion%-output -scale_factor%# Write out a file containing cell expansion factors for use by other tools
write_checksum%-output_directory -scenario -type%# Writes checksum of design
write_clock_trunks%-clock -file%# Write a TCL script which regenerates the current clock trunk solution
write_def%-bus_delimiters -compress -convert_sites -exclude -exclude_physical_status -include -include_physical_status -include_tech_via_definitions -no_marker_layer -objects -only_master_variant -traverse_physical_hierarchy -units -version -via_as_fixed%# Write a DEF file from the current design
write_default_pg_pattern%-output_filename -type%# Write default PG patterns
write_dff_trace_filters%-filename -overwrite -type%# Write DFF filter pattern(s) to a file
write_drc_error_data%-error_data -file_name -overwrite%# Write error data to a file
write_ems_rules%-all -overwrite -rule%# Writes commands to create user-defined EMS rule/s into file.
write_floorplan%-add_def_dependencies -blocks -compress -def_units -def_version -exclude -force -format -include -nosplit -objects -output%# Write floorplan
write_frame_options%-block -format -library -output%# Write frame view created options
write_gds%-allow_design_mismatch -bbox_list -block_map -bus_delimiters -compress -connect_below_cut_metal -design -disable_output_mask_layers -exclude_empty_block -fill -flat_vias -foreign -hierarchy -ignore_cut_datatype_tbl_mapping -instance_property -keep_data_type -layer_map -layer_map_format -layers -lib_cell_view -library -long_names -mask_shifted_suffix -mask_shifted_suffix_without_constraint -merge_conflict_suffix -merge_files -merge_gds_top_cell -merge_overwrite_conflicting_cell -net_property -no_marker_layer -output_net_text -output_pin -pin_property -propagate_pin_mask_to_via_metal -rename_cell -switch_view_list -units -use_block_name -via_matrix_property -view -write_default_layers -write_instance_blockage_mask -write_instance_via_mask%# Write a Given Design in a library into a Gds file.
write_inc_srsn_for_eco%-blocks%# write out srsn for all the blocks/list of blocks
write_io_constraints%-filename -format%# write io constraints into a file based on the existing io driver placement data
write_lef%-design -include -library -properties -slice_polygon -version%# Write LEF file
write_lib_package%-blocks -exclude_design_view -exclude_ref_libs -library -verbose%# Creates an archive file for a library with all dependencies
write_macro_relative_location%-file -hierarchical%# Writes macro relative location constraint for shaping and placement
write_matching_types%-file_name -from_existing_assignment%# write_matching_types
write_net_estimation_rules%-format -net_estimation_rule -script%# Write script to recreate net estimation rules
write_oasis%-allow_design_mismatch -bbox_list -block_map -bus_delimiters -compress -connect_below_cut_metal -design -fill -flat_vias -foreign -hierarchy -ignore_cut_datatype_tbl_mapping -instance_property -keep_data_type -layer_map -layer_map_format -layers -lib_cell_view -library -mask_shifted_suffix -mask_shifted_suffix_without_constraint -merge_conflict_suffix -merge_files -merge_oasis_top_cell -merge_overwrite_conflicting_cell -net_property -no_marker_layer -output_net_text -output_pin -pin_property -propagate_pin_mask_to_via_metal -rename_cell -switch_view_list -units -use_block_name -via_matrix_property -view -write_default_layers -write_instance_blockage_mask -write_instance_via_mask%# Write a Given Design in a library into a Oasis file.
write_parasitics%-compress -hierarchical -no_name_mapping -output%# a block level write parasitics command
write_pin_constraints%-bundle_pin_constraint -bundles -cells -exclude_nets -file_name -from_existing_pins -nets -physical_pin_constraint -pins -ports -self -topological_map%# Write pin/net constraints in design planning
write_pt_checksum%-output_directory -pt_exec_path -pt_user_script -type%# Writes checksum for PT
write_rail_integrity_strategy%-output%# Write specific strategies defined by the setup command 'set_rail_integrity_strategy' to file
write_routes%-nets -objects -output%# Write Routes
write_rp_groups%-all -blockage -cell -create -file_name -hierarchical -nosplit -rp_group%# write RP Group constraints
write_saif%-cells -corners -duration -exclude_sdpd -modes -no_hierarchy -propagated -scenarios -switching_activity_types%# write a Switching Activity Interchange Format file
write_sanity_check_point%-output -stage%# Write sanity check point of a design
write_script%-compress -corners -exclude -force -format -include -modes -nosplit -output%# Write Tcl scripts for current design
write_sdc%-compress -corner -exclude -include -mode -nosplit -output -scenario -version%# Write constraints in Synopsys Design Constraints format
write_shadow_eco%-cells -command_style -disable_undo -nets -output -reporting_style -self -set_shadow_status%# write out script to duplicate the shadow objects on the original design
write_taps%-file%# Write taps currently defined to a file
write_tech_file%-library%# Write technology file
write_verilog%-compress -exclude -force_no_reference -force_reference -hierarchy -include -only_master_variant -split_bus -switch_view_list -top_module_first%# Write a Verilog file from the current design
