============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 16:49:22 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6287 instances
RUN-0007 : 2468 luts, 2237 seqs, 953 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7433 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4951 nets have 2 pins
RUN-1001 : 1549 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1417     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6285 instances, 2468 luts, 2237 seqs, 1410 slices, 277 macros(1409 instances: 952 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1847 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29739, tnet num: 7431, tinst num: 6285, tnode num: 37091, tedge num: 49087.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.138884s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (100.2%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.282841s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.83515e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6285.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23903e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.0612e+06, overlap = 62.125
PHY-3002 : Step(3): len = 600691, overlap = 81.375
PHY-3002 : Step(4): len = 537350, overlap = 76.5625
PHY-3002 : Step(5): len = 422245, overlap = 79.6875
PHY-3002 : Step(6): len = 377536, overlap = 106.438
PHY-3002 : Step(7): len = 332502, overlap = 132.312
PHY-3002 : Step(8): len = 310344, overlap = 171.75
PHY-3002 : Step(9): len = 274641, overlap = 197.312
PHY-3002 : Step(10): len = 248713, overlap = 216.125
PHY-3002 : Step(11): len = 237264, overlap = 228.094
PHY-3002 : Step(12): len = 217645, overlap = 252.062
PHY-3002 : Step(13): len = 203087, overlap = 282
PHY-3002 : Step(14): len = 191269, overlap = 294.312
PHY-3002 : Step(15): len = 179025, overlap = 305.25
PHY-3002 : Step(16): len = 171925, overlap = 310.344
PHY-3002 : Step(17): len = 166131, overlap = 326.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.27709e-06
PHY-3002 : Step(18): len = 180473, overlap = 257.375
PHY-3002 : Step(19): len = 187905, overlap = 239.469
PHY-3002 : Step(20): len = 185871, overlap = 195.031
PHY-3002 : Step(21): len = 194276, overlap = 168.531
PHY-3002 : Step(22): len = 194745, overlap = 147.25
PHY-3002 : Step(23): len = 199798, overlap = 137.156
PHY-3002 : Step(24): len = 199403, overlap = 115.781
PHY-3002 : Step(25): len = 196526, overlap = 115.188
PHY-3002 : Step(26): len = 195591, overlap = 118.531
PHY-3002 : Step(27): len = 190674, overlap = 117.062
PHY-3002 : Step(28): len = 188959, overlap = 107.031
PHY-3002 : Step(29): len = 183947, overlap = 96.1562
PHY-3002 : Step(30): len = 180690, overlap = 105.281
PHY-3002 : Step(31): len = 176856, overlap = 99.0625
PHY-3002 : Step(32): len = 174170, overlap = 92.7812
PHY-3002 : Step(33): len = 171838, overlap = 81.8125
PHY-3002 : Step(34): len = 167101, overlap = 77.8438
PHY-3002 : Step(35): len = 165474, overlap = 79.75
PHY-3002 : Step(36): len = 163743, overlap = 74.9688
PHY-3002 : Step(37): len = 162544, overlap = 76.8438
PHY-3002 : Step(38): len = 162332, overlap = 76.75
PHY-3002 : Step(39): len = 162784, overlap = 78
PHY-3002 : Step(40): len = 160029, overlap = 77.9688
PHY-3002 : Step(41): len = 159350, overlap = 76.6875
PHY-3002 : Step(42): len = 158955, overlap = 76.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65542e-05
PHY-3002 : Step(43): len = 158456, overlap = 74.9688
PHY-3002 : Step(44): len = 158618, overlap = 74.4375
PHY-3002 : Step(45): len = 159955, overlap = 72.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31083e-05
PHY-3002 : Step(46): len = 162518, overlap = 65.7812
PHY-3002 : Step(47): len = 163059, overlap = 63.4062
PHY-3002 : Step(48): len = 168816, overlap = 52.125
PHY-3002 : Step(49): len = 173816, overlap = 55.25
PHY-3002 : Step(50): len = 176977, overlap = 59.75
PHY-3002 : Step(51): len = 177514, overlap = 62.5938
PHY-3002 : Step(52): len = 178725, overlap = 62.8438
PHY-3002 : Step(53): len = 180699, overlap = 64.625
PHY-3002 : Step(54): len = 181484, overlap = 65.8125
PHY-3002 : Step(55): len = 182639, overlap = 67.875
PHY-3002 : Step(56): len = 180776, overlap = 63.4688
PHY-3002 : Step(57): len = 180444, overlap = 65.625
PHY-3002 : Step(58): len = 180546, overlap = 63.6562
PHY-3002 : Step(59): len = 180038, overlap = 65.9062
PHY-3002 : Step(60): len = 178048, overlap = 63.5
PHY-3002 : Step(61): len = 177168, overlap = 64.4062
PHY-3002 : Step(62): len = 176728, overlap = 60.9375
PHY-3002 : Step(63): len = 176788, overlap = 58.5312
PHY-3002 : Step(64): len = 174414, overlap = 55.9062
PHY-3002 : Step(65): len = 173612, overlap = 54.25
PHY-3002 : Step(66): len = 174200, overlap = 50.4688
PHY-3002 : Step(67): len = 174345, overlap = 44.5625
PHY-3002 : Step(68): len = 173307, overlap = 47.0625
PHY-3002 : Step(69): len = 172887, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.62167e-05
PHY-3002 : Step(70): len = 173725, overlap = 47
PHY-3002 : Step(71): len = 173991, overlap = 44.75
PHY-3002 : Step(72): len = 174331, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019211s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (244.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7433.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220352, over cnt = 851(2%), over = 4002, worst = 46
PHY-1001 : End global iterations;  0.347965s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (179.6%)

PHY-1001 : Congestion index: top1 = 54.63, top5 = 39.36, top10 = 32.19, top15 = 27.77.
PHY-3001 : End congestion estimation;  0.461138s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (162.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180716s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.1775e-06
PHY-3002 : Step(73): len = 187259, overlap = 67.75
PHY-3002 : Step(74): len = 187920, overlap = 67.3125
PHY-3002 : Step(75): len = 174326, overlap = 86.4375
PHY-3002 : Step(76): len = 172914, overlap = 98.75
PHY-3002 : Step(77): len = 166956, overlap = 99.75
PHY-3002 : Step(78): len = 166776, overlap = 99.4062
PHY-3002 : Step(79): len = 163740, overlap = 96.9375
PHY-3002 : Step(80): len = 163510, overlap = 97.4375
PHY-3002 : Step(81): len = 162760, overlap = 99.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35499e-06
PHY-3002 : Step(82): len = 162027, overlap = 100.969
PHY-3002 : Step(83): len = 162055, overlap = 100.781
PHY-3002 : Step(84): len = 162055, overlap = 100.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.671e-05
PHY-3002 : Step(85): len = 169190, overlap = 82.4688
PHY-3002 : Step(86): len = 170024, overlap = 82.2188
PHY-3002 : Step(87): len = 173523, overlap = 71.6562
PHY-3002 : Step(88): len = 174228, overlap = 65.5625
PHY-3002 : Step(89): len = 175200, overlap = 62.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 482/7433.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 200280, over cnt = 823(2%), over = 3983, worst = 33
PHY-1001 : End global iterations;  0.330703s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (146.5%)

PHY-1001 : Congestion index: top1 = 53.86, top5 = 39.56, top10 = 32.31, top15 = 27.59.
PHY-3001 : End congestion estimation;  0.442010s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177455s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.00185e-05
PHY-3002 : Step(90): len = 175119, overlap = 270.719
PHY-3002 : Step(91): len = 175399, overlap = 269.844
PHY-3002 : Step(92): len = 181062, overlap = 229.844
PHY-3002 : Step(93): len = 178749, overlap = 201.781
PHY-3002 : Step(94): len = 179080, overlap = 199.781
PHY-3002 : Step(95): len = 178907, overlap = 194.125
PHY-3002 : Step(96): len = 179020, overlap = 194.469
PHY-3002 : Step(97): len = 180983, overlap = 180.062
PHY-3002 : Step(98): len = 182858, overlap = 162.562
PHY-3002 : Step(99): len = 180207, overlap = 167.344
PHY-3002 : Step(100): len = 179917, overlap = 166.938
PHY-3002 : Step(101): len = 179917, overlap = 166.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0037e-05
PHY-3002 : Step(102): len = 187241, overlap = 141.531
PHY-3002 : Step(103): len = 188146, overlap = 137.438
PHY-3002 : Step(104): len = 195000, overlap = 117.656
PHY-3002 : Step(105): len = 193986, overlap = 111.781
PHY-3002 : Step(106): len = 194040, overlap = 108.031
PHY-3002 : Step(107): len = 194119, overlap = 99.9062
PHY-3002 : Step(108): len = 194438, overlap = 98.875
PHY-3002 : Step(109): len = 194803, overlap = 95.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.00739e-05
PHY-3002 : Step(110): len = 200377, overlap = 83.4688
PHY-3002 : Step(111): len = 201402, overlap = 82.2188
PHY-3002 : Step(112): len = 204676, overlap = 76.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000142219
PHY-3002 : Step(113): len = 209269, overlap = 60.9688
PHY-3002 : Step(114): len = 213027, overlap = 55.5312
PHY-3002 : Step(115): len = 223347, overlap = 49.625
PHY-3002 : Step(116): len = 225906, overlap = 45.4062
PHY-3002 : Step(117): len = 225266, overlap = 45.1562
PHY-3002 : Step(118): len = 225052, overlap = 44.75
PHY-3002 : Step(119): len = 223606, overlap = 41.75
PHY-3002 : Step(120): len = 223418, overlap = 37.7812
PHY-3002 : Step(121): len = 223358, overlap = 38.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000284437
PHY-3002 : Step(122): len = 226804, overlap = 39.9375
PHY-3002 : Step(123): len = 231190, overlap = 36.9375
PHY-3002 : Step(124): len = 233599, overlap = 35.0625
PHY-3002 : Step(125): len = 237528, overlap = 33.625
PHY-3002 : Step(126): len = 240008, overlap = 30.8125
PHY-3002 : Step(127): len = 240937, overlap = 26.875
PHY-3002 : Step(128): len = 241586, overlap = 27.3438
PHY-3002 : Step(129): len = 240098, overlap = 27.9688
PHY-3002 : Step(130): len = 238814, overlap = 25.9375
PHY-3002 : Step(131): len = 238177, overlap = 27.375
PHY-3002 : Step(132): len = 237059, overlap = 26.0312
PHY-3002 : Step(133): len = 235960, overlap = 25.375
PHY-3002 : Step(134): len = 235423, overlap = 26.0312
PHY-3002 : Step(135): len = 234750, overlap = 26.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000568875
PHY-3002 : Step(136): len = 237411, overlap = 26.125
PHY-3002 : Step(137): len = 239736, overlap = 26.7188
PHY-3002 : Step(138): len = 240720, overlap = 26.2812
PHY-3002 : Step(139): len = 241744, overlap = 26.4062
PHY-3002 : Step(140): len = 243881, overlap = 26.25
PHY-3002 : Step(141): len = 246310, overlap = 24.7188
PHY-3002 : Step(142): len = 248305, overlap = 23.4375
PHY-3002 : Step(143): len = 249388, overlap = 23.0625
PHY-3002 : Step(144): len = 250166, overlap = 21.3125
PHY-3002 : Step(145): len = 250824, overlap = 22.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00113775
PHY-3002 : Step(146): len = 251777, overlap = 21.4375
PHY-3002 : Step(147): len = 252553, overlap = 20.9062
PHY-3002 : Step(148): len = 254324, overlap = 19.9062
PHY-3002 : Step(149): len = 256257, overlap = 20.375
PHY-3002 : Step(150): len = 258256, overlap = 19.75
PHY-3002 : Step(151): len = 260686, overlap = 19.0625
PHY-3002 : Step(152): len = 262877, overlap = 17.5
PHY-3002 : Step(153): len = 264316, overlap = 17.5
PHY-3002 : Step(154): len = 265030, overlap = 18.5625
PHY-3002 : Step(155): len = 265133, overlap = 17.7188
PHY-3002 : Step(156): len = 265097, overlap = 18.7812
PHY-3002 : Step(157): len = 264852, overlap = 19.3125
PHY-3002 : Step(158): len = 264656, overlap = 17.3125
PHY-3002 : Step(159): len = 264490, overlap = 19.6562
PHY-3002 : Step(160): len = 264410, overlap = 18.9688
PHY-3002 : Step(161): len = 264224, overlap = 17.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0022755
PHY-3002 : Step(162): len = 264882, overlap = 18.3125
PHY-3002 : Step(163): len = 266268, overlap = 18.125
PHY-3002 : Step(164): len = 267374, overlap = 17.1875
PHY-3002 : Step(165): len = 268565, overlap = 17.8125
PHY-3002 : Step(166): len = 269753, overlap = 17.6875
PHY-3002 : Step(167): len = 271506, overlap = 18.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00403609
PHY-3002 : Step(168): len = 271895, overlap = 18.375
PHY-3002 : Step(169): len = 272770, overlap = 17.8438
PHY-3002 : Step(170): len = 273830, overlap = 16.6562
PHY-3002 : Step(171): len = 275472, overlap = 17.875
PHY-3002 : Step(172): len = 276774, overlap = 17.5
PHY-3002 : Step(173): len = 278140, overlap = 17.125
PHY-3002 : Step(174): len = 279567, overlap = 16.6562
PHY-3002 : Step(175): len = 281048, overlap = 16.4062
PHY-3002 : Step(176): len = 281947, overlap = 16.6562
PHY-3002 : Step(177): len = 282867, overlap = 17.0625
PHY-3002 : Step(178): len = 284235, overlap = 16.0625
PHY-3002 : Step(179): len = 285160, overlap = 17.5625
PHY-3002 : Step(180): len = 285667, overlap = 17.375
PHY-3002 : Step(181): len = 286074, overlap = 17.625
PHY-3002 : Step(182): len = 286253, overlap = 17.4062
PHY-3002 : Step(183): len = 286289, overlap = 17.7188
PHY-3002 : Step(184): len = 286537, overlap = 18.6562
PHY-3002 : Step(185): len = 286713, overlap = 18.2188
PHY-3002 : Step(186): len = 286665, overlap = 19
PHY-3002 : Step(187): len = 286680, overlap = 17.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00744073
PHY-3002 : Step(188): len = 286822, overlap = 17.9062
PHY-3002 : Step(189): len = 287507, overlap = 18.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29739, tnet num: 7431, tinst num: 6285, tnode num: 37091, tedge num: 49087.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.209591s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.5%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 323 MB
OPT-1001 : Total overflow 192.97 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/7433.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349216, over cnt = 1050(2%), over = 3290, worst = 19
PHY-1001 : End global iterations;  0.564795s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (185.4%)

PHY-1001 : Congestion index: top1 = 45.06, top5 = 34.82, top10 = 30.45, top15 = 27.75.
PHY-1001 : End incremental global routing;  0.683601s wall, 1.015625s user + 0.125000s system = 1.140625s CPU (166.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.192222s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.996233s wall, 1.328125s user + 0.125000s system = 1.453125s CPU (145.9%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 323.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6265/7433.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349216, over cnt = 1050(2%), over = 3290, worst = 19
PHY-1002 : len = 360224, over cnt = 649(1%), over = 1702, worst = 15
PHY-1002 : len = 368216, over cnt = 239(0%), over = 582, worst = 12
PHY-1002 : len = 371360, over cnt = 83(0%), over = 188, worst = 9
PHY-1002 : len = 372632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.494846s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (135.8%)

PHY-1001 : Congestion index: top1 = 37.78, top5 = 30.82, top10 = 27.62, top15 = 25.58.
OPT-1001 : End congestion update;  0.610952s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (130.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7431 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166429s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (93.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.777543s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (122.6%)

OPT-1001 : Current memory(MB): used = 322, reserve = 305, peak = 323.
OPT-1001 : End physical optimization;  3.047994s wall, 3.765625s user + 0.140625s system = 3.906250s CPU (128.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2468 LUT to BLE ...
SYN-4008 : Packed 2468 LUT and 1141 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 521 SEQ with LUT/SLICE
SYN-4006 : 985 single LUT's are left
SYN-4006 : 575 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3043/5685 primitive instances ...
PHY-3001 : End packing;  0.300182s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3342 instances
RUN-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6364 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3865 nets have 2 pins
RUN-1001 : 1550 nets have [3 - 5] pins
RUN-1001 : 786 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3340 instances, 3170 slices, 277 macros(1409 instances: 952 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1063 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 284665, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3208/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 360552, over cnt = 363(1%), over = 561, worst = 8
PHY-1002 : len = 362576, over cnt = 197(0%), over = 262, worst = 6
PHY-1002 : len = 364160, over cnt = 81(0%), over = 113, worst = 4
PHY-1002 : len = 364984, over cnt = 20(0%), over = 28, worst = 3
PHY-1002 : len = 365216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618185s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (131.4%)

PHY-1001 : Congestion index: top1 = 37.05, top5 = 29.97, top10 = 26.62, top15 = 24.58.
PHY-3001 : End congestion estimation;  0.769929s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (125.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25930, tnet num: 6362, tinst num: 3340, tnode num: 31303, tedge num: 44632.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.297561s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.9%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 326 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.479115s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62278e-05
PHY-3002 : Step(190): len = 271088, overlap = 34.25
PHY-3002 : Step(191): len = 259468, overlap = 36.25
PHY-3002 : Step(192): len = 247858, overlap = 39.5
PHY-3002 : Step(193): len = 241672, overlap = 40.75
PHY-3002 : Step(194): len = 239283, overlap = 47.5
PHY-3002 : Step(195): len = 237256, overlap = 49.75
PHY-3002 : Step(196): len = 236772, overlap = 48.25
PHY-3002 : Step(197): len = 235944, overlap = 46.25
PHY-3002 : Step(198): len = 234735, overlap = 45.5
PHY-3002 : Step(199): len = 233821, overlap = 43
PHY-3002 : Step(200): len = 232970, overlap = 45.25
PHY-3002 : Step(201): len = 231699, overlap = 47.75
PHY-3002 : Step(202): len = 230889, overlap = 44.75
PHY-3002 : Step(203): len = 229650, overlap = 43.5
PHY-3002 : Step(204): len = 229443, overlap = 41.75
PHY-3002 : Step(205): len = 228245, overlap = 42
PHY-3002 : Step(206): len = 228103, overlap = 42.5
PHY-3002 : Step(207): len = 227094, overlap = 46
PHY-3002 : Step(208): len = 226949, overlap = 45.75
PHY-3002 : Step(209): len = 226802, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112456
PHY-3002 : Step(210): len = 234169, overlap = 38
PHY-3002 : Step(211): len = 236462, overlap = 36.25
PHY-3002 : Step(212): len = 238086, overlap = 33.75
PHY-3002 : Step(213): len = 238831, overlap = 33.25
PHY-3002 : Step(214): len = 239471, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000224911
PHY-3002 : Step(215): len = 244333, overlap = 28.75
PHY-3002 : Step(216): len = 247165, overlap = 27.5
PHY-3002 : Step(217): len = 253667, overlap = 22.5
PHY-3002 : Step(218): len = 252275, overlap = 24.5
PHY-3002 : Step(219): len = 251605, overlap = 25
PHY-3002 : Step(220): len = 250367, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000363906
PHY-3002 : Step(221): len = 255186, overlap = 24.5
PHY-3002 : Step(222): len = 257932, overlap = 23.25
PHY-3002 : Step(223): len = 259440, overlap = 21.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000727812
PHY-3002 : Step(224): len = 261248, overlap = 19.75
PHY-3002 : Step(225): len = 265807, overlap = 19.5
PHY-3002 : Step(226): len = 270229, overlap = 18.5
PHY-3002 : Step(227): len = 271486, overlap = 19.75
PHY-3002 : Step(228): len = 271282, overlap = 19.75
PHY-3002 : Step(229): len = 270741, overlap = 17.5
PHY-3002 : Step(230): len = 270085, overlap = 17.25
PHY-3002 : Step(231): len = 270236, overlap = 18
PHY-3002 : Step(232): len = 270956, overlap = 20.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0013369
PHY-3002 : Step(233): len = 273106, overlap = 19.5
PHY-3002 : Step(234): len = 275046, overlap = 19
PHY-3002 : Step(235): len = 277211, overlap = 17.75
PHY-3002 : Step(236): len = 278480, overlap = 18.5
PHY-3002 : Step(237): len = 279277, overlap = 17.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00257863
PHY-3002 : Step(238): len = 280321, overlap = 18.25
PHY-3002 : Step(239): len = 282755, overlap = 18.25
PHY-3002 : Step(240): len = 287447, overlap = 16.5
PHY-3002 : Step(241): len = 288932, overlap = 16.5
PHY-3002 : Step(242): len = 289085, overlap = 17
PHY-3002 : Step(243): len = 289316, overlap = 17.25
PHY-3002 : Step(244): len = 289782, overlap = 19.75
PHY-3002 : Step(245): len = 290055, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.011735s wall, 0.765625s user + 1.765625s system = 2.531250s CPU (250.2%)

PHY-3001 : Trial Legalized: Len = 301674
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 189/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 372512, over cnt = 487(1%), over = 736, worst = 5
PHY-1002 : len = 374576, over cnt = 272(0%), over = 387, worst = 5
PHY-1002 : len = 377000, over cnt = 147(0%), over = 194, worst = 4
PHY-1002 : len = 378408, over cnt = 48(0%), over = 60, worst = 4
PHY-1002 : len = 379280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.899514s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 36.64, top5 = 30.75, top10 = 27.47, top15 = 25.40.
PHY-3001 : End congestion estimation;  1.063615s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (144.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170104s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000121827
PHY-3002 : Step(246): len = 284389, overlap = 3.5
PHY-3002 : Step(247): len = 271810, overlap = 9.75
PHY-3002 : Step(248): len = 268228, overlap = 9.75
PHY-3002 : Step(249): len = 267205, overlap = 9
PHY-3002 : Step(250): len = 266058, overlap = 7.5
PHY-3002 : Step(251): len = 265407, overlap = 8.5
PHY-3002 : Step(252): len = 264657, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009699s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.1%)

PHY-3001 : Legalized: Len = 270482, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026808s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.6%)

PHY-3001 : 26 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 270722, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25930, tnet num: 6362, tinst num: 3340, tnode num: 31303, tedge num: 44632.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.363213s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.7%)

RUN-1004 : used memory is 329 MB, reserved memory is 313 MB, peak memory is 336 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1542/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343088, over cnt = 440(1%), over = 696, worst = 9
PHY-1002 : len = 345968, over cnt = 228(0%), over = 312, worst = 5
PHY-1002 : len = 347856, over cnt = 97(0%), over = 129, worst = 3
PHY-1002 : len = 348744, over cnt = 38(0%), over = 48, worst = 3
PHY-1002 : len = 349240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.759046s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (164.7%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 28.49, top10 = 25.72, top15 = 23.79.
PHY-1001 : End incremental global routing;  0.909851s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (154.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173954s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.207677s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (142.3%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 336.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5431/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043287s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 28.49, top10 = 25.72, top15 = 23.79.
OPT-1001 : End congestion update;  0.167842s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128064s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.6%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.296067s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (95.0%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 336.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137097s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5431/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043932s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 28.49, top10 = 25.72, top15 = 23.79.
PHY-1001 : End incremental global routing;  0.169853s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165724s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5431/6364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043666s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 34.12, top5 = 28.49, top10 = 25.72, top15 = 23.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121851s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.683147s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (113.3%)

RUN-1003 : finish command "place" in  24.620258s wall, 44.765625s user + 12.359375s system = 57.125000s CPU (232.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 336 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3342 instances
RUN-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6364 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3865 nets have 2 pins
RUN-1001 : 1550 nets have [3 - 5] pins
RUN-1001 : 786 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25930, tnet num: 6362, tinst num: 3340, tnode num: 31303, tedge num: 44632.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.304694s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 309 MB, peak memory is 361 MB
PHY-1001 : 1585 mslices, 1585 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334744, over cnt = 504(1%), over = 839, worst = 8
PHY-1002 : len = 338144, over cnt = 289(0%), over = 403, worst = 5
PHY-1002 : len = 340528, over cnt = 137(0%), over = 182, worst = 4
PHY-1002 : len = 342760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.822592s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (129.2%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 28.40, top10 = 25.51, top15 = 23.57.
PHY-1001 : End global routing;  0.961886s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 339, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 614, reserve = 600, peak = 614.
PHY-1001 : End build detailed router design. 4.035309s wall, 3.875000s user + 0.156250s system = 4.031250s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.119074s wall, 4.125000s user + 0.000000s system = 4.125000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 647, reserve = 634, peak = 647.
PHY-1001 : End phase 1; 4.125939s wall, 4.125000s user + 0.000000s system = 4.125000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2642 net; 2.775763s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (100.2%)

PHY-1022 : len = 913304, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 652, reserve = 638, peak = 652.
PHY-1001 : End initial routed; 11.556668s wall, 21.062500s user + 0.171875s system = 21.234375s CPU (183.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5149(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.666620s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 658, reserve = 646, peak = 658.
PHY-1001 : End phase 2; 13.223352s wall, 22.734375s user + 0.171875s system = 22.906250s CPU (173.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 913304, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023747s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 911736, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.122292s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (153.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 911552, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.116707s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 911496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.065937s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (118.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5149(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.636354s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.779559s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 693, reserve = 682, peak = 693.
PHY-1001 : End phase 3; 2.909107s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (102.6%)

PHY-1003 : Routed, final wirelength = 911496
PHY-1001 : Current memory(MB): used = 695, reserve = 683, peak = 695.
PHY-1001 : End export database. 0.022632s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.1%)

PHY-1001 : End detail routing;  24.589123s wall, 33.968750s user + 0.359375s system = 34.328125s CPU (139.6%)

RUN-1003 : finish command "route" in  27.119469s wall, 36.750000s user + 0.375000s system = 37.125000s CPU (136.9%)

RUN-1004 : used memory is 661 MB, reserved memory is 649 MB, peak memory is 695 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5383   out of  19600   27.46%
#reg                     2240   out of  19600   11.43%
#le                      5956
  #lut only              3716   out of   5956   62.39%
  #reg only               573   out of   5956    9.62%
  #lut&reg               1667   out of   5956   27.99%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 1009
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              197
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              37
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/u_i2c_write/scl_output_zero_reg_syn_97.q0           22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             Sdram_Control_4Port/data_path1/DATAIN[1]_syn_5.q0                 18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg14_syn_51.f1    12
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/post_img_Sobel_Erosion_b1[8]_syn_5.f0             10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5956   |3973    |1410    |2240    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |777    |526     |161     |383     |2       |0       |
|    command1                          |command                                    |58     |57      |0       |45      |0       |0       |
|    control1                          |control_interface                          |97     |57      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |21     |21      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |125    |77      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |77      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |30      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |73      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |73      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |20      |0       |28      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |7       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |63      |44      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |576    |561     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |177    |175     |0       |51      |0       |0       |
|  u_camera_reader                     |camera_reader                              |85     |46      |17      |50      |0       |0       |
|  u_image_process                     |image_process                              |4178   |2568    |1169    |1627    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |109     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |101     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |113     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |105     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |940    |647     |249     |257     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |754    |429     |235     |273     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |513    |314     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |241    |115     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |729    |432     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |313     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |91     |61      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |226    |119     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |719    |417     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |80     |50      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |118     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |81     |25      |14      |55      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |382    |226     |92      |185     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |153    |106     |47      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |229    |120     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |47     |47      |0       |27      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |162    |141     |10      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3784  
    #2          2       662   
    #3          3       577   
    #4          4       258   
    #5        5-10      798   
    #6        11-50     124   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3340
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6364, pip num: 61926
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3104 valid insts, and 188031 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.619505s wall, 69.359375s user + 0.609375s system = 69.968750s CPU (1245.1%)

RUN-1004 : used memory is 663 MB, reserved memory is 655 MB, peak memory is 845 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_164922.log"
