
002led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000015c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002e4  080002e4  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002e4  080002e4  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080002e4  080002e4  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080002e4  080002e4  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002e4  080002e4  000012e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080002e8  080002e8  000012e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080002ec  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000200c  2**0
                  CONTENTS
 10 .bss          0000001c  2000000c  2000000c  0000200c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000028  20000028  0000200c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000012d  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000ab  00000000  00000000  00002169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  00002218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000002c  00000000  00000000  00002260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000f94  00000000  00000000  0000228c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000004aa  00000000  00000000  00003220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003d1f  00000000  00000000  000036ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000073e9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000058  00000000  00000000  0000742c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  00007484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080002cc 	.word	0x080002cc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080002cc 	.word	0x080002cc

080001c8 <main>:
/* Address of GPIO Port D output register */
uint32_t *p_port_d_out_reg = (uint32_t*)0x40020c14;


int main(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0

	/*Enabling the clock for GPIO peripheral */

	/* Storing the value of gpio clock control register in temp */
	uint32_t gpio_clk_ctrl_reg_tmp = *p_gpio_clk_ctrl_reg;
 80001ce:	4b15      	ldr	r3, [pc, #84]	@ (8000224 <main+0x5c>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	60fb      	str	r3, [r7, #12]

	/* Enabling the clock for GPIO_D peripheral in the AHB1ENR */
	gpio_clk_ctrl_reg_tmp  |= 0x08;
 80001d6:	68fb      	ldr	r3, [r7, #12]
 80001d8:	f043 0308 	orr.w	r3, r3, #8
 80001dc:	60fb      	str	r3, [r7, #12]

    /*Writing back the value to the register*/
	*p_gpio_clk_ctrl_reg  = gpio_clk_ctrl_reg_tmp;
 80001de:	4b11      	ldr	r3, [pc, #68]	@ (8000224 <main+0x5c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	68fa      	ldr	r2, [r7, #12]
 80001e4:	601a      	str	r2, [r3, #0]


	/* Setting the mode of GPIO to output */

	/* Storing the value of GPIO Port D mode register in temp */
	uint32_t p_port_d_mode_reg_tmp = *p_port_d_mode_reg;
 80001e6:	4b10      	ldr	r3, [pc, #64]	@ (8000228 <main+0x60>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	60bb      	str	r3, [r7, #8]

	/*Clearing the 24th and 25th bit positions (CLEAR)``*/
	p_port_d_mode_reg_tmp &= 0xFCFFFFFF;
 80001ee:	68bb      	ldr	r3, [r7, #8]
 80001f0:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80001f4:	60bb      	str	r3, [r7, #8]

    /*Setting the 24th bit position (SET) */
	p_port_d_mode_reg_tmp |= 0x01000000;
 80001f6:	68bb      	ldr	r3, [r7, #8]
 80001f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80001fc:	60bb      	str	r3, [r7, #8]

	/*Writing back the value to the register*/
	*p_port_d_mode_reg = p_port_d_mode_reg_tmp;
 80001fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000228 <main+0x60>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	68ba      	ldr	r2, [r7, #8]
 8000204:	601a      	str	r2, [r3, #0]



	/* Storing the value of GPIO Port D output register in temp */
	uint32_t p_port_d_out_reg_tmp = *p_port_d_out_reg;
 8000206:	4b09      	ldr	r3, [pc, #36]	@ (800022c <main+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	607b      	str	r3, [r7, #4]

    /*Setting the 12th bit position (SET) */
	p_port_d_out_reg_tmp |= 0x1000;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000214:	607b      	str	r3, [r7, #4]

	/*Writing back the value to the register*/
	*p_port_d_out_reg = p_port_d_out_reg_tmp;
 8000216:	4b05      	ldr	r3, [pc, #20]	@ (800022c <main+0x64>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	687a      	ldr	r2, [r7, #4]
 800021c:	601a      	str	r2, [r3, #0]

	/* Loop forever */
	for(;;);
 800021e:	bf00      	nop
 8000220:	e7fd      	b.n	800021e <main+0x56>
 8000222:	bf00      	nop
 8000224:	20000000 	.word	0x20000000
 8000228:	20000004 	.word	0x20000004
 800022c:	20000008 	.word	0x20000008

08000230 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000230:	480d      	ldr	r0, [pc, #52]	@ (8000268 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000232:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000234:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000238:	480c      	ldr	r0, [pc, #48]	@ (800026c <LoopForever+0x6>)
  ldr r1, =_edata
 800023a:	490d      	ldr	r1, [pc, #52]	@ (8000270 <LoopForever+0xa>)
  ldr r2, =_sidata
 800023c:	4a0d      	ldr	r2, [pc, #52]	@ (8000274 <LoopForever+0xe>)
  movs r3, #0
 800023e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000240:	e002      	b.n	8000248 <LoopCopyDataInit>

08000242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000246:	3304      	adds	r3, #4

08000248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800024a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800024c:	d3f9      	bcc.n	8000242 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800024e:	4a0a      	ldr	r2, [pc, #40]	@ (8000278 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000250:	4c0a      	ldr	r4, [pc, #40]	@ (800027c <LoopForever+0x16>)
  movs r3, #0
 8000252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000254:	e001      	b.n	800025a <LoopFillZerobss>

08000256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000258:	3204      	adds	r2, #4

0800025a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800025a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800025c:	d3fb      	bcc.n	8000256 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800025e:	f000 f811 	bl	8000284 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000262:	f7ff ffb1 	bl	80001c8 <main>

08000266 <LoopForever>:

LoopForever:
  b LoopForever
 8000266:	e7fe      	b.n	8000266 <LoopForever>
  ldr   r0, =_estack
 8000268:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800026c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000270:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000274:	080002ec 	.word	0x080002ec
  ldr r2, =_sbss
 8000278:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800027c:	20000028 	.word	0x20000028

08000280 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000280:	e7fe      	b.n	8000280 <ADC_IRQHandler>
	...

08000284 <__libc_init_array>:
 8000284:	b570      	push	{r4, r5, r6, lr}
 8000286:	4d0d      	ldr	r5, [pc, #52]	@ (80002bc <__libc_init_array+0x38>)
 8000288:	4c0d      	ldr	r4, [pc, #52]	@ (80002c0 <__libc_init_array+0x3c>)
 800028a:	1b64      	subs	r4, r4, r5
 800028c:	10a4      	asrs	r4, r4, #2
 800028e:	2600      	movs	r6, #0
 8000290:	42a6      	cmp	r6, r4
 8000292:	d109      	bne.n	80002a8 <__libc_init_array+0x24>
 8000294:	4d0b      	ldr	r5, [pc, #44]	@ (80002c4 <__libc_init_array+0x40>)
 8000296:	4c0c      	ldr	r4, [pc, #48]	@ (80002c8 <__libc_init_array+0x44>)
 8000298:	f000 f818 	bl	80002cc <_init>
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	10a4      	asrs	r4, r4, #2
 80002a0:	2600      	movs	r6, #0
 80002a2:	42a6      	cmp	r6, r4
 80002a4:	d105      	bne.n	80002b2 <__libc_init_array+0x2e>
 80002a6:	bd70      	pop	{r4, r5, r6, pc}
 80002a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002ac:	4798      	blx	r3
 80002ae:	3601      	adds	r6, #1
 80002b0:	e7ee      	b.n	8000290 <__libc_init_array+0xc>
 80002b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80002b6:	4798      	blx	r3
 80002b8:	3601      	adds	r6, #1
 80002ba:	e7f2      	b.n	80002a2 <__libc_init_array+0x1e>
 80002bc:	080002e4 	.word	0x080002e4
 80002c0:	080002e4 	.word	0x080002e4
 80002c4:	080002e4 	.word	0x080002e4
 80002c8:	080002e8 	.word	0x080002e8

080002cc <_init>:
 80002cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ce:	bf00      	nop
 80002d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002d2:	bc08      	pop	{r3}
 80002d4:	469e      	mov	lr, r3
 80002d6:	4770      	bx	lr

080002d8 <_fini>:
 80002d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002da:	bf00      	nop
 80002dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002de:	bc08      	pop	{r3}
 80002e0:	469e      	mov	lr, r3
 80002e2:	4770      	bx	lr
