-Power +24V to the egde of the connector so it is switchable with p-FETs
-Logic +24V on two pins of the connector so that the CPUs can boot without Power +24V
-Shared GND
-Chained SPI (CLK/MISO is parallel to all slaves, MOSI is broken at each connector) (SN65C1168E/SN75C1168/SN7534051)
	-Every slave uses two transmitters on MISO/SOSI
	-MISO transmitter needs TX enable on GPIO
-Parallel half-duplex UART, RS485 (half duplex RS485 driver eg SP3485)

-LMI is terminated on master
-LSC might need terminating on each backplane board (1k?/lowpass)

PINOUT:
     B     A
1  +24V  +24V	Switched IO power
2  +24V  +24V
3  +24V  +24V
4  GND   GND
5  GND   GND
6  GND   GND
7  +24VL +24VL  Logic power
8  LSC+	 LSC-   Clock (parallel), non optional
9  LSI+	 LSI-   Slave in from prev. LSO, broken, non optional
10 GND	 GND
11 LSO+  LSO-   Slave out to next LSI, broken, non optional
12 LMI-	 LMI+   Master in (parallel), non optional
13 GND   GND
14 LCS+  LCS-   chip select (parallel), non optional
15 UA1+  UA1-   UART, non optional
16 EST  GND     Estop inactive when high, pullup on master, slaves can pull low for ESTOP


startup/config:
master:
slave_id = 0
MSO = 1
while(!uart.timeout)
	conf slave(254)
	slave(254).id = slave_id
	slave(slave_id++).LSO = 1

slave(slave_id).LSO_TX_EN = 1
slave(*).spi_mode = spi


slave:
spi_mode = io
LSO = 0
id = 254
while(LSI == 0);
uart.start()


pcb size:
backplane top <-> front bot = 85mm
pcb width = 88
front width = 98 >= X >= 04




backplane:
fan holes
