============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:16:13 am
  Module:                 ID_EX_data_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin RegBData_E_reg[8]/CK->D
          Group: clk
     Startpoint: (F) WEN
          Clock: (R) clk
       Endpoint: (R) RegBData_E_reg[8]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      38                  
       Uncertainty:-      30                  
     Required Time:=     432                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     230                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_3_line_7 

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  WEN                 -       -      F     (arrival)      2   2.6     0     0     200    (-,-) 
  g7116__4547/ZN      -       A1->ZN R     NOR2_X1        7  12.6    66    76     276    (-,-) 
  g7114/ZN            -       A->ZN  F     INV_X1         1   3.0    16    14     290    (-,-) 
  g7098__5019/ZN      -       A1->ZN F     OR2_X4        26  47.7    19    63     353    (-,-) 
  drc_bufs7560/ZN     -       A->ZN  R     INV_X4         1  12.1    11    21     374    (-,-) 
  drc_bufs7558/ZN     -       A->ZN  F     INV_X8        73 121.8    17    27     401    (-,-) 
  g7005__8757/ZN      -       A1->ZN R     OAI22_X1       1   1.4    28    29     430    (-,-) 
  RegBData_E_reg[8]/D <<<     -      R     DFFR_X1        1     -     -     0     430    (-,-) 
#----------------------------------------------------------------------------------------------

