#Pipeline_MIPS #CPU 

## Single Cycle vs Pipeline

![](https://i.imgur.com/otOxjaO.png)
![](https://i.imgur.com/WrZidZ2.png)

Response time = 30 + 40 + 20 = 90 유지
Pipelining의 목적 : 여러 inst.를 병렬적으로 실행하여 Throughput 증가

## Pipeline MIPS

![](https://i.imgur.com/yp7x3fY.png)
![](https://i.imgur.com/esTNdkw.png)

- 5 stages
	- IF(Instruction memory)
	- ID(Instruction Decode)
	- EX(ALU)
	- MEM(data memory)
	- WB(register file)

- Pipeline Speedup (increased throughput)
	- 모든 단계가 balanced(같은 시간 걸림) 되어있다면 가장 고성능.
	- 명령어 실행시간(pipeline) = 명령어 실행시간(sequential) / 단계(stage)의 수

## Graphically Representing Pipelines

![](https://i.imgur.com/8IN0cVK.png)

- Shading : unit is being used by the instruction
	- Right half Shading : element is being read
	- Left half Shading : element is being written