#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 28 16:44:05 2023
# Process ID: 22020
# Current directory: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15964 C:\Users\Saarthak\Desktop\Academia\third_sem\ELD\lab_2\lab_2.xpr
# Log file: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/vivado.log
# Journal file: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Saarthak/Desktop/Academia/ELD/lab_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Saarthak/Desktop/Academia/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 940.000 ; gain = 271.934
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/Saarthak/Desktop/Academia/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_adderhardware' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_adderhardware_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/ip/vio_1/sim/vio_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/new/top_adderhardware.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adderhardware
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto e37b5fd2c7504ae1a64812fbc672ae97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_adderhardware_behav xil_defaultlib.top_adderhardware xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Saarthak/Desktop/Academia/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e37b5fd2c7504ae1a64812fbc672ae97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_adderhardware_behav xil_defaultlib.top_adderhardware xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vio_1
Compiling module xil_defaultlib.full_adder_1bit
Compiling module xil_defaultlib.top_adder
Compiling module xil_defaultlib.top_adderhardware
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_adderhardware_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim/xsim.dir/top_adderhardware_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 28 16:46:26 2023...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1029.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_adderhardware_behav -key {Behavioral:sim_1:Functional:top_adderhardware} -tclbatch {top_adderhardware.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_adderhardware.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1090.797 ; gain = 60.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_adderhardware_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 1090.797 ; gain = 75.559
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:51133
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1126.648 ; gain = 16.785
connect_hw_server -url 192.168.226.142:51133
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:51133
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2224.508 ; gain = 3.391
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248722815]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248722815]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.226.142:51133/xilinx_tcf/Digilent/210248722815
set_property PROGRAM.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.runs/impl_1/top_adderhardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2258.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes OutSum -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes M -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {M} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 7 [get_hw_probes InA -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {InA} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes InB -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {InB} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes M -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {M} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
set_property OUTPUT_VALUE 3 [get_hw_probes InA -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {InA} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
set_property OUTPUT_VALUE 0 [get_hw_probes M -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
commit_hw_vio [get_hw_probes {M} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"v1"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: 192.168.226.142:51133
