# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../0_basic_circuits.srcs/sources_1/new/chapter4_asyn_rst_syn_enDFF.v" \
"../../../../0_basic_circuits.srcs/sim_1/new/asyn_reset_syn_enDFF_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
