
This is a minimal, structured template for building reusable, Vyges-compatible SystemVerilog IP blocks â€” with built-in support for simulation, documentation, waveforms, and OpenLane-based GDS generation.

### ðŸš§ Template Instructions (for users of this repo)

> If youâ€™re using this repository as a starting point:
>
> * Replace the contents of `README.md` with your project-specific version.
> * You can start by copying from `README.template.md` and filling in the required fields like:
>
>   * IP block name, description, features
>   * Diagram or block interface
>   * Usage, test instructions, licensing
>
> Don't forget to update:
>
> * `vyges-metadata.template.json` â†’ rename to `vyges-metadata.json` and fill in your metadata
> * Module names in RTL/testbench
> * Documentation files in `docs/` (like `architecture.md`, `waveforms.md`)
