<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>dout_m_req_gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>dout_m_req_gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>dout_m_req_gen_active</thread>
	</reg_ops>
	<thread>
		<name>dout_m_req_gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>dut_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.2331</leakage_power>
			<net_power>478.2240</net_power>
			<internal_power>613.4580</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>dout_gen_vld</thread>
	</reg_ops>
	<thread>
		<name>dout_gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0384</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>30.9053</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>dout_m_req_gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>dout_m_req_gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>dut_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.4671</leakage_power>
			<net_power>676.5120</net_power>
			<internal_power>728.4930</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>din_gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>din_gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_16_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0684</leakage_power>
			<net_power>47.6082</net_power>
			<internal_power>67.6831</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>din_gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>din_gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0388</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>30.6245</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>thread1</thread>
		<source_loc>
			<id>21462</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>37246</opcode>
			<sub_loc>21335</sub_loc>
		</source_loc>
		<reg_op>
			<id>21704</id>
			<source_loc>21462</source_loc>
			<name>dp_7_u0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>57</livein>
			<liveout>2,57</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>thread1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>16</count>
			<label>MUX(2)</label>
			<unit_area>38.3040</unit_area>
			<comb_area>38.3040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>1.0949</leakage_power>
			<net_power>782.8900</net_power>
			<internal_power>1082.9300</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>612.8640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3486</delay>
			<module_name>dut_N_Mux_16_8_22_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(8)</label>
			<unit_area>175.4460</unit_area>
			<comb_area>175.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>4.3731</leakage_power>
			<net_power>2475.6200</net_power>
			<internal_power>3032.9100</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>175.4460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3486</delay>
			<module_name>dut_N_Mux_16_8_23_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(8)</label>
			<unit_area>175.4460</unit_area>
			<comb_area>175.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>4.3731</leakage_power>
			<net_power>2475.6200</net_power>
			<internal_power>3032.9100</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>175.4460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>7</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.9491</leakage_power>
			<net_power>592.4570</net_power>
			<internal_power>894.0730</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>153.2160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8731</delay>
			<module_name>dut_Add_16Ux16U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>127.9080</unit_area>
			<comb_area>127.9080</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>5.2386</leakage_power>
			<net_power>2829.8400</net_power>
			<internal_power>5416.6200</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>127.9080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_N_Mux_16_2_26_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.6206</leakage_power>
			<net_power>507.8200</net_power>
			<internal_power>489.9920</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>dut_Add_4U_6_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>8.2080</unit_area>
			<comb_area>8.2080</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.3319</leakage_power>
			<net_power>153.4040</net_power>
			<internal_power>266.7520</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0388</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>30.6245</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>10.9440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>dut_Equal_1U_10_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0956</leakage_power>
			<net_power>52.8980</net_power>
			<internal_power>70.2710</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>5.4720</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>dut_Equal_1U_5_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0628</leakage_power>
			<net_power>42.3184</net_power>
			<internal_power>54.9843</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>dut_Equal_1U_8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0628</leakage_power>
			<net_power>42.3184</net_power>
			<internal_power>54.9843</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1547</delay>
			<module_name>dut_GreaterThan_1U_15_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.1346</leakage_power>
			<net_power>90.5888</net_power>
			<internal_power>86.4844</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>dut_Equal_1U_12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0956</leakage_power>
			<net_power>52.8980</net_power>
			<internal_power>70.2710</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0626</delay>
			<module_name>dut_LessThan_1U_17_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0599</leakage_power>
			<net_power>163.2960</net_power>
			<internal_power>246.1360</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>dut_Equal_1U_11_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0628</leakage_power>
			<net_power>42.3184</net_power>
			<internal_power>54.9843</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0793</delay>
			<module_name>dut_Equal_1U_13_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0827</leakage_power>
			<net_power>58.1878</net_power>
			<internal_power>44.0423</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1118</delay>
			<module_name>dut_Equal_1U_14_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0412</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>27.4897</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>dut_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0402</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>29.7341</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0328</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>15.2636</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>156</reg_bits>
		<reg_count>26</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>156</count>
			<total_area>853.6320</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1010.9609</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3190.8689</total_area>
		<comb_area>2337.2369</comb_area>
		<seq_area>853.6320</seq_area>
		<total_bits>156</total_bits>
		<state_count>6</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>dout_gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>dout_gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0388</leakage_power>
			<net_power>31.7388</net_power>
			<internal_power>30.6245</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>dout_gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>dout_gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>din_gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>din_gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_16_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0684</leakage_power>
			<net_power>47.6082</net_power>
			<internal_power>67.6831</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>din_gen_busy</thread>
	</reg_ops>
	<thread>
		<name>din_gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>dut_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.1571</leakage_power>
			<net_power>126.9550</net_power>
			<internal_power>148.8240</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>thread1</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>56</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl_thread1_h4</survivor>
		<absorbed>gs_ctrl_thread1_h4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_14_4_13_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_13_4_15_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_12_4_11_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_11_4_19_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_10_4_21_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_8_4_22_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Equal_1U_5_4_23_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>dut_OrReduction_3U_1U_4_7_in1</survivor>
		<absorbed>dut_Add_4U_6_4_24_in1</absorbed>
	</reg_share>
	<message>
		<code_num>3266</code_num>
		<severity>NOTE</severity>
		<message_text>Ignoring scan cells: SDFFHQX1 SDFFHQX2 SDFFHQX4 SDFFHQX8 SDFFNSRX1 SDFFNSRX2 SDFFNSRX4 SDFFNSRXL SDFFQX1 SDFFQX2 SDFFQX4 SDFFQXL SDFFRHQX1 SDFFRHQX2 SDFFRHQX4 SDFFRHQX8 SDFFRX1 SDFFRX2 SDFFRX4 SDFFRXL SDFFSHQX1 SDFFSHQX2 SDFFSHQX4 SDFFSHQX8 SDFFSRHQX1 SDFFSRHQX2 SDFFSRHQX4 SDFFSRHQX8 SDFFSRX1 SDFFSRX2 SDFFSRX4 SDFFSRXL SDFFSX1 SDFFSX2 SDFFSX4 SDFFSXL SDFFTRX1 SDFFTRX2 SDFFTRX4 SDFFTRXL SDFFX1 SDFFX2 SDFFX4 SDFFXL SEDFFX1 SEDFFX2 SEDFFX4 SEDFFXL</message_text>
		<phase>rtl</phase>
		<order>16</order>
	</message>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_16_2_25_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>16</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>38.3040</unit_area>
		<comb_area>38.3040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>1.0949</leakage_power>
		<net_power>782.8900</net_power>
		<internal_power>1082.9300</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>612.8640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3486</delay>
		<module_name>dut_N_Mux_16_8_22_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(8)</label>
		<unit_area>175.4460</unit_area>
		<comb_area>175.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>4.3731</leakage_power>
		<net_power>2475.6200</net_power>
		<internal_power>3032.9100</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>175.4460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3486</delay>
		<module_name>dut_N_Mux_16_8_23_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(8)</label>
		<unit_area>175.4460</unit_area>
		<comb_area>175.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>4.3731</leakage_power>
		<net_power>2475.6200</net_power>
		<internal_power>3032.9100</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>175.4460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>dut_N_Mux_16_2_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.9491</leakage_power>
		<net_power>592.4570</net_power>
		<internal_power>894.0730</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>153.2160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8731</delay>
		<module_name>dut_Add_16Ux16U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>127.9080</unit_area>
		<comb_area>127.9080</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>5.2386</leakage_power>
		<net_power>2829.8400</net_power>
		<internal_power>5416.6200</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>127.9080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_N_Mux_16_2_26_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.6206</leakage_power>
		<net_power>507.8200</net_power>
		<internal_power>489.9920</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>21.8880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>dut_Add_4U_6_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.3319</leakage_power>
		<net_power>153.4040</net_power>
		<internal_power>266.7520</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>16.4160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>9</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0388</leakage_power>
		<net_power>31.7388</net_power>
		<internal_power>30.6245</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>dut_Equal_1U_10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0956</leakage_power>
		<net_power>52.8980</net_power>
		<internal_power>70.2710</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.2331</leakage_power>
		<net_power>478.2240</net_power>
		<internal_power>613.4580</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1547</delay>
		<module_name>dut_GreaterThan_1U_15_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.1346</leakage_power>
		<net_power>90.5888</net_power>
		<internal_power>86.4844</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>dut_Equal_1U_8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0628</leakage_power>
		<net_power>42.3184</net_power>
		<internal_power>54.9843</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>dut_Equal_1U_5_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0628</leakage_power>
		<net_power>42.3184</net_power>
		<internal_power>54.9843</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>dut_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.1571</leakage_power>
		<net_power>126.9550</net_power>
		<internal_power>148.8240</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.4671</leakage_power>
		<net_power>676.5120</net_power>
		<internal_power>728.4930</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>dut_Equal_1U_12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0956</leakage_power>
		<net_power>52.8980</net_power>
		<internal_power>70.2710</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>dut_LessThan_1U_17_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0599</leakage_power>
		<net_power>163.2960</net_power>
		<internal_power>246.1360</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_16_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0684</leakage_power>
		<net_power>47.6082</net_power>
		<internal_power>67.6831</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>dut_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0402</leakage_power>
		<net_power>31.7388</net_power>
		<internal_power>29.7341</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1118</delay>
		<module_name>dut_Equal_1U_14_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0412</leakage_power>
		<net_power>31.7388</net_power>
		<internal_power>27.4897</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0793</delay>
		<module_name>dut_Equal_1U_13_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0827</leakage_power>
		<net_power>58.1878</net_power>
		<internal_power>44.0423</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>dut_Equal_1U_11_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0628</leakage_power>
		<net_power>42.3184</net_power>
		<internal_power>54.9843</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0384</leakage_power>
		<net_power>31.7388</net_power>
		<internal_power>30.9053</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0328</leakage_power>
		<net_power>31.7388</net_power>
		<internal_power>15.2636</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>0.6840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>162</reg_bits>
	<reg_count>32</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>162</count>
		<total_area>1280.7900</total_area>
		<unit_area>7.9061</unit_area>
		<comb_area>2.4341</comb_area>
		<seq_area>5.4720</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>405.6975</mux_area>
	<control_area>18.6094</control_area>
	<total_area>3049.1569</total_area>
	<comb_area>2162.6929</comb_area>
	<seq_area>886.4640</seq_area>
	<total_bits>162</total_bits>
	<state_count>26</state_count>
	<netlist>
		<module_name>dut</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>1331</source_loc>
			<port_kind>clock</port_kind>
		</port>
		<port>
			<direction>in</direction>
			<inactive_value>1</inactive_value>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>1332</source_loc>
			<port_kind>sync_reset</port_kind>
		</port>
		<port>
			<direction>out</direction>
			<name>din_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>21694</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>21823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20633,21020,21670,21686</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>21823</source_loc>
		</port>
		<source_loc>
			<id>20462</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>26377,29253</sub_loc>
		</source_loc>
		<source_loc>
			<id>21772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20462,21183</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21772</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>dout_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>21643</source_loc>
		</port>
		<source_loc>
			<id>21838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29998,20997</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>21838</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>20464</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30900,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20464,29268,21249,21332,21335,21336,21704</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_data</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21818</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</port>
		<source_loc>
			<id>20975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20972,20974</sub_loc>
		</source_loc>
		<source_loc>
			<id>20976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20975,20977,20978,20983</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20976</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29958,20986,20994,20985</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20988</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21653</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20995,21650,21652</sub_loc>
		</source_loc>
		<source_loc>
			<id>21654</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21653,21655,21656</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21654</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20996</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Muxb_1_2_16_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21021</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>30686,21016,21017,21022,21027,21028,21687</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21820</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>dut_gen_busy_r_4_64_din_gen_busy_din_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>29606</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17355</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1767</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>19465</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1333,7,17355</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_4_64_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19465</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17354</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1739</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>19464</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1333,7,17354</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_4_64_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19464</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>16957</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_26_4_53_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21234</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_52_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21228</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_51_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21222</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_50_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21216</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_49_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21210</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_48_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21204</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_47_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21198</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_24_4_46_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21192</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_LessThan_1U_17_1_45_in1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>29238</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_LessThan_1U_17_1_44_in1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>29240</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_43_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21235</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_42_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21229</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_41_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21223</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_40_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21217</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_39_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21211</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_38_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21205</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_37_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21199</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_36_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21193</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,21188</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21233</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21227</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21221</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21215</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_8_23_4_30_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21187</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_16_8_22_4_29_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21186</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Not_1U_1U_4_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21232</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Equal_1U_5_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21226</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Equal_1U_8_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21220</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Equal_1U_10_4_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21214</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_GreaterThan_1U_15_4_8_in1_slice</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>29271</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29268,29278</sub_loc>
		</source_loc>
		<signal>
			<name>dut_OrReduction_3U_1U_4_7_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_thread1_h4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16881</source_loc>
			<state_reg/>
			<area>9.2340</area>
			<comb_area>3.7620</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1965</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>dut_Add_4U_6_4_6_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>29279</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_thread1_h8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16881</source_loc>
			<state_reg/>
			<area>9.2340</area>
			<comb_area>3.7620</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1965</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_58_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21409</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20472</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30892,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21814</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20472,29268,21408,21409</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21814</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_59_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21406</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20474</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30890,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20474,29268,21405,21406</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_8</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21812</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_60_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21403</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20476</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30888,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21811</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20476,29268,21402,21403</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_7</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21811</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_Add_4U_6_4_6_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_6_slice</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21400</source_loc>
			<area>31.4640</area>
			<comb_area>9.5760</comb_area>
			<seq_area>21.8880</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>dut_Add_4U_6_4_24_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21398</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Equal_1U_5_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21396</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_28</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21396</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_Equal_1U_8_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21394</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21394</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_Equal_1U_10_4_21_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21389</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_26</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21389</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21386</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21386</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>21718</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20889,21383</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Equal_1U_11_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21718</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_24</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21383</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21380</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21380</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>21716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20880,21377</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Equal_1U_12_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21716</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_22</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21377</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21373</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21373</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>21714</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20871,21371</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Equal_1U_13_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21714</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21371</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21369</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21369</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>21712</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20862,21367</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Equal_1U_14_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21712</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_18</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21367</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_GreaterThan_1U_15_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21365</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21365</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_OrReduction_3U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21363</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29268,21363</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21797</source_loc>
			<area>7.8660</area>
			<comb_area>2.3940</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_29_slice</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21398</source_loc>
			<area>31.4640</area>
			<comb_area>9.5760</comb_area>
			<seq_area>21.8880</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>21724</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,21361</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_15</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21724</source_loc>
			<area>23.5980</area>
			<comb_area>7.1820</comb_area>
			<seq_area>16.4160</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_61_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21359</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20478</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30886,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21810</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,29268,20478,21358,21359</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_14</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21810</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_55_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21352</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20466</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30898,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20466,29268,21351,21352</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_12</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21817</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_56_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21347</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20468</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30896,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21816</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20468,29268,21346,21347</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_11</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21816</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_57_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21344</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20470</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>30894,30599</sub_loc>
		</source_loc>
		<source_loc>
			<id>21815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29272,29275,20470,29268,21343,21344</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_10</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21815</source_loc>
			<area>125.8560</area>
			<comb_area>38.3040</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1412</setup_time>
			<module_name>regr_en_16</module_name>
		</signal>
		<source_loc>
			<id>21321</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29606,21180,21696,21689</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_4_64_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21321</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21323</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29642,21252,21645,21651,21644</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21323</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21006,21250,21005</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21322</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_LessThan_1U_17_1_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21239</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_LessThan_1U_17_1_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21247</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20973,20984,21004,21150,21251</sub_loc>
		</source_loc>
		<source_loc>
			<id>21337</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20987,21338,21339</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21337</source_loc>
			<area>9.2340</area>
			<comb_area>3.7620</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1965</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21019,21148,21179,21182</sub_loc>
		</source_loc>
		<source_loc>
			<id>21325</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21317,21328,21329,21330,21688</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>21325</source_loc>
			<area>9.2340</area>
			<comb_area>3.7620</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1772</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>dut_N_Mux_16_2_25_4_54_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>21335</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>16957</source_loc>
			<state_reg/>
			<area>27.7020</area>
			<comb_area>11.2860</comb_area>
			<seq_area>16.4160</seq_area>
			<delay>0.1157</delay>
			<setup_time>0.1965</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>21318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21035,21149,21181,21253</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21318</source_loc>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>16587</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>51</line>
			<col>20</col>
		</source_loc>
		<source_loc>
			<id>20118</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1332,16587</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dout_data</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dout_data</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_54_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_din_m_busy_req_0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<lhs>
				<name>din_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1890</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>dout_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>dut_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>dut_LessThan_1U_17_1_45_out1</name>
				<name>dut_LessThan_1U_17_1_44_out1</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>dut_gen_busy_r_4_64_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_62_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_57_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_11</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_56_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_55_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">1</value>
			</rhs>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_61_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<clock>clk</clock>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="3">0</value>
			</rhs>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_14_4_13_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_19</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_19</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_20</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_13_4_15_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_20</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_22</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_12_4_11_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_22</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_18_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_24</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_11_4_19_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_24</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_20_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_10_4_21_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_27</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_8_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_27</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_28</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Equal_1U_5_4_23_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_28</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_29_slice</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Add_4U_6_4_24_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_29_slice</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_6_slice</name>
			<clock>clk</clock>
			<controller_delay>0.0945</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>dut_Add_4U_6_4_6_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_6_slice</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_7</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_7</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_60_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_8</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_8</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_59_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<clock>clk</clock>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>43.4631</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_58_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Add_4U_6_4_6_in1</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_6_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_Add_4U_6_4_6_in1</name>
			</lhs>
			<rhs>
				<value W="3">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl_thread1_h8</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_4U_6_4_6</name>
			<dissolved_from>dut_Add_4U_6_4_6</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>dut_Add_4U_6_4_6_in1</name>
			</rhs>
			<lhs>
				<name>dut_Add_4U_6_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16936</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_OrReduction_3U_1U_4_7_in1</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</lhs>
			<rhs>
				<value W="3">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl_thread1_h4</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_OrReduction_3U_1U_4_7</name>
			<dissolved_from>dut_OrReduction_3U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_OrReduction_3U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29272</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_GreaterThan_1U_15_4_8_in1_slice</name>
			<async/>
			<module_name>mux_4bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>10.8657</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_29_slice</name>
			</rhs>
			<lhs>
				<name>dut_GreaterThan_1U_15_4_8_in1_slice</name>
			</lhs>
			<rhs>
				<value W="4">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl_thread1_h4</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_GreaterThan_1U_15_4_8</name>
			<dissolved_from>dut_GreaterThan_1U_15_4_8</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
				<name>dut_GreaterThan_1U_15_4_8_in1_slice</name>
			</rhs>
			<lhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_14_4_13</name>
			<dissolved_from>dut_Equal_1U_14_4_13</dissolved_from>
			<async/>
			<rhs>
				<value W="3">7</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_14_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_13_4_15</name>
			<dissolved_from>dut_Equal_1U_13_4_15</dissolved_from>
			<async/>
			<rhs>
				<value W="3">6</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_13_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_12_4_11</name>
			<dissolved_from>dut_Equal_1U_12_4_11</dissolved_from>
			<async/>
			<rhs>
				<value W="3">5</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_12_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_11_4_19</name>
			<dissolved_from>dut_Equal_1U_11_4_19</dissolved_from>
			<async/>
			<rhs>
				<value W="3">4</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_11_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_14</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_14_4_13_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_13_4_15_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_18</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_12_4_11_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_20</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_20</dissolved_from>
			<async/>
			<rhs>
				<name>dut_GreaterThan_1U_15_4_8_out1</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_11_4_19_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_10_4_21</name>
			<dissolved_from>dut_Equal_1U_10_4_21</dissolved_from>
			<async/>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_10_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_8_4_22</name>
			<dissolved_from>dut_Equal_1U_8_4_22</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_8_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_5_4_23</name>
			<dissolved_from>dut_Equal_1U_5_4_23</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_5_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_4U_6_4_24</name>
			<dissolved_from>dut_Add_4U_6_4_24</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>dut_OrReduction_3U_1U_4_7_in1</name>
			</rhs>
			<lhs>
				<name>dut_Add_4U_6_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16936</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_10_4_25</name>
			<dissolved_from>dut_Equal_1U_10_4_25</dissolved_from>
			<async/>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_10_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_8_4_26</name>
			<dissolved_from>dut_Equal_1U_8_4_26</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_8_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Equal_1U_5_4_27</name>
			<dissolved_from>dut_Equal_1U_5_4_27</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>dut_Equal_1U_5_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_28</name>
			<dissolved_from>dut_Not_1U_1U_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29272</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_8_22_4_29</name>
			<dissolved_from>dut_N_Mux_16_8_22_4_29</dissolved_from>
			<async/>
			<mux_area>175.4460</mux_area>
			<mux_delay>0.1952</mux_delay>
			<control_delay>0.3486</control_delay>
			<rhs>
				<name>dout_data</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_8_22_4_29_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>s_reg_15</name>
			</cond>
			<source_loc>29275</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_8_23_4_30</name>
			<dissolved_from>dut_N_Mux_16_8_23_4_30</dissolved_from>
			<async/>
			<mux_area>175.4460</mux_area>
			<mux_delay>0.1952</mux_delay>
			<control_delay>0.3486</control_delay>
			<rhs>
				<name>dout_data</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_8_23_4_30_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>s_reg_15</name>
			</cond>
			<source_loc>29272</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_31</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_10_4_25_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_32</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_8_4_26_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_33</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_33</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<rhs>
				<name>dut_Equal_1U_5_4_27_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_34</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<rhs>
				<name>dut_Not_1U_1U_4_28_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_16Ux16U_16U_4_35</name>
			<dissolved_from>dut_Add_16Ux16U_16U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_16_8_22_4_29_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_16_8_23_4_30_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16956</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_36</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_36</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_36_out1</name>
			</lhs>
			<rhs>
				<name>dout_data</name>
			</rhs>
			<cond>
				<name>s_reg_19</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_37</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_37</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_37_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>s_reg_21</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_38</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_38</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_38_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>s_reg_23</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_39</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_39</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_39_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<cond>
				<name>s_reg_25</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_40</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_40</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_40_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_31_out1</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_41</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_41</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_41_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_32_out1</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_42</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_42</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_42_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_33_out1</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_43</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_43</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_Add_16Ux16U_16U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_43_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_34_out1</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<name>drive_dut_LessThan_1U_17_1_44_in1</name>
			<lhs>
				<name>dut_LessThan_1U_17_1_44_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_29_slice</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_LessThan_1U_17_1_44</name>
			<dissolved_from>dut_LessThan_1U_17_1_44</dissolved_from>
			<async/>
			<rhs>
				<value W="5">8</value>
			</rhs>
			<rhs>
				<name>dut_LessThan_1U_17_1_44_in1</name>
			</rhs>
			<lhs>
				<name>dut_LessThan_1U_17_1_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16908</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<name>drive_dut_LessThan_1U_17_1_45_in1</name>
			<lhs>
				<name>dut_LessThan_1U_17_1_45_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_6_slice</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_LessThan_1U_17_1_45</name>
			<dissolved_from>dut_LessThan_1U_17_1_45</dissolved_from>
			<async/>
			<rhs>
				<value W="5">8</value>
			</rhs>
			<rhs>
				<name>dut_LessThan_1U_17_1_45_in1</name>
			</rhs>
			<lhs>
				<name>dut_LessThan_1U_17_1_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16908</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_46</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_46</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_46_out1</name>
			</lhs>
			<rhs>
				<name>dout_data</name>
			</rhs>
			<cond>
				<name>s_reg_18</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_47</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_47</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_47_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>s_reg_20</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_48</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_48</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_48_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>s_reg_22</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_49</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_49</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_49_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<cond>
				<name>s_reg_24</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_50</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_50</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_50_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<cond>
				<name>s_reg_26</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_51</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_51</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_51_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<cond>
				<name>s_reg_27</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_24_4_52</name>
			<dissolved_from>dut_N_Mux_16_2_24_4_52</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_24_4_52_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_7</name>
			</rhs>
			<cond>
				<name>s_reg_28</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_26_4_53</name>
			<dissolved_from>dut_N_Mux_16_2_26_4_53</dissolved_from>
			<async/>
			<mux_area>21.8880</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_26_4_53_out1</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<cond>
				<name>s_reg_16</name>
			</cond>
			<source_loc>29268</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_54</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_54</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_46_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_54_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_36_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_55</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_55</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_47_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_55_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_37_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_56</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_56</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_48_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_56_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_38_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_57</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_57</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_49_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_57_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_39_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_58</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_58</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_50_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_58_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_40_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_59</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_59</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_51_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_59_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_41_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_60</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_60</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_24_4_52_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_60_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_42_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_16_2_25_4_61</name>
			<dissolved_from>dut_N_Mux_16_2_25_4_61</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>dut_N_Mux_16_2_26_4_53_out1</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_16_2_25_4_61_out1</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_16_2_25_4_43_out1</name>
			</rhs>
			<cond>
				<name>din_data</name>
			</cond>
			<source_loc>30884</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="3">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>20118</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_3bx4i3c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>11.8896</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1890</controller_delay>
			<rhs>
				<value W="3">1</value>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value W="3">1</value>
				<name>global_state</name>
			</rhs>
			<rhs>
				<value W="3">3</value>
			</rhs>
			<rhs>
				<value W="3">4</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>dut_LessThan_1U_17_1_44_out1</name>
				<name>dut_LessThan_1U_17_1_45_out1</name>
			</cond>
			<source_loc>16881</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_thread1_h8</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<lhs>
				<name>gs_ctrl_thread1_h8</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16881</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_thread1_h4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0945</controller_delay>
			<lhs>
				<name>gs_ctrl_thread1_h4</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16881</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<name>drive_din_busy</name>
			<lhs>
				<name>din_busy</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>dut_gen_busy_r_4_64_out1</name>
					</rhs>
					<lsb>2</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
		</assign>
		<thread>
			<name>dut_gen_busy_r_4_64_p7</name>
			<dissolved_from>dut_gen_busy_r_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_4_64_gnew_req</name>
				<name>dut_gen_busy_r_4_64_gdiv</name>
				<name>dut_gen_busy_r_4_64_din_gen_busy_din_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29738</source_loc>
			<thread>din_gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_4_64_p6</name>
			<dissolved_from>dut_gen_busy_r_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_4_64_gdiv</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_4_64_din_gen_busy_din_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25599</source_loc>
			<thread>din_gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_4_64_p5</name>
			<dissolved_from>dut_gen_busy_r_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_4_64_gnew_req</name>
			</rhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_4_64_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25587</source_loc>
			<thread>din_gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_4_64_p4</name>
			<dissolved_from>dut_gen_busy_r_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>din_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_4_64_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25556</source_loc>
			<thread>din_gen_busy</thread>
		</thread>
		<thread>
			<name>drive_din_m_unvalidated_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>din_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>dut_N_Muxb_1_2_16_4_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>25315</source_loc>
			<thread>din_gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>dut_N_Muxb_1_2_16_4_4</name>
			<dissolved_from>dut_N_Muxb_1_2_16_4_4</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_N_Muxb_1_2_16_4_4_out1</name>
			</lhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<cond>
				<name>din_m_busy_req_0</name>
			</cond>
			<source_loc>30918</source_loc>
			<thread>din_gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_dout_vld</name>
			<lhs>
				<name>dout_vld</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>dout_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23368</source_loc>
			<thread>dout_gen_vld</thread>
		</thread>
		<thread>
			<name>drive_dout_m_unacked_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>dout_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_62_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>23209</source_loc>
			<thread>dout_gen_unacked_req</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_62</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_62</dissolved_from>
			<async/>
			<rhs>
				<name>dout_vld</name>
			</rhs>
			<rhs>
				<name>dout_busy</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16924</source_loc>
			<thread>dout_gen_stalling</thread>
		</thread>
		<thread>
			<name>dut_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>dut_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>22688</source_loc>
			<thread>dout_m_req_gen_active</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_prev_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>22494</source_loc>
			<thread>dout_m_req_gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_1_3</name>
			<dissolved_from>dut_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29272</source_loc>
			<thread>dout_m_req_gen_next_trig_reg</thread>
		</thread>
		<source_loc>
			<id>21412</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21400</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_4U_6_4</module_name>
			<name>dut_Add_4U_6_4_6</name>
			<instance_name>dut_Add_4U_6_4_6</instance_name>
			<source_loc>21412</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_4U_6_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21398</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_4U_6_4</module_name>
			<name>dut_Add_4U_6_4_24</name>
			<instance_name>dut_Add_4U_6_4_24</instance_name>
			<source_loc>21410</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_4U_6_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21456</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21188</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_16Ux16U_16U_4</module_name>
			<name>dut_Add_16Ux16U_16U_4_35</name>
			<instance_name>dut_Add_16Ux16U_16U_4_35</instance_name>
			<source_loc>21456</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_16Ux16U_16U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21029</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21021</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Muxb_1_2_16_4</module_name>
			<name>dut_N_Muxb_1_2_16_4_4</name>
			<instance_name>dut_N_Muxb_1_2_16_4_4</instance_name>
			<source_loc>21029</source_loc>
			<thread>din_gen_unvalidated_req</thread>
			<dissolved_to>dut_N_Muxb_1_2_16_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21458</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21369</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_14</name>
			<instance_name>dut_And_1Ux1U_1U_4_14</instance_name>
			<source_loc>21458</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21416</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21373</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<instance_name>dut_And_1Ux1U_1U_4_16</instance_name>
			<source_loc>21416</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21421</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21380</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_18</name>
			<instance_name>dut_And_1Ux1U_1U_4_18</instance_name>
			<source_loc>21421</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21386</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_20</name>
			<instance_name>dut_And_1Ux1U_1U_4_20</instance_name>
			<source_loc>21426</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21215</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_31</name>
			<instance_name>dut_And_1Ux1U_1U_4_31</instance_name>
			<source_loc>21431</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21437</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21221</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_32</name>
			<instance_name>dut_And_1Ux1U_1U_4_32</instance_name>
			<source_loc>21437</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21443</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21227</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_33</name>
			<instance_name>dut_And_1Ux1U_1U_4_33</instance_name>
			<source_loc>21443</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21233</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_34</name>
			<instance_name>dut_And_1Ux1U_1U_4_34</instance_name>
			<source_loc>21450</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21389</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_10_4</module_name>
			<name>dut_Equal_1U_10_4_21</name>
			<instance_name>dut_Equal_1U_10_4_21</instance_name>
			<source_loc>21433</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_10_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21430</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21214</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_10_4</module_name>
			<name>dut_Equal_1U_10_4_25</name>
			<instance_name>dut_Equal_1U_10_4_25</instance_name>
			<source_loc>21430</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_10_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21425</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21383,21208</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_11_4</module_name>
			<name>dut_Equal_1U_11_4_19</name>
			<instance_name>dut_Equal_1U_11_4_19</instance_name>
			<source_loc>21425</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_11_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21377,21202</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_12_4</module_name>
			<name>dut_Equal_1U_12_4_11</name>
			<instance_name>dut_Equal_1U_12_4_11</instance_name>
			<source_loc>21420</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_12_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21414</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21371,21196</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_13_4</module_name>
			<name>dut_Equal_1U_13_4_15</name>
			<instance_name>dut_Equal_1U_13_4_15</instance_name>
			<source_loc>21414</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_13_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21457</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21367,21190</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_14_4</module_name>
			<name>dut_Equal_1U_14_4_13</name>
			<instance_name>dut_Equal_1U_14_4_13</instance_name>
			<source_loc>21457</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_14_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21445</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21396</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_5_4</module_name>
			<name>dut_Equal_1U_5_4_23</name>
			<instance_name>dut_Equal_1U_5_4_23</instance_name>
			<source_loc>21445</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_5_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21442</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21226</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_5_4</module_name>
			<name>dut_Equal_1U_5_4_27</name>
			<instance_name>dut_Equal_1U_5_4_27</instance_name>
			<source_loc>21442</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_5_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21439</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21394</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_8_4</module_name>
			<name>dut_Equal_1U_8_4_22</name>
			<instance_name>dut_Equal_1U_8_4_22</instance_name>
			<source_loc>21439</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_8_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21436</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21220</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Equal_1U_8_4</module_name>
			<name>dut_Equal_1U_8_4_26</name>
			<instance_name>dut_Equal_1U_8_4_26</instance_name>
			<source_loc>21436</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Equal_1U_8_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21415</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21365</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_GreaterThan_1U_15_4</module_name>
			<name>dut_GreaterThan_1U_15_4_8</name>
			<instance_name>dut_GreaterThan_1U_15_4_8</instance_name>
			<source_loc>21415</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_GreaterThan_1U_15_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21411</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21239</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_1U_17_1</module_name>
			<name>dut_LessThan_1U_17_1_44</name>
			<instance_name>dut_LessThan_1U_17_1_44</instance_name>
			<source_loc>21411</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_1U_17_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21413</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21247</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_1U_17_1</module_name>
			<name>dut_LessThan_1U_17_1_45</name>
			<instance_name>dut_LessThan_1U_17_1_45</instance_name>
			<source_loc>21413</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_1U_17_1_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21192</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_46</name>
			<instance_name>dut_N_Mux_16_2_24_4_46</instance_name>
			<source_loc>21460</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21418</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21198</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_47</name>
			<instance_name>dut_N_Mux_16_2_24_4_47</instance_name>
			<source_loc>21418</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21204</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_48</name>
			<instance_name>dut_N_Mux_16_2_24_4_48</instance_name>
			<source_loc>21423</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21210</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_49</name>
			<instance_name>dut_N_Mux_16_2_24_4_49</instance_name>
			<source_loc>21428</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21216</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_50</name>
			<instance_name>dut_N_Mux_16_2_24_4_50</instance_name>
			<source_loc>21434</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21440</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21222</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_51</name>
			<instance_name>dut_N_Mux_16_2_24_4_51</instance_name>
			<source_loc>21440</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21446</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21228</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_24_4</module_name>
			<name>dut_N_Mux_16_2_24_4_52</name>
			<instance_name>dut_N_Mux_16_2_24_4_52</instance_name>
			<source_loc>21446</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_24_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21459</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21193</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_36</name>
			<instance_name>dut_N_Mux_16_2_25_4_36</instance_name>
			<source_loc>21459</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21199</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_37</name>
			<instance_name>dut_N_Mux_16_2_25_4_37</instance_name>
			<source_loc>21417</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21422</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21205</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_38</name>
			<instance_name>dut_N_Mux_16_2_25_4_38</instance_name>
			<source_loc>21422</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21211</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_39</name>
			<instance_name>dut_N_Mux_16_2_25_4_39</instance_name>
			<source_loc>21427</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21217</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_40</name>
			<instance_name>dut_N_Mux_16_2_25_4_40</instance_name>
			<source_loc>21432</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21223</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_41</name>
			<instance_name>dut_N_Mux_16_2_25_4_41</instance_name>
			<source_loc>21438</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21229</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_42</name>
			<instance_name>dut_N_Mux_16_2_25_4_42</instance_name>
			<source_loc>21444</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21451</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21235</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_43</name>
			<instance_name>dut_N_Mux_16_2_25_4_43</instance_name>
			<source_loc>21451</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21335</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_54</name>
			<instance_name>dut_N_Mux_16_2_25_4_54</instance_name>
			<source_loc>21461</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21419</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21352</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_55</name>
			<instance_name>dut_N_Mux_16_2_25_4_55</instance_name>
			<source_loc>21419</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21424</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21347</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_56</name>
			<instance_name>dut_N_Mux_16_2_25_4_56</instance_name>
			<source_loc>21424</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21344</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_57</name>
			<instance_name>dut_N_Mux_16_2_25_4_57</instance_name>
			<source_loc>21429</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21435</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21409</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_58</name>
			<instance_name>dut_N_Mux_16_2_25_4_58</instance_name>
			<source_loc>21435</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21406</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_59</name>
			<instance_name>dut_N_Mux_16_2_25_4_59</instance_name>
			<source_loc>21441</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21447</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21403</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_60</name>
			<instance_name>dut_N_Mux_16_2_25_4_60</instance_name>
			<source_loc>21447</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21453</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21359</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_25_4</module_name>
			<name>dut_N_Mux_16_2_25_4_61</name>
			<instance_name>dut_N_Mux_16_2_25_4_61</instance_name>
			<source_loc>21453</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_25_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21452</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21234</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_2_26_4</module_name>
			<name>dut_N_Mux_16_2_26_4_53</name>
			<instance_name>dut_N_Mux_16_2_26_4_53</instance_name>
			<source_loc>21452</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_2_26_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21455</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21186</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_8_22_4</module_name>
			<name>dut_N_Mux_16_8_22_4_29</name>
			<instance_name>dut_N_Mux_16_8_22_4_29</instance_name>
			<source_loc>21455</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_8_22_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21454</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21187</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_16_8_23_4</module_name>
			<name>dut_N_Mux_16_8_23_4_30</name>
			<instance_name>dut_N_Mux_16_8_23_4_30</instance_name>
			<source_loc>21454</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_16_8_23_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21449</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21232</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_28</name>
			<instance_name>dut_Not_1U_1U_4_28</instance_name>
			<source_loc>21449</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Not_1U_1U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21448</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21363</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_OrReduction_3U_1U_4</module_name>
			<name>dut_OrReduction_3U_1U_4_7</name>
			<instance_name>dut_OrReduction_3U_1U_4_7</instance_name>
			<source_loc>21448</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_OrReduction_3U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21648</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21644</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_62</name>
			<instance_name>dut_And_1Ux1U_1U_4_62</instance_name>
			<source_loc>21648</source_loc>
			<thread>dout_gen_stalling</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20985</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Xor_1Ux1U_1U_1</module_name>
			<name>dut_Xor_1Ux1U_1U_1_1</name>
			<instance_name>dut_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>20989</source_loc>
			<thread>dout_m_req_gen_active</thread>
			<dissolved_to>dut_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21007</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21005</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_1</module_name>
			<name>dut_Not_1U_1U_1_3</name>
			<instance_name>dut_Not_1U_1U_1_3</instance_name>
			<source_loc>21007</source_loc>
			<thread>dout_m_req_gen_next_trig_reg</thread>
			<dissolved_to>dut_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20998</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20996</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>20998</source_loc>
			<thread>dout_gen_vld</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21689</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_gen_busy_r_4</module_name>
			<name>dut_gen_busy_r_4_64</name>
			<instance_name>dut_gen_busy_r_4_64</instance_name>
			<source_loc>21699</source_loc>
			<thread>din_gen_busy</thread>
			<dissolved_to>dut_gen_busy_r_4_64_p7</dissolved_to>
			<dissolved_to>dut_gen_busy_r_4_64_p6</dissolved_to>
			<dissolved_to>dut_gen_busy_r_4_64_p5</dissolved_to>
			<dissolved_to>dut_gen_busy_r_4_64_p4</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 2 warnings, area=3049, bits=162</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1120</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1133</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2392</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3266</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>113</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>49</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>61</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>59</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2973</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2974</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Fri May 26 15:11:49 2023</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>6</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>20</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>20</real_time>
			<cpu_time>10</cpu_time>
		</phase>
	</timers>
	<footprint>837956</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
