############# Control FSM Security Rules Verification Report (RTL) #############

Name of the Verilog HDL based RTL design module containing FSM(s) being checked by Static Security Rules Verifier : fsm_module

State variable of the control FSM being analyzed : current_state
State(s) of the corresponding FSM to be protected specified by the user : IDLE



Control FSM is vulnerable to access control attacks according to FSM Security Rule #5 !!!
The following set of states of the control FSM has the same encoding(s):
['AUTHENTICATING', 'AUTHENTICATED'] : 1
Required action: Use different encoding values for the specified states of the control FSM !!!


Peak Memory Usage: 12.182610511779785 MB
Run-time: 1.706925392150879 s