Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 22 10:04:10 2022
| Host         : L-C5H16J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     4           
PDRC-190   Warning   Suboptimally placed synchronized register chain  13          
TIMING-16  Warning   Large setup violation                            93          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -160.198    -5987.783                    274                21721        0.050        0.000                      0                21705        8.750        0.000                       0                 11481  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                     -160.198    -5987.783                    274                20540        0.050        0.000                      0                20540        8.750        0.000                       0                 10986  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.577        0.000                      0                  943        0.069        0.000                      0                  943       15.250        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.514        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.480        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       16.768        0.000                      0                  122        0.363        0.000                      0                  122  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.544        0.000                      0                  100        0.168        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          274  Failing Endpoints,  Worst Slack     -160.198ns,  Total Violation    -5987.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -160.198ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.736ns  (logic 52.429ns (29.170%)  route 127.307ns (70.830%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 22.771 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.205   182.748    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I3_O)        0.124   182.872 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_1/O
                         net (fo=1, routed)           0.000   182.872    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-12]
    SLICE_X102Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.592    22.771    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X102Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/C
                         clock pessimism              0.129    22.900    
                         clock uncertainty           -0.302    22.598    
    SLICE_X102Y74        FDRE (Setup_fdre_C_D)        0.077    22.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                        -182.872    
  -------------------------------------------------------------------
                         slack                               -160.198    

Slack (VIOLATED) :        -160.182ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.674ns  (logic 52.429ns (29.180%)  route 127.245ns (70.820%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.142   182.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X95Y76         LUT6 (Prop_lut6_I3_O)        0.124   182.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_1/O
                         net (fo=1, routed)           0.000   182.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-11]
    SLICE_X95Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.593    22.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X95Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/C
                         clock pessimism              0.129    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X95Y76         FDRE (Setup_fdre_C_D)        0.029    22.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                        -182.810    
  -------------------------------------------------------------------
                         slack                               -160.182    

Slack (VIOLATED) :        -160.072ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.563ns  (logic 52.429ns (29.198%)  route 127.134ns (70.802%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.032   182.575    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124   182.699 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-6]_i_1/O
                         net (fo=1, routed)           0.000   182.699    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-6]
    SLICE_X97Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591    22.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X97Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/C
                         clock pessimism              0.129    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X97Y74         FDRE (Setup_fdre_C_D)        0.031    22.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]
  -------------------------------------------------------------------
                         required time                         22.628    
                         arrival time                        -182.699    
  -------------------------------------------------------------------
                         slack                               -160.072    

Slack (VIOLATED) :        -160.045ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.540ns  (logic 52.429ns (29.202%)  route 127.111ns (70.798%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 22.773 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.008   182.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.124   182.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   182.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[2]
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.594    22.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/C
                         clock pessimism              0.129    22.902    
                         clock uncertainty           -0.302    22.600    
    SLICE_X97Y72         FDRE (Setup_fdre_C_D)        0.031    22.631    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.631    
                         arrival time                        -182.676    
  -------------------------------------------------------------------
                         slack                               -160.045    

Slack (VIOLATED) :        -160.012ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.552ns  (logic 52.429ns (29.200%)  route 127.123ns (70.800%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.020   182.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y75         LUT6 (Prop_lut6_I3_O)        0.124   182.688 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_1/O
                         net (fo=1, routed)           0.000   182.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-7]
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591    22.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/C
                         clock pessimism              0.129    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.079    22.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]
  -------------------------------------------------------------------
                         required time                         22.676    
                         arrival time                        -182.688    
  -------------------------------------------------------------------
                         slack                               -160.012    

Slack (VIOLATED) :        -159.995ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.533ns  (logic 52.429ns (29.203%)  route 127.104ns (70.797%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.001   182.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I3_O)        0.124   182.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_1/O
                         net (fo=1, routed)           0.000   182.669    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-20]
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591    22.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/C
                         clock pessimism              0.129    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X100Y74        FDRE (Setup_fdre_C_D)        0.077    22.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                        -182.669    
  -------------------------------------------------------------------
                         slack                               -159.995    

Slack (VIOLATED) :        -159.985ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.530ns  (logic 51.727ns (28.813%)  route 127.803ns (71.188%))
  Logic Levels:           229  (CARRY4=64 DSP48E1=2 LUT1=2 LUT2=21 LUT3=16 LUT4=25 LUT5=20 LUT6=79)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 22.773 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.190   173.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   174.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_246/CO[3]
                         net (fo=1, routed)           0.000   174.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_246_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000   174.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_437_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000   174.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_442_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   174.864 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_244/O[3]
                         net (fo=1, routed)           1.248   176.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1231
    SLICE_X99Y81         LUT5 (Prop_lut5_I2_O)        0.307   176.419 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_454/O
                         net (fo=1, routed)           0.811   177.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_454_n_0
    SLICE_X100Y78        LUT6 (Prop_lut6_I5_O)        0.124   177.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_135_comp/O
                         net (fo=3, routed)           0.641   177.994    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-14]_i_3_0
    SLICE_X100Y76        LUT5 (Prop_lut5_I4_O)        0.124   178.118 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_60/O
                         net (fo=30, routed)          1.071   179.189    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_60_n_0
    SLICE_X100Y84        LUT6 (Prop_lut6_I5_O)        0.124   179.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_86/O
                         net (fo=1, routed)           0.518   179.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_86_n_0
    SLICE_X100Y77        LUT6 (Prop_lut6_I5_O)        0.124   179.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_41/O
                         net (fo=1, routed)           0.680   180.635    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_41_n_0
    SLICE_X100Y77        LUT6 (Prop_lut6_I4_O)        0.124   180.759 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_14/O
                         net (fo=7, routed)           0.992   181.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_14_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I1_O)        0.124   181.875 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_2/O
                         net (fo=1, routed)           0.666   182.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_2_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.124   182.665 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_1/O
                         net (fo=1, routed)           0.000   182.665    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[5]
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.594    22.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/C
                         clock pessimism              0.129    22.902    
                         clock uncertainty           -0.302    22.600    
    SLICE_X100Y72        FDRE (Setup_fdre_C_D)        0.081    22.681    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                        -182.666    
  -------------------------------------------------------------------
                         slack                               -159.985    

Slack (VIOLATED) :        -159.979ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.516ns  (logic 52.429ns (29.206%)  route 127.088ns (70.794%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.985   182.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y75         LUT6 (Prop_lut6_I3_O)        0.124   182.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-21]_i_1/O
                         net (fo=1, routed)           0.000   182.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-21]
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591    22.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/C
                         clock pessimism              0.129    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X98Y75         FDRE (Setup_fdre_C_D)        0.077    22.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                        -182.652    
  -------------------------------------------------------------------
                         slack                               -159.979    

Slack (VIOLATED) :        -159.958ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.500ns  (logic 52.429ns (29.208%)  route 127.071ns (70.792%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.968   182.512    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y76         LUT6 (Prop_lut6_I3_O)        0.124   182.636 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_1/O
                         net (fo=1, routed)           0.000   182.636    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-16]
    SLICE_X98Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.593    22.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/C
                         clock pessimism              0.129    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X98Y76         FDRE (Setup_fdre_C_D)        0.079    22.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]
  -------------------------------------------------------------------
                         required time                         22.678    
                         arrival time                        -182.636    
  -------------------------------------------------------------------
                         slack                               -159.958    

Slack (VIOLATED) :        -159.954ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        179.447ns  (logic 52.429ns (29.217%)  route 127.018ns (70.783%))
  Logic Levels:           230  (CARRY4=66 DSP48E1=2 LUT1=2 LUT2=22 LUT3=16 LUT4=27 LUT5=19 LUT6=76)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.842     3.136    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X35Y109        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[1][0][-3]/Q
                         net (fo=7, routed)           0.788     4.380    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2_3[20]
    SLICE_X45Y109        LUT3 (Prop_lut3_I1_O)        0.124     4.504 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0/O
                         net (fo=2, routed)           0.455     4.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_161__0_n_0
    SLICE_X41Y109        LUT5 (Prop_lut5_I0_O)        0.124     5.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0/O
                         net (fo=1, routed)           0.596     5.679    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_165__0_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.803 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0/O
                         net (fo=1, routed)           0.415     6.218    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_148__0_n_0
    SLICE_X38Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_112__0/O
                         net (fo=3, routed)           0.622     6.965    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-15]
    SLICE_X38Y109        LUT2 (Prop_lut2_I1_O)        0.149     7.114 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_61__0/O
                         net (fo=8, routed)           0.725     7.838    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][5]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.355     8.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_108__0/O
                         net (fo=26, routed)          1.354     9.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/tmp_img_data_reg[1][0][-2]
    SLICE_X31Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.671 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0/O
                         net (fo=2, routed)           0.808    10.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_102__0_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.124    10.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0/O
                         net (fo=2, routed)           0.668    11.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_49__0_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I2_O)        0.124    11.395 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0/O
                         net (fo=1, routed)           0.535    11.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_i_6__0_n_0
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.301 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319    18.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153    18.772 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780    19.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331    19.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048    20.932    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124    21.056 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480    21.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124    21.660 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537    22.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124    22.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925    23.245    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124    23.369 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    23.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    24.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.454 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    24.454    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    25.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    25.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    26.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    26.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    27.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    27.799 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    28.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    28.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    29.138    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.733 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    29.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    29.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.967 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    29.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.084 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    30.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    30.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.318 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    30.318    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.557 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    31.629    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    31.930 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    31.930    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.480 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    33.366    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    33.490 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    33.840    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    33.964 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    34.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    34.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    35.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    35.904 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    36.330    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    36.454 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    37.101 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    38.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    38.237 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    39.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    39.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    39.158    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    40.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    40.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    41.340    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    41.464 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    42.050    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    42.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    42.610    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    42.734 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    43.615    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    43.739 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    43.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    44.037 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    44.687    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    44.811 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    45.471    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    45.595 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    45.595    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    45.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.286 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    46.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    47.235 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    47.689    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    48.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    48.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    48.979 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    49.326    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    49.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    50.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    50.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    51.301    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    51.922 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    51.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    52.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    52.156    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.273 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    52.273    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.512 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    53.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    54.184 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    54.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.734 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    54.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.848 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    55.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    55.707 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    56.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    56.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    57.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    57.625 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    58.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    58.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    59.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    59.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    59.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    59.990 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    60.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    61.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    61.992 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    62.345    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    62.469 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    63.049    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    63.173 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    63.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    63.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.039 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    64.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    65.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    66.066    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    66.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    66.857    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    66.981 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    67.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    68.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    68.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    68.784 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    69.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    69.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    70.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    70.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    70.489    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    70.996 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    70.996    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.110 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    71.110    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    71.224    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    72.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    72.771 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    73.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    73.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    73.779    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    73.903 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    74.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    74.737 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    75.776    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    75.900 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    76.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    76.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    76.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    77.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    78.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    78.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    79.252    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    79.584 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    79.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    80.123 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    81.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    81.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    82.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    82.713 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    82.713    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.830 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    82.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.145 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    84.481    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    84.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    84.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    85.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.452 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    85.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    86.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    87.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    87.551    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    87.675 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    88.375    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    88.499 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    89.187    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    89.311 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    89.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    89.731 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    90.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    90.947 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    91.476    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    91.600 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    91.898    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    92.022 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    92.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    92.553 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    92.980    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    93.104 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    93.634    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    93.758 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    94.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    94.522 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    95.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    95.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    95.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    95.810 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    96.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    96.460 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    96.762    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    96.886 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    97.472    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    97.596 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    98.608    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    98.732 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    98.732    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    99.264 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    99.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.503 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074   100.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302   100.879 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465   101.344    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124   101.468 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529   101.997    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124   102.121 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401   103.522    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124   103.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313   103.959    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124   104.083 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607   104.690    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124   104.814 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999   105.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124   105.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685   106.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   107.142 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000   107.142    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920   108.282    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295   108.577 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603   109.179    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124   109.303 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534   109.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124   109.961 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663   110.624    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124   110.748 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056   111.804    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124   111.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000   111.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   112.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083   113.589    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   113.890 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   114.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   114.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   115.757    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   115.881 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   116.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   117.081 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   117.081    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   117.320 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   118.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   118.882 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   119.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   119.676 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   119.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   120.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   120.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   120.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   121.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   121.642 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   122.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   122.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   123.535    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   123.659 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   124.159    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   124.283 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   125.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   125.706 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   126.552    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   126.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   127.579    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   127.911 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   127.911    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   128.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   128.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   129.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   129.884 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   131.213    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   131.337 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   132.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   132.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   133.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   133.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   133.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   133.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   134.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   135.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   135.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   135.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   136.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   136.747 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   137.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   137.955 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   138.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   138.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   139.377    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   139.501 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   140.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   140.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   140.233    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   140.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   140.609    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   140.848 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   142.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   142.302 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   142.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   142.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   143.401    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   143.525 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   144.394    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   144.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   144.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   145.031 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   145.031    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   145.148    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.265 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   145.265    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   145.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.499 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   145.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.616 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   145.616    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   145.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   146.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   146.834 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   147.607    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   147.731 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   148.155    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   148.279 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   148.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   148.845 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   149.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   149.829 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   151.418    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   151.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   152.124    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   152.248 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   153.505    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   153.629 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   154.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   154.158 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   154.509    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   154.633 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   155.332    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   155.456 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   155.456    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   155.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   156.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   157.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   157.990 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   158.830    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   158.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   159.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   159.485 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   160.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   160.246 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   160.561    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   160.685 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   161.494    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   161.618 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   162.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   162.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   163.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   163.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   163.844    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   163.968 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   163.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   164.518 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   164.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   166.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   166.493 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   166.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   166.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   168.413    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   168.537 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   168.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   168.913 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   168.913    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   169.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   170.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   170.910 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   171.574    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   171.698 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   172.344    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   172.468 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   173.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   174.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   174.568    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   174.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   174.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   175.109 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   176.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   176.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   176.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   176.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   176.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   177.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   177.790    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   178.103 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   178.999    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   179.123 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   179.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   179.887 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   180.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   181.070 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   181.420    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   181.544 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.916   182.459    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124   182.583 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-13]_i_1/O
                         net (fo=1, routed)           0.000   182.583    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-13]
    SLICE_X101Y76        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.593    22.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X101Y76        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-13]/C
                         clock pessimism              0.129    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X101Y76        FDRE (Setup_fdre_C_D)        0.031    22.630    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-13]
  -------------------------------------------------------------------
                         required time                         22.630    
                         arrival time                        -182.583    
  -------------------------------------------------------------------
                         slack                               -159.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.095%)  route 0.183ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.551     0.887    design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y59         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.183     1.198    design_1_i/axi_gpio_res_data/U0/gpio_core_1/gpio_io_i_d2[27]
    SLICE_X44Y59         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.823     1.189    design_1_i/axi_gpio_res_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y59         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)        -0.006     1.148    design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.902%)  route 0.182ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.550     0.886    design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y60         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.182     1.215    design_1_i/axi_gpio_res_data/U0/gpio_core_1/gpio_io_i_d2[9]
    SLICE_X46Y60         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.822     1.188    design_1_i/axi_gpio_res_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.010     1.163    design_1_i/axi_gpio_res_data/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.617%)  route 0.173ns (43.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.591     0.927    design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X29Y49         FDSE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDSE (Prop_fdse_C_Q)         0.128     1.055 f  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/Q
                         net (fo=1, routed)           0.173     1.228    design_1_i/ila_0/U0/ila_core_inst/u_trig/Q[2]
    SLICE_X29Y50         LUT2 (Prop_lut2_I1_O)        0.098     1.326 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.845     1.211    design_1_i/ila_0/U0/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X29Y50         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/ila_0/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.031%)  route 0.250ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.565     0.901    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X33Y49         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/Q
                         net (fo=3, routed)           0.250     1.292    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[7]
    SLICE_X39Y50         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.825     1.191    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X39Y50         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.078     1.239    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.475%)  route 0.182ns (44.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.548     0.884    design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y27         FDRE                                         r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/Q
                         net (fo=1, routed)           0.182     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/DIN_I[37]
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.099     1.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/DOUT_O[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[5]
    SLICE_X47Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.816     1.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.092     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_krn_data/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.061%)  route 0.248ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.553     0.889    design_1_i/axi_gpio_krn_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y62         FDRE                                         r  design_1_i/axi_gpio_krn_data/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/axi_gpio_krn_data/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.248     1.264    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/DIC1
    SLICE_X50Y61         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.818     1.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/WCLK
    SLICE_X50Y61         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.210    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/ram_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ila_res/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    design_1_i/ila_res/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y35         FDRE                                         r  design_1_i/ila_res/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  design_1_i/ila_res/U0/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.106     1.184    design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.890     1.256    design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.129    design_1_i/ila_res/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.379%)  route 0.247ns (63.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.555     0.891    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y57         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/Q
                         net (fo=3, routed)           0.247     1.278    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[1]
    SLICE_X51Y57         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X51Y57         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.071     1.221    design_1_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.595     0.931    design_1_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y44         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][66]/Q
                         net (fo=1, routed)           0.108     1.202    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.905     1.271    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     1.144    design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.194%)  route 0.249ns (63.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.555     0.891    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X49Y55         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.249     1.280    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_do_o[11]
    SLICE_X51Y59         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X51Y59         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   design_1_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   design_1_i/ila_img/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   design_1_i/ila_img/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   design_1_i/ila_krn/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   design_1_i/ila_krn/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.189ns (26.198%)  route 6.167ns (73.802%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.524 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.327    12.019    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y47         LUT3 (Prop_lut3_I1_O)        0.332    12.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X87Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.564    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.411    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X87Y47         FDRE (Setup_fdre_C_D)        0.029    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 24.577    

Slack (MET) :             24.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 2.189ns (26.757%)  route 5.992ns (73.243%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 36.523 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.152    11.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y46         LUT3 (Prop_lut3_I1_O)        0.332    12.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    12.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.563    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.411    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)        0.029    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.927    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 24.751    

Slack (MET) :             24.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 2.189ns (26.781%)  route 5.985ns (73.219%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 36.523 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.145    11.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y46         LUT3 (Prop_lut3_I1_O)        0.332    12.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    12.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.563    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.411    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)        0.031    36.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 24.760    

Slack (MET) :             24.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 2.189ns (27.351%)  route 5.814ns (72.649%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.524 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.974    11.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.332    11.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X88Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.564    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.411    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X88Y48         FDRE (Setup_fdre_C_D)        0.029    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                 24.929    

Slack (MET) :             25.077ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 2.189ns (27.858%)  route 5.669ns (72.142%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 36.523 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.829    11.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y46         LUT3 (Prop_lut3_I1_O)        0.332    11.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.563    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.411    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)        0.032    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                 25.077    

Slack (MET) :             25.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 2.189ns (28.113%)  route 5.597ns (71.887%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 36.523 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.757    11.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y46         LUT3 (Prop_lut3_I1_O)        0.332    11.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.563    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.411    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X88Y46         FDRE (Setup_fdre_C_D)        0.031    36.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 25.147    

Slack (MET) :             25.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 2.189ns (28.642%)  route 5.454ns (71.358%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.524 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.752    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.614    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X87Y48         LUT6 (Prop_lut6_I2_O)        0.332    11.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.564    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.411    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X87Y48         FDRE (Setup_fdre_C_D)        0.031    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                 25.292    

Slack (MET) :             25.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 1.953ns (27.299%)  route 5.201ns (72.701%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.524 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.395     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y49         LUT4 (Prop_lut4_I3_O)        0.324     6.133 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           1.694     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.332     8.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X86Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.100     9.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X85Y48         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           1.013    11.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X87Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.564    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.411    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X87Y48         FDRE (Setup_fdre_C_D)        0.029    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 25.778    

Slack (MET) :             25.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.828ns (13.143%)  route 5.472ns (86.857%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 36.440 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     4.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.527     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     8.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701    10.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480    36.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.310    36.750    
                         clock uncertainty           -0.035    36.714    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.524    36.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.190    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 25.895    

Slack (MET) :             25.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.828ns (13.143%)  route 5.472ns (86.857%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 36.440 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     4.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.527     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     8.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701    10.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480    36.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.310    36.750    
                         clock uncertainty           -0.035    36.714    
    SLICE_X32Y26         FDRE (Setup_fdre_C_R)       -0.524    36.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.190    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 25.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.199%)  route 0.199ns (46.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.548     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.128     1.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=21, routed)          0.199     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[1]
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.098     1.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[1]
    SLICE_X47Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X47Y21         FDCE (Hold_fdce_C_D)         0.091     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.017%)  route 0.130ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X28Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.130     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.358     1.610    
    SLICE_X26Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X30Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.377     1.590    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X28Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.132     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.358     1.610    
    SLICE_X26Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X25Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.390     1.578    
    SLICE_X25Y23         FDCE (Hold_fdce_C_D)         0.076     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.551     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.391     1.550    
    SLICE_X49Y21         FDCE (Hold_fdce_C_D)         0.075     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.553     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X49Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.819     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.391     1.552    
    SLICE_X49Y19         FDPE (Hold_fdpe_C_D)         0.075     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X25Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X25Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X25Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.390     1.577    
    SLICE_X25Y24         FDCE (Hold_fdce_C_D)         0.075     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.581     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X27Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.846     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y22         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.390     1.580    
    SLICE_X27Y22         FDPE (Hold_fdpe_C_D)         0.075     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.919%)  route 0.292ns (61.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.590     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/Q
                         net (fo=2, routed)           0.292     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[7]
    SLICE_X84Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[6]_i_1/O
                         net (fo=1, routed)           0.000     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[6]
    SLICE_X84Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X84Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C
                         clock pessimism             -0.125     1.852    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.092     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X26Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.514ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.253ns  (logic 0.419ns (33.445%)  route 0.834ns (66.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.834     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y20         FDCE (Setup_fdce_C_D)       -0.233    32.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.767    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 31.514    

Slack (MET) :             31.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.782%)  route 0.752ns (64.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.752     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y25         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 31.563    

Slack (MET) :             31.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.799%)  route 0.854ns (65.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.854     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 31.585    

Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.138ns  (logic 0.456ns (40.066%)  route 0.682ns (59.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.682     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y20         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 31.767    

Slack (MET) :             31.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.419ns (46.707%)  route 0.478ns (53.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y20         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 31.837    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.546%)  route 0.449ns (48.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X26Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.449     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X26Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y24         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 31.853    

Slack (MET) :             31.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.284%)  route 0.473ns (47.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X26Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.473     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X26Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y24         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 31.962    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.390%)  route 0.486ns (51.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.486     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X25Y25         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 31.963    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.480ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.954%)  route 0.971ns (68.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.971     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X24Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 18.480    

Slack (MET) :             18.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.284ns  (logic 0.478ns (37.232%)  route 0.806ns (62.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X26Y24         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.806     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X26Y23         FDCE (Setup_fdce_C_D)       -0.228    19.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.772    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                 18.488    

Slack (MET) :             18.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.012%)  route 0.778ns (64.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X25Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.778     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 18.535    

Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.694%)  route 0.611ns (59.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.611     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)       -0.266    19.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 18.704    

Slack (MET) :             18.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.960%)  route 0.631ns (58.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.631     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 18.820    

Slack (MET) :             18.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.047%)  route 0.603ns (56.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y21         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 18.846    

Slack (MET) :             18.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.941%)  route 0.442ns (46.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X26Y24         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.442     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X25Y24         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 18.945    

Slack (MET) :             18.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.322%)  route 0.450ns (49.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 18.999    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.773ns (30.820%)  route 1.735ns (69.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.733     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.295     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.882     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X27Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.555    22.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X27Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    22.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                 16.768    

Slack (MET) :             16.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.773ns (30.820%)  route 1.735ns (69.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.733     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.295     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.882     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X27Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.555    22.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X27Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    22.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                 16.768    

Slack (MET) :             16.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.773ns (30.820%)  route 1.735ns (69.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.733     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     3.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.295     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.882     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X27Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.555    22.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X27Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    22.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                 16.768    

Slack (MET) :             17.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.773ns (34.077%)  route 1.495ns (65.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.657     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.295     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X46Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.483    22.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X46Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    22.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 17.044    

Slack (MET) :             17.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.773ns (34.077%)  route 1.495ns (65.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.657     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.295     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X46Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.483    22.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.264    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X46Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    22.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 17.044    

Slack (MET) :             17.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.773ns (34.077%)  route 1.495ns (65.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.657     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.295     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.642     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X46Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.483    22.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.264    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X46Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    22.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 17.044    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.147%)  route 1.432ns (75.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.432     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.478    22.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.230    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.147%)  route 1.432ns (75.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.432     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.478    22.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.230    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.147%)  route 1.432ns (75.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.432     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.478    22.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism              0.230    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 17.345    

Slack (MET) :             17.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.147%)  route 1.432ns (75.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.432     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.478    22.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism              0.230    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 17.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.157%)  route 0.139ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.554     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.922    
    SLICE_X48Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.157%)  route 0.139ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.554     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.922    
    SLICE_X48Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.157%)  route 0.139ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.554     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.922    
    SLICE_X48Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.157%)  route 0.139ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.554     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.139     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y19         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.819     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.922    
    SLICE_X48Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.954%)  route 0.166ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.166     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.954%)  route 0.166ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.166     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.954%)  route 0.166ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.166     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.954%)  route 0.166ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.166     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.843     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.406%)  route 0.177ns (55.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.552     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.177     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.816     1.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.281     0.901    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.599%)  route 0.190ns (57.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.578     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.190     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X28Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.842     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X28Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.945    
    SLICE_X28Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.361    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.354    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.544    

Slack (MET) :             26.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.361    36.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.354    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.544    

Slack (MET) :             26.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.586    

Slack (MET) :             26.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.586    

Slack (MET) :             26.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.586    

Slack (MET) :             26.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.070ns (18.400%)  route 4.745ns (81.600%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.441 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.981     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481    36.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.310    36.751    
                         clock uncertainty           -0.035    36.715    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.319    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.586    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.070ns (19.298%)  route 4.475ns (80.702%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.438 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     9.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.478    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.310    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.070ns (19.298%)  route 4.475ns (80.702%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.438 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     9.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.478    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.310    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.070ns (19.298%)  route 4.475ns (80.702%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.438 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     9.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.478    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.310    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.070ns (19.298%)  route 4.475ns (80.702%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.438 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.419     4.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.321     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y46         LUT4 (Prop_lut4_I0_O)        0.325     6.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.444     8.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.326     8.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     9.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868    34.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.478    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.310    36.748    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 26.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.386%)  route 0.175ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X49Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X48Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X48Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.549     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.130     1.811    
    SLICE_X48Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.172    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 0.124ns (3.848%)  route 3.098ns (96.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.098     3.098    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.222 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.222    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y43         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.580     2.759    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.045ns (3.328%)  route 1.307ns (96.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.307     1.307    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y43         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.865     1.231    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           455 Endpoints
Min Delay           455 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_img_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.251ns (21.091%)  route 4.680ns (78.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.648     2.942    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/clk
    SLICE_X38Y62         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[1]/Q
                         net (fo=53, routed)          1.111     4.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index[1]
    SLICE_X38Y63         LUT4 (Prop_lut4_I0_O)        0.321     4.852 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/line_img_ready_INST_0_i_3/O
                         net (fo=2, routed)           0.469     5.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/line_img_ready_INST_0_i_3_n_0
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.328     5.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/line_img_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.965     6.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/count[2]
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/line_img_ready_INST_0/O
                         net (fo=5, routed)           2.135     8.873    design_1_i/axi_gpio_img_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_gpio_img_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.573     2.752    design_1_i/axi_gpio_img_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_gpio_img_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_krn_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.422ns (26.500%)  route 3.944ns (73.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.637     2.931    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/clk
    SLICE_X53Y60         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.419     3.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/index_reg[1]/Q
                         net (fo=53, routed)          1.578     4.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/index[1]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.325     5.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/line_krn_ready_INST_0_i_3/O
                         net (fo=2, routed)           0.832     6.085    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/line_krn_ready_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.352     6.437 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/line_krn_ready_INST_0_i_2/O
                         net (fo=3, routed)           0.835     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/count[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.326     7.598 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/krn_fifo_inst/line_krn_ready_INST_0/O
                         net (fo=5, routed)           0.699     8.297    design_1_i/axi_gpio_krn_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y52         FDRE                                         r  design_1_i/axi_gpio_krn_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.480     2.659    design_1_i/axi_gpio_krn_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y52         FDRE                                         r  design_1_i/axi_gpio_krn_ready/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 2.421ns (48.264%)  route 2.595ns (51.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.756     3.050    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X20Y48         SRLC32E                                      r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.664 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.794     5.458    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.115 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.175     7.290    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X25Y47         LUT2 (Prop_lut2_I1_O)        0.150     7.440 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.626     8.066    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X25Y45         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.572     2.751    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X25Y45         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.832ns  (logic 2.521ns (52.176%)  route 2.311ns (47.824%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.714     3.008    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y58         SRL16E                                       r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.625 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.713     5.338    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X66Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     6.092 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.082     7.174    design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.150     7.324 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.515     7.840    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X64Y50         FDRE                                         r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.542     2.721    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X64Y50         FDRE                                         r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 2.526ns (51.799%)  route 2.350ns (48.201%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.654     2.948    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X50Y40         SRL16E                                       r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     4.580 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.665     5.245    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X50Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     5.989 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.193     7.183    design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.150     7.333 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.492     7.824    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X43Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.493     2.672    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X43Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 2.495ns (55.776%)  route 1.978ns (44.224%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.754     3.048    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X22Y48         SRL16E                                       r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.665 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.655     5.320    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     6.074 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.323     7.397    design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X25Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.521 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.521    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X25Y47         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.573     2.752    design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X25Y47         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 2.252ns (50.138%)  route 2.240ns (49.862%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.726     3.020    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X62Y36         SRLC32E                                      r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.648 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.974     5.622    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.122 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.266     7.388    design_1_i/ila_res/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.512 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.512    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X65Y36         FDRE                                         r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.552     2.731    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X65Y36         FDRE                                         r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 2.246ns (50.332%)  route 2.216ns (49.668%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.719     3.013    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X66Y29         SRLC32E                                      r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.641 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.974     5.615    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X66Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.115 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.854     6.969    design_1_i/ila_res/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.118     7.087 r  design_1_i/ila_res/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.388     7.475    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X64Y36         FDRE                                         r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.552     2.731    design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X64Y36         FDRE                                         r  design_1_i/ila_res/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 2.395ns (53.878%)  route 2.050ns (46.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.663     2.957    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X46Y36         SRLC32E                                      r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.571 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.937     5.508    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.165 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.113     7.278    design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.402 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.402    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X43Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.493     2.672    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X43Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.284ns  (logic 2.495ns (58.243%)  route 1.789ns (41.757%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.714     3.008    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X62Y54         SRL16E                                       r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.625 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524     5.149    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X62Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     5.903 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.265     7.168    design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X65Y50         FDRE                                         r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.542     2.721    design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X65Y50         FDRE                                         r  design_1_i/ila_krn/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.366%)  route 0.116ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X48Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.116     1.139    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X49Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.827     1.193    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X49Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.083%)  route 0.110ns (43.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X45Y37         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.110     1.146    design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X45Y35         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.824     1.190    design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X45Y35         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.059%)  route 0.133ns (50.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X48Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.133     1.155    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X48Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.828     1.194    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X48Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.557     0.893    design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X43Y52         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     1.156    design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X43Y52         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.825     1.191    design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X43Y52         FDRE                                         r  design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.560     0.896    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X44Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134     1.157    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X44Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.827     1.193    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X44Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.560     0.896    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X41Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134     1.157    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X41Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.827     1.193    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X41Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X40Y37         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     1.158    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X40Y37         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.825     1.191    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X40Y37         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.505%)  route 0.136ns (51.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X48Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.136     1.158    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X48Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.828     1.194    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X48Y40         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.560     0.896    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X44Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     1.159    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X44Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.827     1.193    design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X44Y38         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.666%)  route 0.127ns (47.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.559     0.895    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X48Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.127     1.162    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X47Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.827     1.193    design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X47Y39         FDRE                                         r  design_1_i/ila_img/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Max Delay            81 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.113ns  (logic 1.317ns (62.320%)  route 0.796ns (37.680%))
  Logic Levels:           0  
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.796     6.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X26Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 1.309ns (65.099%)  route 0.702ns (34.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.731     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.702     5.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 1.314ns (66.694%)  route 0.656ns (33.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.656     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X29Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.554     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 1.309ns (68.282%)  route 0.608ns (31.718%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.608     5.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.556     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.890ns  (logic 1.343ns (71.041%)  route 0.547ns (28.959%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.547     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.556     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.867ns  (logic 1.344ns (71.998%)  route 0.523ns (28.002%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.731     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.523     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 1.317ns (71.917%)  route 0.514ns (28.083%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.731     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X26Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.514     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 1.336ns (73.706%)  route 0.477ns (26.294%))
  Logic Levels:           0  
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.477     5.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X26Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 1.309ns (72.743%)  route 0.490ns (27.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.490     5.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X29Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.554     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.799ns  (logic 1.344ns (74.718%)  route 0.455ns (25.282%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.729     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.455     5.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.556     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.554     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X34Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.059     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[4]
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.817     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.557     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.821     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.557     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.076     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.821     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.076%)  route 0.133ns (50.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.550     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.133     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.814     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.485%)  route 0.136ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.552     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X39Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.136     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.814     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.486%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.550     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.128     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.814     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.552     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X39Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.128     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X40Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.816     1.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.918%)  route 0.131ns (48.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.550     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X39Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.131     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.814     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.148ns (54.157%)  route 0.125ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.557     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.125     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.820     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.348%)  route 0.124ns (45.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.559     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.124     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X35Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.822     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            97 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.456ns (18.179%)  route 2.052ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         2.052     5.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.485     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.456ns (18.179%)  route 2.052ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         2.052     5.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.485     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.456ns (18.179%)  route 2.052ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         2.052     5.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.485     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.456ns (18.179%)  route 2.052ns (81.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         2.052     5.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.485     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.276%)  route 1.910ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.652     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         1.910     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.489     3.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.551     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X34Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.815     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.552     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X34Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X34Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.814     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.580     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.581     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.128     1.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X28Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.846     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.242%)  route 0.141ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.549     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X38Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.141     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X38Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.813     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X38Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.242%)  route 0.141ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.549     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.141     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.813     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.549     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.174     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X37Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.814     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.550     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X37Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.813     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.554     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X35Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/Q
                         net (fo=1, routed)           0.174     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[5]
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.815     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.170%)  route 0.171ns (54.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.552     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.171     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.817     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.212ns  (logic 48.871ns (28.881%)  route 120.341ns (71.119%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.205   169.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X102Y74        LUT6 (Prop_lut6_I3_O)        0.124   169.212 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_1/O
                         net (fo=1, routed)           0.000   169.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-12]
    SLICE_X102Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.592     2.771    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X102Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.150ns  (logic 48.871ns (28.892%)  route 120.279ns (71.108%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.142   169.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X95Y76         LUT6 (Prop_lut6_I3_O)        0.124   169.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_1/O
                         net (fo=1, routed)           0.000   169.150    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-11]
    SLICE_X95Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.593     2.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X95Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-11]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.039ns  (logic 48.871ns (28.911%)  route 120.168ns (71.089%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.032   168.915    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124   169.039 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-6]_i_1/O
                         net (fo=1, routed)           0.000   169.039    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-6]
    SLICE_X97Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591     2.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X97Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-6]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.028ns  (logic 48.871ns (28.913%)  route 120.157ns (71.087%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.020   168.904    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y75         LUT6 (Prop_lut6_I3_O)        0.124   169.028 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_1/O
                         net (fo=1, routed)           0.000   169.028    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-7]
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591     2.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.016ns  (logic 48.871ns (28.915%)  route 120.145ns (71.085%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.008   168.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.124   169.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   169.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[2]
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.594     2.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.009ns  (logic 48.871ns (28.916%)  route 120.138ns (71.084%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          1.001   168.885    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I3_O)        0.124   169.009 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_1/O
                         net (fo=1, routed)           0.000   169.009    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-20]
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591     2.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        169.006ns  (logic 48.169ns (28.501%)  route 120.837ns (71.499%))
  Logic Levels:           219  (CARRY4=64 DSP48E1=1 LUT1=2 LUT2=20 LUT3=14 LUT4=25 LUT5=18 LUT6=75)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.190   159.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X102Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   160.655 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_246/CO[3]
                         net (fo=1, routed)           0.000   160.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_246_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.772 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_437/CO[3]
                         net (fo=1, routed)           0.000   160.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_437_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   160.889 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000   160.889    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_442_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   161.204 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_244/O[3]
                         net (fo=1, routed)           1.248   162.452    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1231
    SLICE_X99Y81         LUT5 (Prop_lut5_I2_O)        0.307   162.759 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_454/O
                         net (fo=1, routed)           0.811   163.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_454_n_0
    SLICE_X100Y78        LUT6 (Prop_lut6_I5_O)        0.124   163.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_135_comp/O
                         net (fo=3, routed)           0.641   164.334    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-14]_i_3_0
    SLICE_X100Y76        LUT5 (Prop_lut5_I4_O)        0.124   164.458 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_60/O
                         net (fo=30, routed)          1.071   165.529    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_60_n_0
    SLICE_X100Y84        LUT6 (Prop_lut6_I5_O)        0.124   165.653 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_86/O
                         net (fo=1, routed)           0.518   166.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_86_n_0
    SLICE_X100Y77        LUT6 (Prop_lut6_I5_O)        0.124   166.295 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_41/O
                         net (fo=1, routed)           0.680   166.976    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_41_n_0
    SLICE_X100Y77        LUT6 (Prop_lut6_I4_O)        0.124   167.100 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_14/O
                         net (fo=7, routed)           0.992   168.091    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_14_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I1_O)        0.124   168.215 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_2/O
                         net (fo=1, routed)           0.666   168.882    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_2_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I2_O)        0.124   169.006 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_1/O
                         net (fo=1, routed)           0.000   169.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[5]
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.594     2.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        168.993ns  (logic 48.871ns (28.919%)  route 120.122ns (71.081%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.985   168.868    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y75         LUT6 (Prop_lut6_I3_O)        0.124   168.992 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-21]_i_1/O
                         net (fo=1, routed)           0.000   168.992    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-21]
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591     2.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y75         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-21]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        168.976ns  (logic 48.871ns (28.922%)  route 120.105ns (71.078%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.968   168.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y76         LUT6 (Prop_lut6_I3_O)        0.124   168.976 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_1/O
                         net (fo=1, routed)           0.000   168.976    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-16]
    SLICE_X98Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.593     2.772    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y76         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        168.964ns  (logic 48.871ns (28.924%)  route 120.093ns (71.076%))
  Logic Levels:           220  (CARRY4=66 DSP48E1=1 LUT1=2 LUT2=21 LUT3=14 LUT4=27 LUT5=17 LUT6=72)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y44          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1_n_30
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[5])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[5]
                         net (fo=16, routed)          1.319     4.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/l270_in
    SLICE_X32Y109        LUT2 (Prop_lut2_I0_O)        0.153     5.113 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094/O
                         net (fo=1, routed)           0.780     5.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17094_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.331     6.224 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706/O
                         net (fo=2, routed)           1.048     7.272    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13706_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.396 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726/O
                         net (fo=15, routed)          0.480     7.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13726_n_0
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.124     8.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729/O
                         net (fo=3, routed)           0.537     8.537    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13729_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724/O
                         net (fo=2, routed)           0.925     9.585    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13724_n_0
    SLICE_X43Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.709 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450/O
                         net (fo=2, routed)           0.560    10.269    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10450_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I3_O)        0.124    10.393 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454/O
                         net (fo=1, routed)           0.000    10.393    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10454_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.794 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475/CO[3]
                         net (fo=1, routed)           0.000    10.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7475_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10430/O[3]
                         net (fo=4, routed)           0.879    11.986    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_452
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.306    12.292 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10441/O
                         net (fo=2, routed)           0.827    13.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7472_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434/O
                         net (fo=43, routed)          0.771    14.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10434_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.124    14.139 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10519/O
                         net (fo=117, routed)         0.595    14.733    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/shift[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124    14.857 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156/O
                         net (fo=1, routed)           0.621    15.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17156_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.073 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753/CO[3]
                         net (fo=1, routed)           0.000    16.073    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_13753_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.190 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30487_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.307 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486/CO[3]
                         net (fo=1, routed)           0.000    16.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_30486_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.424 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775/CO[3]
                         net (fo=1, routed)           0.000    16.424    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27775_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774/CO[3]
                         net (fo=1, routed)           0.000    16.541    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27774_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.658 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273/CO[3]
                         net (fo=1, routed)           0.000    16.658    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24273_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24270/O[2]
                         net (fo=56, routed)          1.072    17.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift[27]
    SLICE_X37Y122        LUT2 (Prop_lut2_I0_O)        0.301    18.270 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_30563/O
                         net (fo=1, routed)           0.000    18.270    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_1[1]
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.820 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841/CO[3]
                         net (fo=1, routed)           0.886    19.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_27841_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.124    19.830 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303/O
                         net (fo=1, routed)           0.350    20.180    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24303_n_0
    SLICE_X34Y121        LUT5 (Prop_lut5_I4_O)        0.124    20.304 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625/O
                         net (fo=1, routed)           0.850    21.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20625_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    21.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140/O
                         net (fo=1, routed)           0.842    22.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17140_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.124    22.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748/O
                         net (fo=1, routed)           0.426    22.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13748_n_0
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.124    22.794 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463/O
                         net (fo=1, routed)           0.523    23.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10463_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.441 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481/O
                         net (fo=47, routed)          1.011    24.453    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7481_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.124    24.577 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511/O
                         net (fo=3, routed)           0.797    25.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7511_n_0
    SLICE_X42Y135        LUT2 (Prop_lut2_I1_O)        0.124    25.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757/O
                         net (fo=1, routed)           0.000    25.498    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13757_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.076 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10477/O[2]
                         net (fo=13, routed)          0.848    26.924    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13758_0[2]
    SLICE_X40Y135        LUT4 (Prop_lut4_I0_O)        0.301    27.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491/O
                         net (fo=2, routed)           0.456    27.680    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10491_n_0
    SLICE_X40Y135        LUT5 (Prop_lut5_I4_O)        0.124    27.804 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504/O
                         net (fo=3, routed)           0.586    28.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7504_n_0
    SLICE_X36Y134        LUT5 (Prop_lut5_I0_O)        0.124    28.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057/O
                         net (fo=1, routed)           0.436    28.950    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5057_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.124    29.074 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171/O
                         net (fo=77, routed)          0.881    29.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3171_n_0
    SLICE_X34Y134        LUT3 (Prop_lut3_I0_O)        0.124    30.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690/O
                         net (fo=3, routed)           0.174    30.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13690_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I0_O)        0.124    30.377 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423/O
                         net (fo=9, routed)           0.651    31.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10423_n_0
    SLICE_X33Y133        LUT3 (Prop_lut3_I0_O)        0.124    31.151 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422/O
                         net (fo=2, routed)           0.659    31.811    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10422_n_0
    SLICE_X30Y132        LUT5 (Prop_lut5_I4_O)        0.124    31.935 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456/O
                         net (fo=1, routed)           0.000    31.935    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7456_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.311 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033/CO[3]
                         net (fo=1, routed)           0.000    32.311    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5033_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.626 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5050/O[3]
                         net (fo=4, routed)           0.649    33.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7493_0[3]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.300    33.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485/O
                         net (fo=1, routed)           0.455    34.029    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7485_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I5_O)        0.331    34.360 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045/O
                         net (fo=23, routed)          0.835    35.196    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5045_n_0
    SLICE_X27Y134        LUT2 (Prop_lut2_I0_O)        0.124    35.320 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164/O
                         net (fo=33, routed)          0.346    35.666    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3164_n_0
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124    35.790 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034/O
                         net (fo=44, routed)          0.638    36.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5034_n_0
    SLICE_X29Y134        LUT3 (Prop_lut3_I1_O)        0.124    36.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7586/O
                         net (fo=48, routed)          1.089    37.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10647_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    38.262 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594/CO[3]
                         net (fo=1, routed)           0.000    38.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7594_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.379 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027/CO[3]
                         net (fo=1, routed)           0.000    38.379    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28027_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.496 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015/CO[3]
                         net (fo=1, routed)           0.000    38.496    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28015_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.613 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453/CO[3]
                         net (fo=1, routed)           0.000    38.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24453_n_0
    SLICE_X32Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.852 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24439/O[2]
                         net (fo=54, routed)          1.371    40.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_597
    SLICE_X31Y143        LUT2 (Prop_lut2_I0_O)        0.301    40.524 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28057/O
                         net (fo=1, routed)           0.000    40.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_1[1]
    SLICE_X31Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.074 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476/CO[3]
                         net (fo=1, routed)           0.000    41.074    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_24476_n_0
    SLICE_X31Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.188 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764/CO[3]
                         net (fo=1, routed)           0.735    41.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_20764_n_0
    SLICE_X30Y144        LUT2 (Prop_lut2_I0_O)        0.124    42.047 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290/O
                         net (fo=1, routed)           1.056    43.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17290_n_0
    SLICE_X34Y143        LUT5 (Prop_lut5_I4_O)        0.124    43.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951/O
                         net (fo=1, routed)           0.614    43.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_13951_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I5_O)        0.124    43.965 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637/O
                         net (fo=1, routed)           0.667    44.632    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10637_n_0
    SLICE_X38Y142        LUT4 (Prop_lut4_I0_O)        0.124    44.756 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592/O
                         net (fo=1, routed)           0.814    45.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7592_n_0
    SLICE_X40Y142        LUT6 (Prop_lut6_I0_O)        0.124    45.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090/O
                         net (fo=3, routed)           0.512    46.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5090_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.124    46.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183/O
                         net (fo=67, routed)          0.933    47.263    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3183_n_0
    SLICE_X46Y141        LUT6 (Prop_lut6_I5_O)        0.124    47.387 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169/O
                         net (fo=3, routed)           0.821    48.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3169_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I5_O)        0.124    48.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831/O
                         net (fo=4, routed)           0.353    48.685    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1831_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    48.809 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654/O
                         net (fo=2, routed)           0.580    49.390    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7654_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I2_O)        0.124    49.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669/O
                         net (fo=1, routed)           0.000    49.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7669_n_0
    SLICE_X47Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.046 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5145_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.380 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_5144/O[1]
                         net (fo=18, routed)          0.835    51.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_616
    SLICE_X46Y145        LUT4 (Prop_lut4_I1_O)        0.303    51.517 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5146/O
                         net (fo=47, routed)          0.889    52.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10707_0
    SLICE_X48Y148        LUT4 (Prop_lut4_I0_O)        0.124    52.530 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702/O
                         net (fo=1, routed)           0.667    53.197    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_24702_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.124    53.321 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979/O
                         net (fo=4, routed)           0.957    54.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20979_n_0
    SLICE_X52Y144        LUT3 (Prop_lut3_I0_O)        0.124    54.402 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937/O
                         net (fo=2, routed)           0.598    55.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_20937_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.124    55.124 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420/O
                         net (fo=1, routed)           0.452    55.576    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_17420_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I4_O)        0.124    55.700 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031/O
                         net (fo=2, routed)           0.674    56.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14031_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I2_O)        0.124    56.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706/O
                         net (fo=1, routed)           0.331    56.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10706_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.336 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629/CO[3]
                         net (fo=1, routed)           0.000    57.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7629_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694/CO[3]
                         net (fo=1, routed)           0.000    57.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_10694_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627/CO[3]
                         net (fo=1, routed)           0.000    57.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7627_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.898 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7631/O[1]
                         net (fo=11, routed)          0.910    58.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l146_in
    SLICE_X52Y149        LUT4 (Prop_lut4_I1_O)        0.303    59.111 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628/O
                         net (fo=2, routed)           0.292    59.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7628_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I4_O)        0.124    59.527 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123/O
                         net (fo=3, routed)           0.592    60.119    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5123_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.124    60.243 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192/O
                         net (fo=8, routed)           0.710    60.953    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3192_n_0
    SLICE_X54Y149        LUT5 (Prop_lut5_I0_O)        0.124    61.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647/O
                         net (fo=3, routed)           1.039    62.116    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7647_n_0
    SLICE_X54Y143        LUT6 (Prop_lut6_I2_O)        0.124    62.240 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_5257/O
                         net (fo=3, routed)           0.749    62.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_2
    SLICE_X51Y141        LUT2 (Prop_lut2_I1_O)        0.124    63.113 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280/O
                         net (fo=1, routed)           0.000    63.113    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3280_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1891_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.916 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3194/CO[0]
                         net (fo=5, routed)           0.452    64.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_618
    SLICE_X51Y142        LUT2 (Prop_lut2_I0_O)        0.398    64.766 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205/O
                         net (fo=2, routed)           0.826    65.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3205_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.332    65.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844/O
                         net (fo=6, routed)           0.415    66.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1844_n_0
    SLICE_X55Y140        LUT6 (Prop_lut6_I0_O)        0.124    66.463 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1842/O
                         net (fo=64, routed)          0.886    67.349    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1913_0
    SLICE_X55Y141        LUT3 (Prop_lut3_I1_O)        0.124    67.473 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204/O
                         net (fo=119, routed)         0.985    68.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5204_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    69.053 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776/CO[3]
                         net (fo=1, routed)           0.000    69.053    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_7776_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491/CO[3]
                         net (fo=1, routed)           0.000    69.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28491_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.485 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_28490/O[3]
                         net (fo=56, routed)          1.336    70.821    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/shift__0[12]
    SLICE_X53Y146        LUT2 (Prop_lut2_I1_O)        0.307    71.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586/O
                         net (fo=1, routed)           0.000    71.128    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_28586_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059/CO[3]
                         net (fo=1, routed)           0.000    71.678    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_25059_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.792 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280/CO[3]
                         net (fo=1, routed)           0.000    71.792    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_21280_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_17614/CO[2]
                         net (fo=1, routed)           1.022    73.042    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_0[0]
    SLICE_X65Y144        LUT4 (Prop_lut4_I0_O)        0.313    73.355 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213/O
                         net (fo=1, routed)           0.536    73.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_14213_n_0
    SLICE_X67Y144        LUT5 (Prop_lut5_I4_O)        0.124    74.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899/O
                         net (fo=1, routed)           0.700    74.715    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_10899_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.124    74.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777/O
                         net (fo=1, routed)           0.689    75.527    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7777_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124    75.651 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206/O
                         net (fo=1, routed)           0.295    75.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5206_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I2_O)        0.124    76.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3248/O
                         net (fo=62, routed)          1.092    77.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/result29_out
    SLICE_X88Y132        LUT5 (Prop_lut5_I0_O)        0.124    77.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840/O
                         net (fo=1, routed)           0.529    77.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7840_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124    77.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259/O
                         net (fo=1, routed)           0.298    78.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5259_n_0
    SLICE_X89Y129        LUT6 (Prop_lut6_I5_O)        0.124    78.362 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281/O
                         net (fo=2, routed)           0.407    78.769    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3281_n_0
    SLICE_X87Y130        LUT2 (Prop_lut2_I0_O)        0.124    78.893 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892/O
                         net (fo=3, routed)           0.427    79.320    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1892_n_0
    SLICE_X89Y131        LUT2 (Prop_lut2_I0_O)        0.124    79.444 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209/O
                         net (fo=3, routed)           0.530    79.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3209_n_0
    SLICE_X89Y129        LUT4 (Prop_lut4_I1_O)        0.124    80.098 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845/O
                         net (fo=3, routed)           0.640    80.738    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1845_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I5_O)        0.124    80.862 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890/O
                         net (fo=3, routed)           0.617    81.479    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1890_n_0
    SLICE_X93Y123        LUT3 (Prop_lut3_I2_O)        0.124    81.603 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210/O
                         net (fo=3, routed)           0.423    82.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3210_n_0
    SLICE_X93Y122        LUT2 (Prop_lut2_I1_O)        0.124    82.150 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893/O
                         net (fo=2, routed)           0.526    82.676    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1893_n_0
    SLICE_X92Y122        LUT4 (Prop_lut4_I0_O)        0.124    82.800 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851/O
                         net (fo=1, routed)           0.302    83.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1851_n_0
    SLICE_X92Y123        LUT6 (Prop_lut6_I5_O)        0.124    83.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965/O
                         net (fo=1, routed)           0.586    83.812    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_965_n_0
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.124    83.936 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478/O
                         net (fo=23, routed)          1.012    84.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_478_n_0
    SLICE_X105Y120       LUT4 (Prop_lut4_I3_O)        0.124    85.072 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917/O
                         net (fo=1, routed)           0.000    85.072    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1917_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990/CO[3]
                         net (fo=1, routed)           0.000    85.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_990_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    85.843 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_989/O[2]
                         net (fo=15, routed)          1.074    86.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1909[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.302    87.219 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_7958/O
                         net (fo=3, routed)           0.465    87.684    design_1_i/cmp_conv_wrapper_0/U0_n_27
    SLICE_X106Y118       LUT6 (Prop_lut6_I5_O)        0.124    87.808 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363/O
                         net (fo=27, routed)          0.529    88.338    design_1_i/cmp_conv_wrapper_0/res_data[8]_i_5363_n_0
    SLICE_X106Y115       LUT3 (Prop_lut3_I1_O)        0.124    88.462 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7950/O
                         net (fo=44, routed)          1.401    89.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5385_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I1_O)        0.124    89.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008/O
                         net (fo=1, routed)           0.313    90.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_11008_n_0
    SLICE_X104Y111       LUT6 (Prop_lut6_I5_O)        0.124    90.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923/O
                         net (fo=5, routed)           0.607    91.030    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_7923_n_0
    SLICE_X104Y110       LUT6 (Prop_lut6_I0_O)        0.124    91.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003/O
                         net (fo=2, routed)           0.999    92.153    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_8003_n_0
    SLICE_X105Y112       LUT6 (Prop_lut6_I4_O)        0.124    92.277 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397/O
                         net (fo=1, routed)           0.685    92.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5397_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    93.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347/CO[3]
                         net (fo=1, routed)           0.000    93.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3347_n_0
    SLICE_X102Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_3310/O[0]
                         net (fo=11, routed)          0.920    94.622    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/l12_in
    SLICE_X101Y113       LUT4 (Prop_lut4_I2_O)        0.295    94.917 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933/O
                         net (fo=4, routed)           0.603    95.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1933_n_0
    SLICE_X101Y112       LUT6 (Prop_lut6_I5_O)        0.124    95.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997/O
                         net (fo=6, routed)           0.534    96.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_997_n_0
    SLICE_X99Y112        LUT5 (Prop_lut5_I4_O)        0.124    96.301 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490/O
                         net (fo=20, routed)          0.663    96.964    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_490_n_0
    SLICE_X96Y113        LUT3 (Prop_lut3_I2_O)        0.124    97.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3354/O
                         net (fo=17, routed)          1.056    98.144    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594_0
    SLICE_X98Y114        LUT2 (Prop_lut2_I0_O)        0.124    98.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743/O
                         net (fo=1, routed)           0.000    98.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2743_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.846 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_1594/O[2]
                         net (fo=7, routed)           1.083    99.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1480
    SLICE_X96Y111        LUT5 (Prop_lut5_I0_O)        0.301   100.230 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940/O
                         net (fo=1, routed)           0.670   100.900    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1940_n_0
    SLICE_X96Y111        LUT6 (Prop_lut6_I3_O)        0.124   101.024 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1000_comp/O
                         net (fo=33, routed)          1.072   102.097    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_198_1
    SLICE_X95Y111        LUT3 (Prop_lut3_I1_O)        0.124   102.221 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760/O
                         net (fo=34, routed)          0.621   102.841    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2760_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   103.421 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423/CO[3]
                         net (fo=1, routed)           0.000   103.421    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_4423_n_0
    SLICE_X97Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.660 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_9465/O[2]
                         net (fo=1, routed)           1.260   104.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_2_PROC/remainder3__0[7]
    SLICE_X96Y112        LUT6 (Prop_lut6_I1_O)        0.302   105.222 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687/O
                         net (fo=1, routed)           0.670   105.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6687_n_0
    SLICE_X96Y112        LUT6 (Prop_lut6_I5_O)        0.124   106.016 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4421_comp/O
                         net (fo=1, routed)           0.293   106.310    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_4377_3
    SLICE_X97Y110        LUT6 (Prop_lut6_I4_O)        0.124   106.434 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_comp/O
                         net (fo=11, routed)          0.357   106.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2779_n_0
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.124   106.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_replica/O
                         net (fo=21, routed)          0.943   107.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1614_n_0_repN
    SLICE_X89Y111        LUT5 (Prop_lut5_I2_O)        0.124   107.982 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1591/O
                         net (fo=3, routed)           1.172   109.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_2724_n_0
    SLICE_X89Y105        LUT4 (Prop_lut4_I2_O)        0.124   109.278 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602/O
                         net (fo=4, routed)           0.597   109.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1602_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   109.999 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_comp/O
                         net (fo=1, routed)           0.500   110.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1630_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124   110.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_comp/O
                         net (fo=14, routed)          1.300   111.922    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_843_n_0
    SLICE_X85Y94         LUT6 (Prop_lut6_I2_O)        0.124   112.046 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_200_comp_1/O
                         net (fo=12, routed)          0.846   112.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_196_0[24]
    SLICE_X84Y92         LUT2 (Prop_lut2_I0_O)        0.149   113.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_1017_comp/O
                         net (fo=1, routed)           0.877   113.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_198_0[0]_repN_alias
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332   114.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_comp/O
                         net (fo=1, routed)           0.000   114.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   114.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   115.003 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=20, routed)          0.921   115.923    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.301   116.224 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=45, routed)          1.328   117.553    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X84Y83         LUT4 (Prop_lut4_I0_O)        0.124   117.677 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.800   118.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I3_O)        0.124   118.601 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           1.083   119.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_5463_n_0_alias
    SLICE_X94Y87         LUT6 (Prop_lut6_I4_O)        0.124   119.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_comp/O
                         net (fo=1, routed)           0.407   120.215    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I2_O)        0.124   120.339 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.628   120.967    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   121.363 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   121.363    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   121.678 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[3]
                         net (fo=12, routed)          1.102   122.780    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l64_in
    SLICE_X95Y90         LUT6 (Prop_lut6_I4_O)        0.307   123.087 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526/O
                         net (fo=1, routed)           1.084   124.171    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_3526_n_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I2_O)        0.124   124.295 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111/O
                         net (fo=2, routed)           0.814   125.109    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2111_n_0
    SLICE_X101Y94        LUT6 (Prop_lut6_I4_O)        0.124   125.233 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.484   125.717    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X101Y94        LUT6 (Prop_lut6_I1_O)        0.124   125.841 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1159/O
                         net (fo=1, routed)           0.607   126.449    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_228_2
    SLICE_X102Y94        LUT4 (Prop_lut4_I3_O)        0.124   126.573 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_567/O
                         net (fo=1, routed)           0.000   126.573    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_235[2]
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.949 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_228/CO[3]
                         net (fo=1, routed)           0.000   126.949    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_235[0]
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   127.188 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/O[2]
                         net (fo=8, routed)           1.153   128.341    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1178
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.301   128.642 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_comp/O
                         net (fo=2, routed)           0.276   128.917    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_230_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124   129.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229/O
                         net (fo=37, routed)          0.700   129.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X102Y92        LUT5 (Prop_lut5_I4_O)        0.124   129.865 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.869   130.734    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X104Y89        LUT1 (Prop_lut1_I0_O)        0.124   130.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074/O
                         net (fo=1, routed)           0.000   130.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2074_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.371 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103/CO[3]
                         net (fo=1, routed)           0.000   131.371    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1103_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.488 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106/CO[3]
                         net (fo=1, routed)           0.000   131.488    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1106_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075/CO[3]
                         net (fo=1, routed)           0.000   131.605    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2075_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.722 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487/CO[3]
                         net (fo=1, routed)           0.000   131.722    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3487_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.839 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081/CO[3]
                         net (fo=1, routed)           0.000   131.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2081_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077/CO[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2077_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   132.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2078/O[3]
                         net (fo=1, routed)           0.596   132.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/remainder3[28]
    SLICE_X106Y90        LUT4 (Prop_lut4_I0_O)        0.307   133.174 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080/O
                         net (fo=1, routed)           0.773   133.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2080_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124   134.071 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1105/O
                         net (fo=2, routed)           0.424   134.495    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_248_1
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.124   134.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537/O
                         net (fo=6, routed)           0.442   135.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_537_n_0
    SLICE_X107Y87        LUT2 (Prop_lut2_I1_O)        0.124   135.185 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245/O
                         net (fo=35, routed)          0.861   136.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_245_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I5_O)        0.124   136.169 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102/O
                         net (fo=2, routed)           1.589   137.758    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1102_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I3_O)        0.124   137.882 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_comp_2/O
                         net (fo=1, routed)           0.583   138.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_535_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I4_O)        0.124   138.588 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_comp/O
                         net (fo=17, routed)          1.256   139.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_221_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I1_O)        0.124   139.969 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85/O
                         net (fo=1, routed)           0.405   140.374    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_85_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I3_O)        0.124   140.498 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28/O
                         net (fo=1, routed)           0.351   140.850    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_28_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I1_O)        0.124   140.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=19, routed)          0.699   141.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X108Y73        LUT4 (Prop_lut4_I1_O)        0.124   141.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   141.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   142.309 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   142.309    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X108Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   142.632 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/O[1]
                         net (fo=27, routed)          1.392   144.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_365[1]
    SLICE_X109Y67        LUT4 (Prop_lut4_I0_O)        0.306   144.330 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2695/O
                         net (fo=43, routed)          0.839   145.170    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_807_0
    SLICE_X109Y68        LUT4 (Prop_lut4_I3_O)        0.124   145.294 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343/O
                         net (fo=1, routed)           0.407   145.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4343_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   145.825 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718/O
                         net (fo=3, routed)           0.637   146.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2718_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.124   146.586 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679/O
                         net (fo=2, routed)           0.315   146.901    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2679_n_0
    SLICE_X112Y66        LUT2 (Prop_lut2_I1_O)        0.124   147.025 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700/O
                         net (fo=2, routed)           0.809   147.834    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2700_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.124   147.958 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567/O
                         net (fo=1, routed)           0.699   148.657    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1567_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I5_O)        0.124   148.781 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814/O
                         net (fo=1, routed)           0.574   149.355    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_814_n_0
    SLICE_X109Y70        LUT6 (Prop_lut6_I2_O)        0.124   149.479 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399/O
                         net (fo=2, routed)           0.705   150.184    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_399_n_0
    SLICE_X110Y76        LUT4 (Prop_lut4_I0_O)        0.124   150.308 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403/O
                         net (fo=1, routed)           0.000   150.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_403_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162/CO[3]
                         net (fo=1, routed)           0.000   150.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_162_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   151.192 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_163/O[1]
                         net (fo=21, routed)          1.338   152.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l46_in
    SLICE_X113Y71        LUT4 (Prop_lut4_I3_O)        0.303   152.833 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62/O
                         net (fo=2, routed)           0.304   153.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_62_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124   153.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_144/O
                         net (fo=5, routed)           1.493   154.753    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_144_n_0_alias
    SLICE_X112Y78        LUT6 (Prop_lut6_I1_O)        0.124   154.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_36_comp/O
                         net (fo=1, routed)           0.000   154.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[3]
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   155.253 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   155.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   155.576 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=7, routed)           1.368   156.944    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.306   157.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_comp/O
                         net (fo=1, routed)           0.663   157.914    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.124   158.038 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_5_comp_2/O
                         net (fo=74, routed)          0.646   158.684    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_73_0
    SLICE_X111Y75        LUT4 (Prop_lut4_I2_O)        0.124   158.808 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6/O
                         net (fo=117, routed)         1.427   160.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   160.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   160.909    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.023 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   161.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   161.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   161.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   161.450 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/O[3]
                         net (fo=56, routed)          1.156   162.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1207
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.306   162.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154/O
                         net (fo=1, routed)           0.000   162.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_1154_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   163.313 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896/CO[3]
                         net (fo=1, routed)           0.000   163.313    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_896_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   163.541 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]_i_603/CO[2]
                         net (fo=1, routed)           0.589   164.130    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_0[0]
    SLICE_X107Y84        LUT4 (Prop_lut4_I2_O)        0.313   164.443 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340/O
                         net (fo=1, routed)           0.896   165.339    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_340_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I4_O)        0.124   165.463 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197/O
                         net (fo=1, routed)           0.640   166.103    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_197_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I5_O)        0.124   166.227 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           1.059   167.286    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.124   167.410 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.350   167.760    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X104Y76        LUT4 (Prop_lut4_I2_O)        0.124   167.884 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4/O
                         net (fo=31, routed)          0.956   168.839    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X98Y74         LUT6 (Prop_lut6_I3_O)        0.124   168.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-8]_i_1/O
                         net (fo=1, routed)           0.000   168.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-8]
    SLICE_X98Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       1.591     2.770    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y74         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.667ns  (logic 1.046ns (22.411%)  route 3.621ns (77.589%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.287     4.038    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[9]
    SLICE_X101Y71        LUT6 (Prop_lut6_I3_O)        0.045     4.083 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6/O
                         net (fo=1, routed)           0.253     4.336    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6_n_0
    SLICE_X101Y71        LUT4 (Prop_lut4_I3_O)        0.046     4.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2/O
                         net (fo=1, routed)           0.285     4.667    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[8]
    SLICE_X98Y66         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.871     1.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X98Y66         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.813ns  (logic 1.090ns (22.647%)  route 3.723ns (77.353%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.272     4.023    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT3 (Prop_lut3_I1_O)        0.045     4.068 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[-23]_i_5/O
                         net (fo=2, routed)           0.296     4.364    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[-23]
    SLICE_X98Y71         LUT3 (Prop_lut3_I1_O)        0.045     4.409 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_2/O
                         net (fo=2, routed)           0.359     4.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_2_n_0
    SLICE_X101Y76        LUT4 (Prop_lut4_I0_O)        0.045     4.813 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_1/O
                         net (fo=1, routed)           0.000     4.813    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-23]
    SLICE_X101Y76        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.863     1.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X101Y76        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.920ns  (logic 1.090ns (22.153%)  route 3.830ns (77.847%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.329     4.875    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I0_O)        0.045     4.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.920    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[6]
    SLICE_X102Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.863     1.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X102Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.966ns  (logic 1.090ns (21.950%)  route 3.876ns (78.050%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.374     4.921    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X100Y73        LUT6 (Prop_lut6_I0_O)        0.045     4.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.966    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[4]
    SLICE_X100Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.863     1.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.015ns  (logic 1.090ns (21.737%)  route 3.925ns (78.263%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.423     4.970    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X100Y72        LUT6 (Prop_lut6_I0_O)        0.045     5.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[5]
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.865     1.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y72        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.040ns  (logic 1.090ns (21.627%)  route 3.950ns (78.373%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.448     4.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I0_O)        0.045     5.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[1]
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.862     1.228    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.047ns  (logic 1.090ns (21.598%)  route 3.957ns (78.402%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.455     5.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I0_O)        0.045     5.047 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.047    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[0]
    SLICE_X101Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.863     1.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X101Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.047ns  (logic 1.090ns (21.598%)  route 3.957ns (78.402%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.455     5.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X101Y73        LUT6 (Prop_lut6_I5_O)        0.045     5.047 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.047    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[7]
    SLICE_X101Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.863     1.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X101Y73        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.120ns  (logic 1.135ns (22.170%)  route 3.985ns (77.830%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.329     4.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT6 (Prop_lut6_I1_O)        0.045     4.545 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_25/O
                         net (fo=22, routed)          0.428     4.974    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_25_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I5_O)        0.045     5.019 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_2/O
                         net (fo=1, routed)           0.056     5.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_2_n_0
    SLICE_X100Y74        LUT6 (Prop_lut6_I5_O)        0.045     5.120 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_1/O
                         net (fo=1, routed)           0.000     5.120    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-20]
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.862     1.228    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X100Y74        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-20]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.152ns  (logic 1.135ns (22.032%)  route 4.017ns (77.968%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0_n_30
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[29]
                         net (fo=81, routed)          0.693     1.216    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l210_in
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2320_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349/O[3]
                         net (fo=5, routed)           0.380     1.740    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[8]_i_1349_n_4
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.110     1.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684/O
                         net (fo=5, routed)           0.275     2.125    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_684_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.170 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314/O
                         net (fo=3, routed)           0.295     2.465    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_314_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.510 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139/O
                         net (fo=4, routed)           0.488     2.997    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_139_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.042 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.664     3.706    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X98Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_13/O
                         net (fo=5, routed)           0.375     4.127    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[9]
    SLICE_X102Y71        LUT4 (Prop_lut4_I2_O)        0.045     4.172 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.330     4.501    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.045     4.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7/O
                         net (fo=10, routed)          0.371     4.918    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_7_n_0
    SLICE_X98Y72         LUT6 (Prop_lut6_I0_O)        0.045     4.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.144     5.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_2_n_0
    SLICE_X97Y72         LUT6 (Prop_lut6_I3_O)        0.045     5.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.152    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[2]
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10986, routed)       0.864     1.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X97Y72         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.372ns (5.664%)  route 6.196ns (94.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.792     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT4 (Prop_lut4_I1_O)        0.124     5.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     5.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.701     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.480     3.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.248ns (4.011%)  route 5.934ns (95.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.188     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.496     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.248ns (4.011%)  route 5.934ns (95.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.188     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.496     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.248ns (4.011%)  route 5.934ns (95.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.188     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.496     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.248ns (4.011%)  route 5.934ns (95.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.251     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X87Y46         LUT5 (Prop_lut5_I4_O)        0.124     2.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.188     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.496     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.868     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.481     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.000ns (0.000%)  route 0.591ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.591     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.000ns (0.000%)  route 0.591ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.591     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.000ns (0.000%)  route 0.591ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.591     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.000ns (0.000%)  route 0.645ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.645     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X87Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X82Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y49         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y49         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.651     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.859     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C





