{
  "Top": "axis2lbus",
  "RtlTop": "axis2lbus",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "all",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": ["config_rtl -reset=all"]},
  "Args": {
    "s_axis": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXISBUS",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "512",
            "interfaceRef": "s_axis_data_V",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "64",
            "interfaceRef": "s_axis_keep_V",
            "structImpl": "interface"
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "s_axis_last_V",
            "structImpl": "interface"
          },
          "valid": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "s_axis_valid_V",
            "structImpl": "interface"
          }
        }
      }
    },
    "lbus": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "LBUS",
        "arraySizes": ["4"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          },
          "ena": {
            "order": "1",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          },
          "sop": {
            "order": "2",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          },
          "eop": {
            "order": "3",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          },
          "err": {
            "order": "4",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          },
          "mty": {
            "order": "5",
            "dataType": "ap_uint",
            "structImpl": "flat-field",
            "dataPack": true
          }
        }
      }
    },
    "lbus_ready": {
      "index": "2",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "lbus_ready_V"
      }
    },
    "axis_ready": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "axis_ready_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.103",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "0.387875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.103 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axis2lbus",
    "Version": "1.0",
    "DisplayName": "Axis2lbus",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "\/home\/kevinliu\/Documents\/GULF-Stream\/src\/axis2lbus\/util.cpp",
      "\/home\/kevinliu\/Documents\/GULF-Stream\/src\/axis2lbus\/axis2lbus.cpp"
    ],
    "Vhdl": ["impl\/vhdl\/axis2lbus.vhd"],
    "Verilog": ["impl\/verilog\/axis2lbus.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/kevinliu\/Documents\/GULF-Stream\/ip_repo\/hls_ips\/lbus_axis_converter\/axis2lbus\/solution1\/.autopilot\/db\/axis2lbus.design.xml",
    "DebugDir": "\/home\/kevinliu\/Documents\/GULF-Stream\/ip_repo\/hls_ips\/lbus_axis_converter\/axis2lbus\/solution1\/.debug",
    "ProtoInst": ["\/home\/kevinliu\/Documents\/GULF-Stream\/ip_repo\/hls_ips\/lbus_axis_converter\/axis2lbus\/solution1\/.debug\/axis2lbus.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "axis_ready_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "axis_ready_V",
      "bundle_role": "default"
    },
    "lbus_0_data_V": {
      "type": "data",
      "dir": "out",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }},
      "bundle_name": "lbus_0_data_V",
      "bundle_role": "default"
    },
    "lbus_0_ena_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_0_ena_V",
      "bundle_role": "default"
    },
    "lbus_0_eop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_0_eop_V",
      "bundle_role": "default"
    },
    "lbus_0_err_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_0_err_V",
      "bundle_role": "default"
    },
    "lbus_0_mty_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }},
      "bundle_name": "lbus_0_mty_V",
      "bundle_role": "default"
    },
    "lbus_0_sop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_0_sop_V",
      "bundle_role": "default"
    },
    "lbus_1_data_V": {
      "type": "data",
      "dir": "out",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }},
      "bundle_name": "lbus_1_data_V",
      "bundle_role": "default"
    },
    "lbus_1_ena_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_1_ena_V",
      "bundle_role": "default"
    },
    "lbus_1_eop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_1_eop_V",
      "bundle_role": "default"
    },
    "lbus_1_err_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_1_err_V",
      "bundle_role": "default"
    },
    "lbus_1_mty_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }},
      "bundle_name": "lbus_1_mty_V",
      "bundle_role": "default"
    },
    "lbus_1_sop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_1_sop_V",
      "bundle_role": "default"
    },
    "lbus_2_data_V": {
      "type": "data",
      "dir": "out",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }},
      "bundle_name": "lbus_2_data_V",
      "bundle_role": "default"
    },
    "lbus_2_ena_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_2_ena_V",
      "bundle_role": "default"
    },
    "lbus_2_eop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_2_eop_V",
      "bundle_role": "default"
    },
    "lbus_2_err_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_2_err_V",
      "bundle_role": "default"
    },
    "lbus_2_mty_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }},
      "bundle_name": "lbus_2_mty_V",
      "bundle_role": "default"
    },
    "lbus_2_sop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_2_sop_V",
      "bundle_role": "default"
    },
    "lbus_3_data_V": {
      "type": "data",
      "dir": "out",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }},
      "bundle_name": "lbus_3_data_V",
      "bundle_role": "default"
    },
    "lbus_3_ena_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_3_ena_V",
      "bundle_role": "default"
    },
    "lbus_3_eop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_3_eop_V",
      "bundle_role": "default"
    },
    "lbus_3_err_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_3_err_V",
      "bundle_role": "default"
    },
    "lbus_3_mty_V": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }},
      "bundle_name": "lbus_3_mty_V",
      "bundle_role": "default"
    },
    "lbus_3_sop_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_3_sop_V",
      "bundle_role": "default"
    },
    "lbus_ready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "lbus_ready_V",
      "bundle_role": "default"
    },
    "s_axis_data_V": {
      "type": "data",
      "dir": "in",
      "width": "512",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }},
      "bundle_name": "s_axis_data_V",
      "bundle_role": "default"
    },
    "s_axis_keep_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "s_axis_keep_V",
      "bundle_role": "default"
    },
    "s_axis_last_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "s_axis_last_V",
      "bundle_role": "default"
    },
    "s_axis_valid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "s_axis_valid_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_data_V": {
      "dir": "in",
      "width": "512"
    },
    "s_axis_keep_V": {
      "dir": "in",
      "width": "64"
    },
    "s_axis_last_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_valid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "lbus_0_data_V": {
      "dir": "out",
      "width": "128"
    },
    "lbus_1_data_V": {
      "dir": "out",
      "width": "128"
    },
    "lbus_2_data_V": {
      "dir": "out",
      "width": "128"
    },
    "lbus_3_data_V": {
      "dir": "out",
      "width": "128"
    },
    "lbus_0_ena_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_1_ena_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_2_ena_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_3_ena_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_0_sop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_1_sop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_2_sop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_3_sop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_0_eop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_1_eop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_2_eop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_3_eop_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_0_err_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_1_err_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_2_err_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_3_err_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "lbus_0_mty_V": {
      "dir": "out",
      "width": "4"
    },
    "lbus_1_mty_V": {
      "dir": "out",
      "width": "4"
    },
    "lbus_2_mty_V": {
      "dir": "out",
      "width": "4"
    },
    "lbus_3_mty_V": {
      "dir": "out",
      "width": "4"
    },
    "lbus_ready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_ready_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axis2lbus"},
    "Info": {"axis2lbus": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"axis2lbus": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.10",
          "Uncertainty": "0.39",
          "Estimate": "0.619"
        },
        "Area": {
          "FF": "2",
          "LUT": "569",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "axis2lbus",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-25 00:20:56 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
