
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct clocks &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=bd21b5a6"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1clocks';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct dma" href="structRP2040_1_1dma.html" />
    <link rel="prev" title="Struct busctrl" href="structRP2040_1_1busctrl.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart.html">Struct uart</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1a05de92114bd72e75e99e4d5f3501ad87.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1ae9d24bd6636f97caa1cf701d5cf0856f.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_uart_8h_1a5ebd7450c3a72a6c259a07bc1a7e6ed1.html">Define RP2040_STRUCTS_UART_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1clocks.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct clocks</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocksE"><code class="docutils literal notranslate"><span class="pre">RP2040::clocks</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_REF_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_SYS_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_USB_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_ADC_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_RTC_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_TIMEOUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_TIMEOUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_REF_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_REF_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_REF_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_MIN_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_MIN_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_MIN_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_MAX_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_MAX_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_MAX_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_FC0_DELAYEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_DELAY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_FC0_DELAYE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_DELAY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_FC0_INTERVALEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_INTERVAL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_FC0_INTERVALE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_INTERVAL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11get_FC0_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC"><code class="docutils literal notranslate"><span class="pre">set_FC0_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_PASSEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_PASS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DONEEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_DONE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_RUNNING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_WAITINGEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_WAITING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FAILEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_FAIL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_SLOWEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_SLOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FASTEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_FAST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DIEDEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_DIED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_RESULT_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_FC0_RESULT_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTREv"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTEEv"><code class="docutils literal notranslate"><span class="pre">get_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8set_INTEEv"><code class="docutils literal notranslate"><span class="pre">set_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks10clear_INTEEv"><code class="docutils literal notranslate"><span class="pre">clear_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11toggle_INTEEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTFEv"><code class="docutils literal notranslate"><span class="pre">get_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8set_INTFEv"><code class="docutils literal notranslate"><span class="pre">set_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks10clear_INTFEv"><code class="docutils literal notranslate"><span class="pre">clear_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11toggle_INTFEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTSEv"><code class="docutils literal notranslate"><span class="pre">get_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT0_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT0_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT0_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT1_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT1_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT1_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT2_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT2_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT2_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT3_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT3_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT3_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_REF_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_REF_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_REF_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_SYS_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_SYS_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_SYS_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks13CLK_PERI_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_PERI_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks17CLK_PERI_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_PERI_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_USB_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_USB_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_USB_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_ADC_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_ADC_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_ADC_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_RTC_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_RTC_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_RTC_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks18CLK_SYS_RESUS_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_RESUS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks20CLK_SYS_RESUS_STATUSE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_RESUS_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_REF_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_REF_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_MIN_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_MIN_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_MAX_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_MAX_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9FC0_DELAYE"><code class="docutils literal notranslate"><span class="pre">FC0_DELAY</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12FC0_INTERVALE"><code class="docutils literal notranslate"><span class="pre">FC0_INTERVAL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks7FC0_SRCE"><code class="docutils literal notranslate"><span class="pre">FC0_SRC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks10FC0_STATUSE"><code class="docutils literal notranslate"><span class="pre">FC0_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks10FC0_RESULTE"><code class="docutils literal notranslate"><span class="pre">FC0_RESULT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8WAKE_EN0E"><code class="docutils literal notranslate"><span class="pre">WAKE_EN0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8WAKE_EN1E"><code class="docutils literal notranslate"><span class="pre">WAKE_EN1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9SLEEP_EN0E"><code class="docutils literal notranslate"><span class="pre">SLEEP_EN0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9SLEEP_EN1E"><code class="docutils literal notranslate"><span class="pre">SLEEP_EN1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8ENABLED0E"><code class="docutils literal notranslate"><span class="pre">ENABLED0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8ENABLED1E"><code class="docutils literal notranslate"><span class="pre">ENABLED1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTEE"><code class="docutils literal notranslate"><span class="pre">INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTFE"><code class="docutils literal notranslate"><span class="pre">INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTSE"><code class="docutils literal notranslate"><span class="pre">INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-clocks">
<span id="exhale-struct-structrp2040-1-1clocks"></span><h1>Struct clocks<a class="headerlink" href="#struct-clocks" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_clocks.h.html#file-src-generated-structs-clocks-h"><span class="std std-ref">File clocks.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocksE">
<span id="_CPPv3N6RP20406clocksE"></span><span id="_CPPv2N6RP20406clocksE"></span><span id="RP2040::clocks"></span><span class="target" id="structRP2040_1_1clocks"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clocks</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocksE" title="Link to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a0547dfb1b7eebe29d83360170239f09d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT0_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_AUXSRC__CLOCKS_CLK_GPOUT0_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1aa8b91be2f9358240065aaf7e71570375"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT0_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ac5acef158ae269f29166837bb051f71b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ad178ce289d3681da560e40b113be3206"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT0_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ad28a3fa3b2ac2dd8fc4d87365df24a2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT0_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT0_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT0_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a8811e0d2d4707a452dfb82c49300f1c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT0_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT0_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a187adece27249284117df186e7df010a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a746d722530a2fdc5e63ff9c17f71c09d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT0_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a8598916152e7ec28e9cb0314ea89d0a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT0_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT0_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT0_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1aa3a15da684bc3b90441c70ebd7f63d49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT0_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT0_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a2b78db68c82e167875f94efe8c10cbee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a8e34d8dadca340cbce1aae69dae2f712"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="RP2040::clocks::clear_CLK_GPOUT0_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a90df54dab31c694c8106c62957bc2e77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT0_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT0_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev"></span><span id="RP2040::clocks::toggle_CLK_GPOUT0_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1ad91845f3395ab7bcb33a8723e3a280e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT0_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT0_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1a041c7044afecc325bc5ce10092c3f021"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a1d543cc4540237cbcf4407811d486e79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1ae576e69d2aa495d2099f4430b0165ee4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1aaf4039707a61bc4381ef6896e9ad4e37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT0_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a63d40339ffc5079e3faa73df80a8a421"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT0_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT0_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT0_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a069670db00dffe7651c20068bcfb0035"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT0_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT0_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_GPOUT0_CTRL__CLOCKS_CLK_GPOUT0_CTRL_AUXSRCR.bR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a8dd2c1e3aaf7ec3e61fb96f64a4adc42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT0_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT0_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_GPOUT0_CTRL__CLOCKS_CLK_GPOUT0_CTRL_AUXSRC.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1af0acadc5b54106c6e14425616f9d9a25"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT0_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT0_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1a348d93563dc49066912ebc324eb1bfd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT0_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aac9e27e65d5a75b2c4b67b864d3e4733"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_GPOUT0_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1a5f90d67b2d14001b303ba7854c03864a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT0_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT0_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a89b3777712b9d35f0117b75948eae0b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT0_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_GPOUT0_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1a6142afd72536b98e747878697dd86290"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT0_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT0_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT0_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a05e4c65971cb87918029604df7cb573c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT0_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT0_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1adc36fb825d8679fa688e429568b68440"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT1_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_AUXSRC__CLOCKS_CLK_GPOUT1_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a2afca9bef2776e80568d6f7a63b389bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT1_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a07ab47abc68a460f8fd4db4cee22b76b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ab5f237971668bc28ac78c0ea6b706832"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT1_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a07f2d6e1bd9f1cae842e94442e36857d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT1_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT1_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT1_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1aa7ca8cbdbc567243cd36b0f2b2a1dc4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT1_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT1_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a119943445e04233f4885f1db4a4e1d54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1adb56cc603a25a5941a54f67057ff9dc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT1_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a5618b14a29855ed4ad67f47d4e46de16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT1_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT1_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT1_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a9330f3aa99c5f8702464fe8900b85c23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT1_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT1_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a810db1e1ae226c50ce3c4c84adc9a0c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a252494fcd0d8e574438d36b06eba24b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="RP2040::clocks::clear_CLK_GPOUT1_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a01e757eab97b9d0f7c0755f45c012bcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT1_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT1_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev"></span><span id="RP2040::clocks::toggle_CLK_GPOUT1_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a08c993526654a44184830e8dc7478637"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT1_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT1_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1a2655f25790e96ba54d94c7b7d88b5310"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a04ba8c4678ba0ac515d3a99334b19890"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a80e1158db8340a88b1d3f7306f8206ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a2853d0bcf5bf71ad746325e2b9d1ee4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT1_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a5eb7872ddaeb5fbe7a172d65d3086fe8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT1_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT1_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT1_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a2ad68be00bfd7e19ba053f90d31ff9c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT1_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT1_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_GPOUT1_CTRL__CLOCKS_CLK_GPOUT1_CTRL_AUXSRCR.bR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1af8a17abf4f9fa834b2e0b97753f35032"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT1_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT1_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_GPOUT1_CTRL__CLOCKS_CLK_GPOUT1_CTRL_AUXSRC.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1ab6b74a4f15c5e6d64c18651a4a64a117"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT1_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT1_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1aca688f1d0aec0281c3433983d7d55fc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT1_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a35114f2fa0e3090ea3ced2b06c7a3256"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_GPOUT1_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1aa0b4db9dce227607c0ce36ebdeddb675"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT1_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT1_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a535df7e2962d44be03554dfb1d9ec300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT1_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_GPOUT1_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1a5fd94aad217fe8211ea6cdf895efc520"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT1_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT1_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT1_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a248d12aae87c0eb9ed27dbe40696d0aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT1_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT1_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a04e0badf41702d924f6f3d8ca05715a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT2_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_AUXSRC__CLOCKS_CLK_GPOUT2_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a08d69325161b3b5e181e0385ac38738a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT2_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1aa5cc4dbc48d41f62cfbf54d7fe29d0ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1abe5424a0589b8b6b211da812a077b29e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT2_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ae475f75dfbcb2340947fcf48f983d32e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT2_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT2_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT2_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1aa4b8e0efa05e14c609cc93127bf4887c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT2_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT2_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a48b4f226097b32b38fd86901c2cd42a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a197f2c0f3a0a0f78d9d2712c662be55a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT2_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a4d102830c83e74ae2457e465f423c286"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT2_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT2_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT2_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a17e5f82a34a9863106cc3868f26983fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT2_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT2_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1ade6f6d4ab6aa1824176c0eaf640869a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1ae69ff15d5b6bb400d53fe7996fdefaf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="RP2040::clocks::clear_CLK_GPOUT2_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a3961949fa9a50674e36b2d3c1be641f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT2_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT2_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev"></span><span id="RP2040::clocks::toggle_CLK_GPOUT2_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a5ae55296601524e241b249eed79eea06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT2_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT2_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1ae6026f4addc2eb2efe7b40e711a93901"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1ae401d161fcf9fe12c684427d6085e0b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1afcc5844134f088178f641aa5ac27851f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a5982bc8192ca067f9542a56f005bcdb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT2_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a02ecc67a456c449d9ee24dc363f703a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT2_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT2_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT2_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a62d4bf04df602f469f54ccdd34830d67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT2_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT2_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_GPOUT2_CTRL__CLOCKS_CLK_GPOUT2_CTRL_AUXSRCR.bR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a5f6212b335d9f28519b38a447d7462f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT2_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT2_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_GPOUT2_CTRL__CLOCKS_CLK_GPOUT2_CTRL_AUXSRC.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1af3839c284a393949a20e4efaff8acf6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT2_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT2_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1a424d6e56ddd67b0d2cabcf85bcaf1652"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT2_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aec2381ef81b6e7590bafa169bcc69c23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_GPOUT2_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1afc69bf974b8cfe4aa2548b8d6e023500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT2_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT2_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a2a2a2dfaf8dbdfdf86ed12adc7e72b93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT2_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_GPOUT2_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1acf3ffe58676e85e5d5bf921941279a31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT2_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT2_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT2_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a13337e464a1c85b90e2870006dc040da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT2_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT2_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1acb78774720e0a076c17d83e35efdb561"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT3_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_AUXSRC__CLOCKS_CLK_GPOUT3_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1ae79b177a7eb40b92b7adeed466f8efbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT3_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a01f74daae6d0462e26ad1bcc472c0d3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a78627e54fed25e8647e64e0ec2320513"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT3_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1afc3df1693004c71937ca2c57a9e5785f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT3_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT3_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT3_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a3c8ad3223d78c31d643525dbee722a2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT3_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT3_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a561be7963bb88129f2d6227f7c52c07c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a438bc0a2c7385fccde5a52ea5bc29321"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT3_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a7af49c15064cb5a73359e8d48f70a62b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT3_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT3_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT3_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a448aecc7db0105810e58400804bccad7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT3_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT3_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a680cab56b30ea22dbb24c165a6dde820"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1aa708dae13e4ed8a37ab1ae7b9bd68b33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="RP2040::clocks::clear_CLK_GPOUT3_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1af0eb4a8fe60fbebceaaf6e16b816f89f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT3_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT3_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev"></span><span id="RP2040::clocks::toggle_CLK_GPOUT3_CTRL_DC50V"></span><span class="target" id="structRP2040_1_1clocks_1a516e52726af8bc5a2a7d839179205fa8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT3_CTRL_DC50</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT3_CTRLs DC50 bit.</p>
<p>Enables duty cycle correction for odd divisors </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1a6b7b78da1293ae4f1f754c148687dc96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a71dfd9d1e365fadae6cca111eb2b3081"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1abcb681611a143598459d17626c046460"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a6e0dd325dde323bb0a56a920999da718"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_GPOUT3_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a6352c1051b6620a56fdc09c9524660d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_GPOUT3_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_GPOUT3_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_GPOUT3_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a8fd9c4b2b1c8e4e3be7b8661508488b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_GPOUT3_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_GPOUT3_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_GPOUT3_CTRL__CLOCKS_CLK_GPOUT3_CTRL_AUXSRCR.bR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a14d6de2fae0a634746cab4dd701f8275"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT3_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT3_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_GPOUT3_CTRL__CLOCKS_CLK_GPOUT3_CTRL_AUXSRC.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1a378e44c66deb1547154fb52de4a23248"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html#_CPPv4N6RP204029CLOCKS_CLK_GPOUT3_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DC50</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT3_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1a417f4695eb449791bfb6c0b64e2171fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_GPOUT3_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aa42e7de4cc8f455a8e1354385bea6b91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_GPOUT3_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1abe7f8c738de07e97f5ec2d3ffd59f997"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_GPOUT3_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT3_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a22d07efa3f6e943f65655d7002362586"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_GPOUT3_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_GPOUT3_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1a86872efeac54d8e40ff8abd2077fd660"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_GPOUT3_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_GPOUT3_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_GPOUT3_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1aab10802ff9e53c08d0de9ed5288a9520"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_GPOUT3_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_GPOUT3_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv">
<span id="_CPPv3NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv"></span><span id="_CPPv2NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv"></span><span id="RP2040::clocks::get_CLK_REF_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a06f05bf2a81bcdb36f372d4a7173fd64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html#_CPPv4N6RP204023CLOCKS_CLK_REF_CTRL_SRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_SRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_SRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_REF_CTRL_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_REF_CTRLs SRC field.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC">
<span id="_CPPv3NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC"></span><span id="_CPPv2NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC"></span><span id="RP2040::clocks::set_CLK_REF_CTRL_SRC__CLOCKS_CLK_REF_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a3fff31cef1530bdd4cb50287c1b3a32b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_REF_CTRL_SRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html#_CPPv4N6RP204023CLOCKS_CLK_REF_CTRL_SRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_SRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_SRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_REF_CTRLs SRC field.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_REF_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1af13ba04d972fdba7bb5c2726e6f3d51b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html#_CPPv4N6RP204026CLOCKS_CLK_REF_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_REF_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_REF_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_REF_CTRL_AUXSRC__CLOCKS_CLK_REF_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a9bbc671ab34a04675f29ac0639757a3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_REF_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html#_CPPv4N6RP204026CLOCKS_CLK_REF_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_REF_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="RP2040::clocks::get_CLK_REF_CTRL__CLOCKS_CLK_REF_CTRL_SRCR.CLOCKS_CLK_REF_CTRL_AUXSRCRV"></span><span class="target" id="structRP2040_1_1clocks_1a74d411fac8634a3e9bec46fc17dfb8bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_REF_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html#_CPPv4N6RP204023CLOCKS_CLK_REF_CTRL_SRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_SRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_SRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRC</span></span>, <a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html#_CPPv4N6RP204026CLOCKS_CLK_REF_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_REF_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_REF_CTRL__CLOCKS_CLK_REF_CTRL_SRC.CLOCKS_CLK_REF_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a96aaf0d5170c27d125b81c9a51215e69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_REF_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html#_CPPv4N6RP204023CLOCKS_CLK_REF_CTRL_SRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_SRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_SRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">SRC</span></span>, <a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html#_CPPv4N6RP204026CLOCKS_CLK_REF_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_REF_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_REF_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_REF_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_CLK_REF_DIVEv">
<span id="_CPPv3NV6RP20406clocks15get_CLK_REF_DIVEv"></span><span id="_CPPv2NV6RP20406clocks15get_CLK_REF_DIVEv"></span><span id="RP2040::clocks::get_CLK_REF_DIVV"></span><span class="target" id="structRP2040_1_1clocks_1a7b97496feaa645894cea6f6913554098"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_REF_DIV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_CLK_REF_DIVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_REF_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t">
<span id="_CPPv3NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t"></span><span id="RP2040::clocks::set_CLK_REF_DIV__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a438e71ea33e6c9e417ef1cc61ddee58f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_REF_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_REF_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv">
<span id="_CPPv3NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv"></span><span id="_CPPv2NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv"></span><span id="RP2040::clocks::get_CLK_SYS_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a702869fc9c4c55af071e6946e0a4ae2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_CTRL_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_CTRLs SRC bit.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv">
<span id="_CPPv3NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv"></span><span id="_CPPv2NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv"></span><span id="RP2040::clocks::set_CLK_SYS_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a41556e35a24e0a49fe1587a48c217167"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_CTRL_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_CTRLs SRC bit.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv">
<span id="_CPPv3NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv"></span><span id="_CPPv2NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv"></span><span id="RP2040::clocks::clear_CLK_SYS_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1ac0e36d38811ca3a8a2b7aada0939cc81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_SYS_CTRL_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_SYS_CTRLs SRC bit.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv">
<span id="_CPPv3NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv"></span><span id="_CPPv2NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv"></span><span id="RP2040::clocks::toggle_CLK_SYS_CTRL_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a6f4b1646d6743fd603a00f96c3adfad9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_SYS_CTRL_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_SYS_CTRLs SRC bit.</p>
<p>Selects the clock source glitchlessly, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_SYS_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a0d3d898fd4e7f90392069edea7d4e23f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html#_CPPv4N6RP204026CLOCKS_CLK_SYS_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_SYS_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_SYS_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_SYS_CTRL_AUXSRC__CLOCKS_CLK_SYS_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1aad8d76277e66221d34c21dc035d0eb1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html#_CPPv4N6RP204026CLOCKS_CLK_SYS_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_SYS_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_SYS_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="RP2040::clocks::get_CLK_SYS_CTRL__bR.CLOCKS_CLK_SYS_CTRL_AUXSRCRV"></span><span class="target" id="structRP2040_1_1clocks_1a412843eb99315071c4e6f09c0bc036bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRC</span></span>, <a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html#_CPPv4N6RP204026CLOCKS_CLK_SYS_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_SYS_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_SYS_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_SYS_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_SYS_CTRL__b.CLOCKS_CLK_SYS_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a2ba338a895306e8c0c5f23c68e0ab7fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRC</span></span>, <a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html#_CPPv4N6RP204026CLOCKS_CLK_SYS_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_SYS_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_SYS_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_SYS_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_SYS_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1aa05b78be276f85a72f674409975fce7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_SYS_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1abf13b19f15bb411a960a0fb55fd5761d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_SYS_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks19get_CLK_SYS_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_SYS_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_SYS_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1a391a2c89087233f98e5abcbc04e17d2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_SYS_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_SYS_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a33c65cc94df80048402b94829a119fcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_SYS_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1ac55874de40bdaacd113b67b70844bcef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_SYS_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_SYS_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1ad6644925f6dcebcdd262775c83c079db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_SYS_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_PERI_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a467a8309a8f0c8e0a27b6834334f5ed7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html#_CPPv4N6RP204027CLOCKS_CLK_PERI_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_PERI_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_PERI_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_PERI_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_PERI_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_PERI_CTRL_AUXSRC__CLOCKS_CLK_PERI_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a6e63bcc375165b7baca9b64fb08cbe22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_PERI_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html#_CPPv4N6RP204027CLOCKS_CLK_PERI_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_PERI_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_PERI_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_PERI_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_PERI_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ae4caf8ece4cef19f8f2e23f68e9b3ee4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_PERI_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_PERI_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_PERI_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1adc6c2a4ba6d7a8103059d74f946c0890"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_PERI_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_PERI_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_PERI_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a4fd6ff9d3c9d9575d59b6424122d0a97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_PERI_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_PERI_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_PERI_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a3491c030e7b6b037c576b30908c98a0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_PERI_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_PERI_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_PERI_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a7f62d12ac5e7eea80112d7e64fee79e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_PERI_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_PERI_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_PERI_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1ace91458700dfb12cf24ad6912337f089"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_PERI_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_PERI_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_PERI_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a772cff8be77804aeff555c92661387dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_PERI_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_PERI_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_PERI_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a7832fb836f618c3253f4a8549a159155"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_PERI_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_PERI_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb">
<span id="_CPPv3NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb"></span><span id="_CPPv2NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb"></span><span id="RP2040::clocks::get_CLK_PERI_CTRL__CLOCKS_CLK_PERI_CTRL_AUXSRCR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a43619dd9c2dfb4ba4ecaaef70925eff2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_PERI_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html#_CPPv4N6RP204027CLOCKS_CLK_PERI_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_PERI_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_PERI_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_PERI_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb">
<span id="_CPPv3NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb"></span><span id="_CPPv2NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb"></span><span id="RP2040::clocks::set_CLK_PERI_CTRL__CLOCKS_CLK_PERI_CTRL_AUXSRC.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1aa3aad29702d469a7e212a0b4d2dcccab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_PERI_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html#_CPPv4N6RP204027CLOCKS_CLK_PERI_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_PERI_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_PERI_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_PERI_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_USB_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a5ab42fab072969a13429423e8517d557"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html#_CPPv4N6RP204026CLOCKS_CLK_USB_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_USB_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_USB_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_USB_CTRL_AUXSRC__CLOCKS_CLK_USB_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a788d10a06894b10b4ed2426302659b43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html#_CPPv4N6RP204026CLOCKS_CLK_USB_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_USB_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_USB_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_USB_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a49a1ef5ca927ff46752d2c7fefc79fea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_USB_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1aad617dcbbcda2c99a1a56d81d709795b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_USB_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a99e4ce19809290733b7e5acb41adae1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_USB_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_USB_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_USB_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1ad24dbd94ae6c7ea4c7906b604594283f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_USB_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_USB_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_USB_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a2f29b2e7d413157b272428aaa5b075a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_USB_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a848a601f0056b17be05ef6ce22e430ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_USB_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a01394cfb9f2fc710321e044eadf0ab22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_USB_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_USB_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_USB_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1aa83082cdae2ac1d18390f221fd715547"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_USB_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_USB_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_USB_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1a0c0f6939d72fda6edb02e876229869b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_USB_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1ae77fac3d86ca1f7b94f52410ead6a0db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_USB_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a9d8e5e259cad600a4e212165105a4834"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_USB_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a62bc1becd7c01341b96c8dc717586f14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_USB_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1aae417d402b5d962e24e46223425b6850"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_USB_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_USB_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_USB_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1ab33c0d99dceebc02505ced7f9846e757"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_USB_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_USB_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_USB_CTRL__CLOCKS_CLK_USB_CTRL_AUXSRCR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1ad83f5e83a2b3d13d7346ede21a33cf22"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html#_CPPv4N6RP204026CLOCKS_CLK_USB_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_USB_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_USB_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_USB_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_USB_CTRL__CLOCKS_CLK_USB_CTRL_AUXSRC.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1ace975030039b415e6911c12ab146b215"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html#_CPPv4N6RP204026CLOCKS_CLK_USB_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_USB_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_USB_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_USB_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_CLK_USB_DIVEv">
<span id="_CPPv3NV6RP20406clocks15get_CLK_USB_DIVEv"></span><span id="_CPPv2NV6RP20406clocks15get_CLK_USB_DIVEv"></span><span id="RP2040::clocks::get_CLK_USB_DIVV"></span><span class="target" id="structRP2040_1_1clocks_1a6c021b58ab530deb29a03faa9cfc6bb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_USB_DIV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_CLK_USB_DIVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_USB_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t">
<span id="_CPPv3NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t"></span><span id="RP2040::clocks::set_CLK_USB_DIV__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a07fb847e98aa7c3386e5b927ca80dc51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_USB_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_USB_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1ac0b45381b63c80cef5b58d77cebcd851"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html#_CPPv4N6RP204026CLOCKS_CLK_ADC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_ADC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_ADC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL_AUXSRC__CLOCKS_CLK_ADC_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1aa7d9420119d29bf8fb20dd8969afb7e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html#_CPPv4N6RP204026CLOCKS_CLK_ADC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_ADC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_ADC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a8828f8a636735df66934fe2a67b6ccfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a60b4f6e5d316b982fae1db90759ba312"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_ADC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a798363d64d2dc6444c5d79450f52aabf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_ADC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_ADC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_ADC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a2497508800685dc8a7b5440b197be5b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_ADC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_ADC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a0625066bb19df3e0b3a6b12f38e16332"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1aff7fb59885384310a00aa27e825c7112"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_ADC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a5b4e6960a2f1db4897bff68211f4aead"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_ADC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_ADC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_ADC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a5b47da122129aeea6e542b3f9b892f7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_ADC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_ADC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1afa34165ee7502a131ea659d249894f65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aef2e111896f9615b13a2d3c506fbfc58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a1804f7b55e721795ed3fea66361fc952"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1ad9e3d8270e7fd954a8eb801b5c9e5588"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_ADC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a9eebf9911e3b192203f982d00b9aaf0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_ADC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_ADC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_ADC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1aad6965b481b8b3fd8c58465c8ac70892"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_ADC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_ADC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_ADC_CTRL__CLOCKS_CLK_ADC_CTRL_AUXSRCR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1abe722ea80cba79b332f6040c18d3f615"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html#_CPPv4N6RP204026CLOCKS_CLK_ADC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_ADC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_ADC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_ADC_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_ADC_CTRL__CLOCKS_CLK_ADC_CTRL_AUXSRC.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1a2ecc4dfd5e211e2071fe7e71dcbf1a93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html#_CPPv4N6RP204026CLOCKS_CLK_ADC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_ADC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_ADC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_ADC_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_CLK_ADC_DIVEv">
<span id="_CPPv3NV6RP20406clocks15get_CLK_ADC_DIVEv"></span><span id="_CPPv2NV6RP20406clocks15get_CLK_ADC_DIVEv"></span><span id="RP2040::clocks::get_CLK_ADC_DIVV"></span><span class="target" id="structRP2040_1_1clocks_1a1069e2c8151d2c803cd8a56d9ce1906f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_ADC_DIV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_CLK_ADC_DIVEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_ADC_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t">
<span id="_CPPv3NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t"></span><span id="RP2040::clocks::set_CLK_ADC_DIV__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a21347bc85bc990991dec92420d925f3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_ADC_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_ADC_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a404669e820955cdb1894274c91897cf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html#_CPPv4N6RP204026CLOCKS_CLK_RTC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_RTC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_RTC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC">
<span id="_CPPv3NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL_AUXSRC__CLOCKS_CLK_RTC_CTRL_AUXSRCV"></span><span class="target" id="structRP2040_1_1clocks_1a444f73324071e5e46ed481d41b87a3fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL_AUXSRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html#_CPPv4N6RP204026CLOCKS_CLK_RTC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_RTC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_RTC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_CTRLs AUXSRC field.</p>
<p>Selects the auxiliary clock source, will glitch when switching </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a7808c1eb941a24cb28e1b30f8bb377f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1a2c9a95d7076422c989e2e9b8f36b4c2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv"></span><span id="RP2040::clocks::clear_CLK_RTC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1aa5ac2ff80a8272e0ec3917dfff55dd6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_RTC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_RTC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv">
<span id="_CPPv3NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv"></span><span id="_CPPv2NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv"></span><span id="RP2040::clocks::toggle_CLK_RTC_CTRL_KILLV"></span><span class="target" id="structRP2040_1_1clocks_1abe723038d6b2867686a540559403f556"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_RTC_CTRL_KILL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_RTC_CTRLs KILL bit.</p>
<p>Asynchronously kills the clock generator </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a7a6e1511479c6b59f771d5ecbae9e2ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1aa7687794fc68d680cb7d24531386a801"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_RTC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1ae913ec9557d8c74c119c3806d8a2a6c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_RTC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_RTC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_RTC_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a581ab5b2fa7e1a963af25e8f94f100b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_RTC_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_RTC_CTRLs ENABLE bit.</p>
<p>Starts and stops the clock generator cleanly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL_PHASEV"></span><span class="target" id="structRP2040_1_1clocks_1a8bf98554e348035ace5a787b0e5b0e0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t">
<span id="_CPPv3NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL_PHASE__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aeb0d473541bf8cc2f599dfe079efbbb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL_PHASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_CTRLs PHASE field.</p>
<p>This delays the enable signal by up to 3 cycles of the input clock This must be set before the clock is enabled to have any effect </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a21d1ac6c9ee7973e27ef2be140b84e98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a1ad10d43ce46a7f321c5d5bb2bae6381"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::clear_CLK_RTC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a6816457182e8c6ff96321cc0ae05675f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_RTC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_RTC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv">
<span id="_CPPv3NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv"></span><span id="_CPPv2NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv"></span><span id="RP2040::clocks::toggle_CLK_RTC_CTRL_NUDGEV"></span><span class="target" id="structRP2040_1_1clocks_1a3b3fa19cb68818e73fd7a3ad5a1889c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_RTC_CTRL_NUDGE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_RTC_CTRLs NUDGE bit.</p>
<p>An edge on this signal shifts the phase of the output by 1 cycle of the input clock This can be done at any time </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb"></span><span id="RP2040::clocks::get_CLK_RTC_CTRL__CLOCKS_CLK_RTC_CTRL_AUXSRCR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a6b1fb25cdc97f9a753d60ba18439a3af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html#_CPPv4N6RP204026CLOCKS_CLK_RTC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_RTC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_RTC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_RTC_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb">
<span id="_CPPv3NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb"></span><span id="_CPPv2NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb"></span><span id="RP2040::clocks::set_CLK_RTC_CTRL__CLOCKS_CLK_RTC_CTRL_AUXSRC.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1clocks_1a1eef477f50852583b7ecd12317a8d5ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html#_CPPv4N6RP204026CLOCKS_CLK_RTC_CTRL_AUXSRCE" title="RP2040::CLOCKS_CLK_RTC_CTRL_AUXSRC"><span class="n"><span class="pre">CLOCKS_CLK_RTC_CTRL_AUXSRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">AUXSRC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">KILL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PHASE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NUDGE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_RTC_CTRLs bit fields.</p>
<p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv">
<span id="_CPPv3NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv"></span><span id="_CPPv2NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv"></span><span id="RP2040::clocks::get_CLK_RTC_DIV_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1af79b42a7b0e09fa4cff34ac3f26c88e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t">
<span id="_CPPv3NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t"></span><span id="RP2040::clocks::set_CLK_RTC_DIV_FRAC__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1aebf3e11609d70af1e17bb4b9c0892ecc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_DIV_FRAC</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_DIVs FRAC field.</p>
<p>Fractional component of the divisor </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_CLK_RTC_DIV_INTEv">
<span id="_CPPv3NV6RP20406clocks19get_CLK_RTC_DIV_INTEv"></span><span id="_CPPv2NV6RP20406clocks19get_CLK_RTC_DIV_INTEv"></span><span id="RP2040::clocks::get_CLK_RTC_DIV_INTV"></span><span class="target" id="structRP2040_1_1clocks_1a2bac19623fb1689acd3302e41ba58010"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_CLK_RTC_DIV_INTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_RTC_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t">
<span id="_CPPv3NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t"></span><span id="RP2040::clocks::set_CLK_RTC_DIV_INT__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a04395996f9927f746c9d2f2ff3a4a2f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_DIV_INT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_RTC_DIVs INT field.</p>
<p>Integer component of the divisor, 0 -&gt; divide by 2^16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_CLK_RTC_DIV__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1a2affdcf3611293cae2e073a0eac260a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_RTC_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_RTC_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t">
<span id="_CPPv3NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t"></span><span id="RP2040::clocks::set_CLK_RTC_DIV__uint8_t.uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a174ab7304a0d0be59efb410b83a38fa1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_RTC_DIV</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INT</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_RTC_DIVs bit fields.</p>
<p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv">
<span id="_CPPv3NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv"></span><span id="_CPPv2NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_CTRL_TIMEOUTV"></span><span class="target" id="structRP2040_1_1clocks_1a4450745323c3bb654cac45e0d0b5570d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_CTRL_TIMEOUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_RESUS_CTRLs TIMEOUT field.</p>
<p>This is expressed as a number of clk_ref cycles and must be &gt;= 2x clk_ref_freq/min_clk_tst_freq </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t">
<span id="_CPPv3NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t"></span><span id="RP2040::clocks::set_CLK_SYS_RESUS_CTRL_TIMEOUT__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1a00919aecd5b8c1a7ca9bc116a48bc2da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_RESUS_CTRL_TIMEOUT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_RESUS_CTRLs TIMEOUT field.</p>
<p>This is expressed as a number of clk_ref cycles and must be &gt;= 2x clk_ref_freq/min_clk_tst_freq </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1ab98a4c4d82a67f4f17e44d1055f57bde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_RESUS_CTRLs ENABLE bit.</p>
<p>Enable resus </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="RP2040::clocks::set_CLK_SYS_RESUS_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1ad37aafe3db1a886e0b64379ccbf6ffb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_RESUS_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_RESUS_CTRLs ENABLE bit.</p>
<p>Enable resus </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="RP2040::clocks::clear_CLK_SYS_RESUS_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1a9829a232c33b8049d572a2d1acce9161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_SYS_RESUS_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_SYS_RESUS_CTRLs ENABLE bit.</p>
<p>Enable resus </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv"></span><span id="RP2040::clocks::toggle_CLK_SYS_RESUS_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1clocks_1af473a0408c50f8b1d3d2958003f70a14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_SYS_RESUS_CTRLs ENABLE bit.</p>
<p>Enable resus </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv">
<span id="_CPPv3NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="_CPPv2NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_CTRL_FRCEV"></span><span class="target" id="structRP2040_1_1clocks_1a296e275e04bbc1f7717bcd85cb788ac0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_CTRL_FRCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_RESUS_CTRLs FRCE bit.</p>
<p>Force a resus, for test purposes only </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv">
<span id="_CPPv3NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="_CPPv2NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="RP2040::clocks::set_CLK_SYS_RESUS_CTRL_FRCEV"></span><span class="target" id="structRP2040_1_1clocks_1ab3633655c66ab59608667ea8591ef8d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_RESUS_CTRL_FRCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_RESUS_CTRLs FRCE bit.</p>
<p>Force a resus, for test purposes only </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv">
<span id="_CPPv3NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="_CPPv2NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="RP2040::clocks::clear_CLK_SYS_RESUS_CTRL_FRCEV"></span><span class="target" id="structRP2040_1_1clocks_1a6f26854cf992490f9e5fda493620e4d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_SYS_RESUS_CTRL_FRCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_SYS_RESUS_CTRLs FRCE bit.</p>
<p>Force a resus, for test purposes only </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv">
<span id="_CPPv3NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv"></span><span id="RP2040::clocks::toggle_CLK_SYS_RESUS_CTRL_FRCEV"></span><span class="target" id="structRP2040_1_1clocks_1aa7dc017bb917bf4f714528a6e66e4d7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_FRCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_SYS_RESUS_CTRLs FRCE bit.</p>
<p>Force a resus, for test purposes only </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv">
<span id="_CPPv3NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="_CPPv2NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_CTRL_CLEARV"></span><span class="target" id="structRP2040_1_1clocks_1a74184304e8ba480a0df7c6deca3e9ac5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_CTRL_CLEAR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_RESUS_CTRLs CLEAR bit.</p>
<p>For clearing the resus after the fault that triggered it has been corrected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv">
<span id="_CPPv3NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="_CPPv2NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="RP2040::clocks::set_CLK_SYS_RESUS_CTRL_CLEARV"></span><span class="target" id="structRP2040_1_1clocks_1a3c2b4ab75976ed9cfd546d35194cbc13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_RESUS_CTRL_CLEAR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CLK_SYS_RESUS_CTRLs CLEAR bit.</p>
<p>For clearing the resus after the fault that triggered it has been corrected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv">
<span id="_CPPv3NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="_CPPv2NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="RP2040::clocks::clear_CLK_SYS_RESUS_CTRL_CLEARV"></span><span class="target" id="structRP2040_1_1clocks_1ad6996d4f29cb40531381785c5cc1dcd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CLK_SYS_RESUS_CTRL_CLEAR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CLK_SYS_RESUS_CTRLs CLEAR bit.</p>
<p>For clearing the resus after the fault that triggered it has been corrected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv">
<span id="_CPPv3NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="_CPPv2NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv"></span><span id="RP2040::clocks::toggle_CLK_SYS_RESUS_CTRL_CLEARV"></span><span class="target" id="structRP2040_1_1clocks_1a2d84be1abecd7f65fd81816759ec2aa2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_CLEAR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CLK_SYS_RESUS_CTRLs CLEAR bit.</p>
<p>For clearing the resus after the fault that triggered it has been corrected </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb">
<span id="_CPPv3NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb"></span><span id="_CPPv2NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_CTRL__uint8_tR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1aaf7664c5274ccdf3102e07b87511a3c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_CTRL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TIMEOUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRCE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLEAR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CLK_SYS_RESUS_CTRLs bit fields. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb">
<span id="_CPPv3NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb"></span><span id="_CPPv2NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb"></span><span id="RP2040::clocks::set_CLK_SYS_RESUS_CTRL__uint8_t.b.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1a5ac25cb9582897d6dfff71fc79c59d5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CLK_SYS_RESUS_CTRL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TIMEOUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FRCE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CLEAR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CLK_SYS_RESUS_CTRLs bit fields. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv">
<span id="_CPPv3NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv"></span><span id="_CPPv2NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv"></span><span id="RP2040::clocks::get_CLK_SYS_RESUS_STATUSV"></span><span class="target" id="structRP2040_1_1clocks_1ad95c476a7219eb467482a1e8c077e92f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CLK_SYS_RESUS_STATUS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CLK_SYS_RESUS_STATUSs RESUSSED bit.</p>
<p>Clock has been resuscitated, correct the error then send ctrl_clear=1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_FC0_REF_KHZEv">
<span id="_CPPv3NV6RP20406clocks15get_FC0_REF_KHZEv"></span><span id="_CPPv2NV6RP20406clocks15get_FC0_REF_KHZEv"></span><span id="RP2040::clocks::get_FC0_REF_KHZV"></span><span class="target" id="structRP2040_1_1clocks_1a2f321e7f7a7d37c0e039ae1c464a768f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_REF_KHZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_FC0_REF_KHZEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_REF_KHZs FC0_REF_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t">
<span id="_CPPv3NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t"></span><span id="RP2040::clocks::set_FC0_REF_KHZ__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1af22c0b3467d614379e04293573a30df6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_REF_KHZ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_REF_KHZs FC0_REF_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_FC0_MIN_KHZEv">
<span id="_CPPv3NV6RP20406clocks15get_FC0_MIN_KHZEv"></span><span id="_CPPv2NV6RP20406clocks15get_FC0_MIN_KHZEv"></span><span id="RP2040::clocks::get_FC0_MIN_KHZV"></span><span class="target" id="structRP2040_1_1clocks_1a97c262532f1ab967dd03ca75be11978a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_MIN_KHZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_FC0_MIN_KHZEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_MIN_KHZs FC0_MIN_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t">
<span id="_CPPv3NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t"></span><span id="RP2040::clocks::set_FC0_MIN_KHZ__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a8c0d5ee0201d04b9b24b25d1a0b54d86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_MIN_KHZ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_MIN_KHZs FC0_MIN_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15get_FC0_MAX_KHZEv">
<span id="_CPPv3NV6RP20406clocks15get_FC0_MAX_KHZEv"></span><span id="_CPPv2NV6RP20406clocks15get_FC0_MAX_KHZEv"></span><span id="RP2040::clocks::get_FC0_MAX_KHZV"></span><span class="target" id="structRP2040_1_1clocks_1a4466d7fcab2941d7a5a7133063b4195d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_MAX_KHZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15get_FC0_MAX_KHZEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_MAX_KHZs FC0_MAX_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t">
<span id="_CPPv3NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t"></span><span id="_CPPv2NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t"></span><span id="RP2040::clocks::set_FC0_MAX_KHZ__uint32_tV"></span><span class="target" id="structRP2040_1_1clocks_1a4da2c374d889da8c6c6039ecbed68483"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_MAX_KHZ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_MAX_KHZs FC0_MAX_KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13get_FC0_DELAYEv">
<span id="_CPPv3NV6RP20406clocks13get_FC0_DELAYEv"></span><span id="_CPPv2NV6RP20406clocks13get_FC0_DELAYEv"></span><span id="RP2040::clocks::get_FC0_DELAYV"></span><span class="target" id="structRP2040_1_1clocks_1af44cf23899ecb8b953af9413c58f78f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_DELAY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13get_FC0_DELAYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_DELAYs FC0_DELAY field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13set_FC0_DELAYE7uint8_t">
<span id="_CPPv3NV6RP20406clocks13set_FC0_DELAYE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks13set_FC0_DELAYE7uint8_t"></span><span id="RP2040::clocks::set_FC0_DELAY__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1ad33ebadc71ab9a5f97201ac35e169c84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_DELAY</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13set_FC0_DELAYE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_DELAYs FC0_DELAY field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16get_FC0_INTERVALEv">
<span id="_CPPv3NV6RP20406clocks16get_FC0_INTERVALEv"></span><span id="_CPPv2NV6RP20406clocks16get_FC0_INTERVALEv"></span><span id="RP2040::clocks::get_FC0_INTERVALV"></span><span class="target" id="structRP2040_1_1clocks_1ab6c5daa61b14b15fb275a285e8f10253"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_INTERVAL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16get_FC0_INTERVALEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_INTERVALs FC0_INTERVAL field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks16set_FC0_INTERVALE7uint8_t">
<span id="_CPPv3NV6RP20406clocks16set_FC0_INTERVALE7uint8_t"></span><span id="_CPPv2NV6RP20406clocks16set_FC0_INTERVALE7uint8_t"></span><span id="RP2040::clocks::set_FC0_INTERVAL__uint8_tV"></span><span class="target" id="structRP2040_1_1clocks_1afa2b0002d4c5c21e234d593976537460"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_INTERVAL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks16set_FC0_INTERVALE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_INTERVALs FC0_INTERVAL field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks11get_FC0_SRCEv">
<span id="_CPPv3NV6RP20406clocks11get_FC0_SRCEv"></span><span id="_CPPv2NV6RP20406clocks11get_FC0_SRCEv"></span><span id="RP2040::clocks::get_FC0_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a60e0ec25b9dabb7c0573b00043104b3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html#_CPPv4N6RP204022CLOCKS_FC0_SRC_FC0_SRCE" title="RP2040::CLOCKS_FC0_SRC_FC0_SRC"><span class="n"><span class="pre">CLOCKS_FC0_SRC_FC0_SRC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_SRC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks11get_FC0_SRCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_SRCs FC0_SRC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC">
<span id="_CPPv3NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC"></span><span id="_CPPv2NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC"></span><span id="RP2040::clocks::set_FC0_SRC__CLOCKS_FC0_SRC_FC0_SRCV"></span><span class="target" id="structRP2040_1_1clocks_1a6d95116738d4ac297ddf4f091510a52e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FC0_SRC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html#_CPPv4N6RP204022CLOCKS_FC0_SRC_FC0_SRCE" title="RP2040::CLOCKS_FC0_SRC_FC0_SRC"><span class="n"><span class="pre">CLOCKS_FC0_SRC_FC0_SRC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FC0_SRCs FC0_SRC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_PASSEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_PASSEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_PASSEv"></span><span id="RP2040::clocks::get_FC0_STATUS_PASSV"></span><span class="target" id="structRP2040_1_1clocks_1a27e6aa6d48683ddf5e7c854d996d80ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_PASS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_PASSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs PASS bit.</p>
<p>Test passed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_DONEEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_DONEEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_DONEEv"></span><span id="RP2040::clocks::get_FC0_STATUS_DONEV"></span><span class="target" id="structRP2040_1_1clocks_1a86ea4efe22683430883c53d91b580aea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_DONE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DONEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs DONE bit.</p>
<p>Test complete </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv">
<span id="_CPPv3NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv"></span><span id="_CPPv2NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv"></span><span id="RP2040::clocks::get_FC0_STATUS_RUNNINGV"></span><span class="target" id="structRP2040_1_1clocks_1a9dd9e67592952050fb52c1468a2723f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_RUNNING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs RUNNING bit.</p>
<p>Test running </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks22get_FC0_STATUS_WAITINGEv">
<span id="_CPPv3NV6RP20406clocks22get_FC0_STATUS_WAITINGEv"></span><span id="_CPPv2NV6RP20406clocks22get_FC0_STATUS_WAITINGEv"></span><span id="RP2040::clocks::get_FC0_STATUS_WAITINGV"></span><span class="target" id="structRP2040_1_1clocks_1a26c73151dfd83b219ffddb519005f179"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_WAITING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_WAITINGEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs WAITING bit.</p>
<p>Waiting for test clock to start </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_FAILEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_FAILEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_FAILEv"></span><span id="RP2040::clocks::get_FC0_STATUS_FAILV"></span><span class="target" id="structRP2040_1_1clocks_1a14cd9fa119a11eee17561838f3f15ac8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_FAIL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FAILEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs FAIL bit.</p>
<p>Test failed </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_SLOWEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_SLOWEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_SLOWEv"></span><span id="RP2040::clocks::get_FC0_STATUS_SLOWV"></span><span class="target" id="structRP2040_1_1clocks_1a158c1b032fbd4b1d370294371fa904b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_SLOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_SLOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs SLOW bit.</p>
<p>Test clock slower than expected, only valid when status_done=1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_FASTEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_FASTEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_FASTEv"></span><span id="RP2040::clocks::get_FC0_STATUS_FASTV"></span><span class="target" id="structRP2040_1_1clocks_1ad8aed880d5d5469b4fdaf56f3ca12027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_FAST</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FASTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs FAST bit.</p>
<p>Test clock faster than expected, only valid when status_done=1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_STATUS_DIEDEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_STATUS_DIEDEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_STATUS_DIEDEv"></span><span id="RP2040::clocks::get_FC0_STATUS_DIEDV"></span><span class="target" id="structRP2040_1_1clocks_1a0515dee7e0641e9fbcd7bc61c8ece6d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS_DIED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DIEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_STATUSs DIED bit.</p>
<p>Test clock stopped during test </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_FC0_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a295420cc2e93f53924f421a0b0651326"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PASS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DONE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RUNNING</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAITING</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FAIL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FAST</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIED</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of FC0_STATUSs bit fields.</p>
<p>(read-only) Frequency counter status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks19get_FC0_RESULT_FRACEv">
<span id="_CPPv3NV6RP20406clocks19get_FC0_RESULT_FRACEv"></span><span id="_CPPv2NV6RP20406clocks19get_FC0_RESULT_FRACEv"></span><span id="RP2040::clocks::get_FC0_RESULT_FRACV"></span><span class="target" id="structRP2040_1_1clocks_1ae0af383aaa6de1017ba6041c6562e329"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_RESULT_FRAC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks19get_FC0_RESULT_FRACEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_RESULTs FRAC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks18get_FC0_RESULT_KHZEv">
<span id="_CPPv3NV6RP20406clocks18get_FC0_RESULT_KHZEv"></span><span id="_CPPv2NV6RP20406clocks18get_FC0_RESULT_KHZEv"></span><span id="RP2040::clocks::get_FC0_RESULT_KHZV"></span><span class="target" id="structRP2040_1_1clocks_1a5c889590c51ce48f10a5005ce895c86b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_RESULT_KHZ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks18get_FC0_RESULT_KHZEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FC0_RESULTs KHZ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t">
<span id="_CPPv3NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t"></span><span id="_CPPv2NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t"></span><span id="RP2040::clocks::get_FC0_RESULT__uint8_tR.uint32_tRV"></span><span class="target" id="structRP2040_1_1clocks_1ac3a65050c6de462c71342e9ef68c3785"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FC0_RESULT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FRAC</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">KHZ</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of FC0_RESULTs bit fields.</p>
<p>(read-only) Result of frequency measurement, only valid when status_done=1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1ac04bbf99cadb8c84c1ae82509836ff58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1a7c469f83c5751bcaf74ece3e915dcd4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1ac94a1700d1124b5e0382f3a090bad0b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1a28fa211a9c5002b14be148490f0fa802"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a766b892a210ffb289e48b05492775df1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a2c26ee15a2963c2f75e07f7ffe27cddd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a1a6ab9288666b335eec5b37dd1aa0487"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a75a16b3e73b0b8eec2b25ca9f7d7aeea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1aad99d5cbf939b81709091cbede48864c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a789056088604fa5693b0837ace675f43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1ac68172b0f5fbe9b17ededfa0c3876eb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1acf1ad9e73b85dd151cb64407fb5d84f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1ae2f03eb1c2f002934b40508250646c39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1aabf3b8638381b16c5505ac6cf6eca4fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a038beee8de7533c80192929129693d3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a905ac66ffcc18e19b36cbdd3ac536004"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a0f847bde4325727b62ff14178c54a17d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a66b0e0f6a0155cc8be28a711f7bc0a94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1aa0ed8fe91621bcc80c78c3934634710e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1aae504e22c6320d7ed3e469a97761d432"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a98e5129c7700d9774ffdbaac96f8d290"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a069ef49706d88ce79f66e5b1a6c45c3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a359034e3354955aa43f50b684061abba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a50633e4cb40ec3c8d7c2a9aa1d1a7915"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1aac753703da4e4a8b27206b46c647d92e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1ab1c3c95682f3a5bd93397b4fcfaa75dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1a0a1160d95aa6a4cba5f2db186aad051e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1a23a2c56e3139f02ffe75bb1625ebe739"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1af9e25f9f3ee8ca5bf7d7145fda51d1f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1a00888d7e47d2c0d4f3a4e301c9fb4360"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1a6e27dc43d5840524eb084214726b65f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1acd6c8e16e5931e99c9cbfd9d95723f37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a3b328b676ad3d317240cfc4982805af7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a5c705af16edec36f5099fa0bcca4628c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a0b5309dee0a439c0ae3478e207786e88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1af641a6d9e274aa5550bf98cf6fb7d6de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1a870da3b32db670d641faff73222bf959"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1ab97c402df98a20b311ef55e0f843df46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1a9384ea63efc7d2a33f6fbaed46560111"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1a168a89d2185130140338570293cd9e35"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a5a111fcbc3637bb5a283eaacb30bc696"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1ab3ac2ecdf2ff8f3a251f4d626d875f72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a83a49e191928c5a7297de4f1ec84bf16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1ab414d91996055f711767556bd52cf47c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1aecaf94fa3247772b04e93f9df0bbaf4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a11b4cb35f3bd2074da581ef31d810c1b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1aafbac8f1eec4933ab96e8b73766c73f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a2527690053dfc7b84c426305ebf85ea0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1ae548ecce759990368898c700a2299a52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a3f11e6b8965d1d08216bd11fa13ca2e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a8b01cf8fb721f2e5a5a7de52392d282f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a6c940a1597928f46fe1aedb1779de60e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1aedcc5bf21a7505cfd809c4c86cc66c6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a983eb216b6ae27de9c1db6e2d08a9e27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a8bc9e72c7da014720cc7dad3521e1408"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1abca38d945015e31a44acdaeba442e71a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1aa597fc02a776e6582ed85e28a9e435ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a88f65ce3199743ebbc5651d072419ef2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a29b070cd97cce0d3372f6cd27330091b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a4b1e51a9127218a7f0fd137a0c7fd0c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a1b6f5fa26ad08e4b68cd9ea7fffdc01c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1acf0dfc3881a4cbc4614eae1fd641fd7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a8aecffa1432acee4c951b1af792b19df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1ad1bb2afedb39cb817eb279d3f8ae2692"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1af037baf2cc132e644523dff212cb6fbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a8ed0d6501bf16ed6a6ad1bd6d1ee3a44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a720577d170c791b0337eb3ede2c7098b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a5d0dd3fc3e653945346164ce41938452"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1aaec1f3cfbf7f55d553551ee90e22077e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a90663bf9185e510e2231b478025ed572"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1ab21ff73d526194d7d16f991396c59f71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a4c9b141a70aef8e01f910281af50839a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1afdbd11bfa6cf7812e5195da05663a6e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1ac9db7423e81350e8eddec54b60c32535"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1a6f384f0c89b16045281a24b69acf301b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1ab07420b3ca87211713ee045e2e73452c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1a48419c090486f45caafc891c04d78d1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1a33e8fe175186dc4a4bb7df942484bb89"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1aa4171e9b0ff66350776f01f9a3ccf63c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1a173efc65755c6f0b7a08c3467ab7e42e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1a140e24adb53d4f61e5a47a5f01f4e2ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1af042954c1258a55b1ffbf84f89932a3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1a0d64454d9536421cad35b08b38498db7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1aa8c4a023d996642e61bf2591ffd6eaf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1ab7c042c42f2eb301a8480917263e1028"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1ab663ee344f4b8167ca58cf890ee1f7f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a4b16637a924561381d1f96bac52fa948"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a2b82e17fd9ed4d0caeaa6485a4e3ee4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1abfb03f683ae625e189a68504c57b4979"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a1752730e6f03603c8ce739967338a98f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a61ee41cf797f2b619a0fdc01172be238"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a7b7528f6d3931c356bdc0a32b493fb1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a011af2cba19df15ae555e6d82c3dc7ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1afd6534b758ca039d4be801dbb4de3844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a66289795987bf68f1f7f304136f9e909"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a217bab3fb8df28139e40ea6f242eff8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a1230daa32c92ba519d5ef01f6d5eb968"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a1c9d2892699e4456843447053d0341b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1affbc140753c19604834e96810869d301"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1afa47bcd74c96a5187fe0305692c20245"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a062d53a2c77ee6296106745b6196078e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a91cad38c228be96f21ddd0218c6f128b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a105158af9817b890aab54fbc80579310"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a755b493247facce1c1a7d6d762682016"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a4a821cd99c2ef20d67dfa69e4b7e747c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a993eb24ce7383cc75281b550e5442371"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a139cbe08d6bd3e0ad1e274a9ea21de08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a59a864e4d6f7e91f036e7de699394083"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1ac29c0a58bb52883ed115a03958a3d94d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1ad48dd2e594f06906224fb0e7cf166212"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1aa3ffd72f930dd744f9d761c7df2f79e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a4479405594181c96fa3270a2ed9e18a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a3bac01738ad887e6931d488b54ff20b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a4bb4d48cb51cd94574af473cd391fd8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1adc098e7de38fe61a3dd6fa158ce3001d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1ae3e34b0203db6c94127a581f564c8543"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1a185359e359bcdbf12eee02e670c55622"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1ab02c9699e6472a98015ae5daa09bfc63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1abbfcb8d12bf5f56f410aa75292e5eadc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1ac3617fe6e6f3f09858437f2fa22bad23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1ae485ecd9c2e53c77a5f8532b12f1a6f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1ad2dced73d6b2b1d404a4a6964daacb60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1abcae78d12906006a497c1428dd873b46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1a902741eee0b73ac527723b0eca54a20a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::get_WAKE_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1aaf399ff4a07ece41a93cff765924357a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::set_WAKE_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a4ccf974c5139d1baf5de0e86eec4eaf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::clear_WAKE_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a2e229cd9968de8a9b4ad6d8aec17c15a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a9a3aa2d5c64e5ef24160ed78ae4326cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_WAKE_EN0__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a75b26b5547205fea65494f7cb8a04257"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN0</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_clocks</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_adc_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busfabric</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_io</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_jtag</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_vreg_and_chip_reset</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pads</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_sys</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_usb</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_psm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pwm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_resets</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rom</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rosc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_rtc_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sio</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of WAKE_EN0s bit fields.</p>
<p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::clocks::set_WAKE_EN0__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1a887f0dea366213822f426c622f8ec010"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN0</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_clocks</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_adc_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_busctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_busfabric</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_i2c0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_i2c1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_io</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_jtag</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_vreg_and_chip_reset</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pads</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pio0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pio1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pll_sys</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pll_usb</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_psm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pwm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_resets</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rom</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rosc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_rtc_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sio</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of WAKE_EN0s bit fields.</p>
<p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1adcd62e032240cb4dd5fba9beb34e8b24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a0720980b4425ce21f155a371e1767091"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a6def089e72b59b1e26f1e0691ef5f084"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a29913c9a916568be6d3cc001d5e04608"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a4538fc26191b944533f12585f91ab351"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a9446566f7c96758ade904a7209a46c75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1ab42c620879c0f979d85f2e01bd77a2c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a8d6e61d34a8da1ef854d289605ca357d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1a9aff6d2cdf3db171f7cd7cecfb253582"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1a67d6ee641a9e3186162ee556923f8b23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1a07f87cd956dd531a5bc969a9c96e17da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1aa718718b5e15249ecfd92494adcbe42f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1a51c795d37a418dd6bd555acd5dbf7b4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1ab6f87f7f0da6382fe9214a3545459cbd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1adefe513d053d42057ec9b53df2af6b59"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1a47fc5aa66ad0054845f2a8434d62b3bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a5845c28eb8438770e13ba9201473336e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1aa5a07a96dfa54747833a6cf5217fc34d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a411428944e077bc8e59a4a7c16f5dba8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1ae3f144a9867378548dd19fa7e8c1567e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1abf36b701fe0cd871ab0931fcb5aea61c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a5d4cd130ced5afd0351eaa260becb995"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a879522ef02894dd9fcd8f3c43727171b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1ab73826ebd9b05cf9b0cb46e45c91dfbb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a42e094da36521d8faa0219d232b8c3c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a3aeec8250da662e0f78cc6b87de6698b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a9fdab682008a23320be3b6b8a5b0c02e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a162601f1a43d1530bfaec1118a71dcbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1ae29d94b0f9e346ec427b1c1826871276"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a52bbb902beb76fe8869168fdeca7ee97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a1498be36ea61206a2cc4fc8fc6b825bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1af326f1d943fa2edb03614d2d70f531d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a9d0625a967b6eb74dfaedb968fd2351a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1aae7163432cbbfa3264f3b63cf754d26e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a8e1fa7d17704ea89fd80eaa1a100a715"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a973aa7db592cf761a06af2d8e1905853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1acc710af4d73b8fd220376d6e72fafd6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1ab7c72bc82b1766dae5f4008bf5100319"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a2ef923dff79d7e70910bd2c03cb70977"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a5dbbb5c48a20a167c76f89bf0b396f46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1aab261d6281668462acf1145b4066cb98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1ab1f04e5a23d5bce775568ca8bcf457bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1ab1f3fec2a482bafb4d99ca920278d649"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1ab983ae4683384f503df45a6590fa9916"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a790bd9bccd1ef6d4b9ecf23989361b9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a9fefd91bcdbea797008ddc214586cb00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a9902100037de96fda935425505547ff5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a490448b23c5c5abec34f43542743ee40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a498232083907cc9cc1737c3f388a28c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a92e1e6e0ac5089f5b0105ee771fe35b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1aa1d3952ac5057168d5e7967fe02d84a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a933400f3c4443d2600d6cf2fbcd2331e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1a8d51455505d72a2e2587aeef29494735"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1aaf4e8ef8b987ac28cadb081675639d77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1ae8b9e077d4a03eb45db1d44a9b3ef7ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1a0cd8307b0c509fd862b8e2d48bfff7c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::get_WAKE_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a821b36c60d7534e5a21f9b1971e9b75b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get WAKE_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::set_WAKE_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a8f0f2799b5eb6bb13185318c6fec8224"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set WAKE_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::clear_WAKE_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a60f1d8ef2aca4dd285c3587535e750af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_WAKE_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear WAKE_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::toggle_WAKE_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a8e110067a2aed65a2715da9f6294857c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_WAKE_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle WAKE_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_WAKE_EN1__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1aa98000c229a48fa9fd80376b7e060943"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_WAKE_EN1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_syscfg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sysinfo</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_tbman</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_timer</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_usb_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_watchdog</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xip</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xosc</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of WAKE_EN1s bit fields.</p>
<p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb"></span><span id="RP2040::clocks::set_WAKE_EN1__b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1af7a1d30c6e1b06367c7f5549a2a696c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_WAKE_EN1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_syscfg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sysinfo</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_tbman</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_timer</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_usb_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_watchdog</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_xip</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_xosc</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of WAKE_EN1s bit fields.</p>
<p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1a4a33f9afde220de1ab0d11a2e1bb2e60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1ab7f72d5ff961d4ada9b24ac613d9b426"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1a7b256730538fc86fa7c08dd7e6d4e7bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1aaeb1ebcd8b2eff718605f1ca57c2f817"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a0401947fb762890665d3644363415cf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1ac78a429d76b012a5d2c942a7d2410d01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1ac13cbdce28200a56e1114f6fcf34d349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a9e0cd58faafcf27264d92543bc6ae227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1ae61a85426bfda304c478174de3ed25f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1abdb5263f020502efb1b3dd5e2aa4adcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a3098b181d70023b5b9be9b0a7f9426d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1ad5a023e8ab7778c6a3a2993cfada5ab0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a9d13b47583195e181f8c48bcf9d97b42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a78cc24316747dde732c4d84d12171c0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a0ee39ee94d5a5ab336bedf532dbd9cd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a5fa340ca66dfe02e21dfdddb4445f305"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a546674d061724ed920b3903695991104"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a8c3b4c29bc35e0a96d1a7649163fc60d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a00a6561d41a93e5a9348868c68d300d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a248e8f70c23cffdfe185aebe0b459971"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a43547664c1d76652f217c7e7910069a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1ac6178802b424f823ec6fd6f5c4b95803"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a5f722e62a43bc05ecbb6b945dcd550dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1aad06726c184d57b05a503ababc1aeaa8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1a22995b522b2ce8396b18e86e6fb1098d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1a5b693d872b1fa6d66e4a2222546a50ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1abc170931d7436f38a6740f09bc08ace3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1ad63240a62ba74e4294903367d818f5a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1a59f2b5a74f2aba6caf568b9602ae2340"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1a8150dc64635e55efb6dc679cf3a38fbf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1af70f1db166675c688d7a84b0cf6162fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1a93ee57da6c8e23b88e33aafbffa8388f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1adeca9095351ac88b6faa0e51cc54fccc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a4bc7221b898a45cf636d2ec302ea8fe0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a974b10a3e44ff0a7a93ebd10d001d704"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1a0164e4728d5c568b90c3936b793bda08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1a04d8f64959337229683eb445941e66cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1aebf73f2aba8fc90643321f4d73bff0e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1abd47da254fe3dbb4cbef82c98a221dca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1ad326e9afe3f4998430c66ecec3dee741"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a60e721b1009f3ef83cf90932f2022772"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a1a4e29fea63d223baafe0db6131f1e53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a1813ea3a2f8f33ae4d73c648b3d11a79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1a5c7c7640daaa94455fe6e00d57c5af25"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a4182e0b01cebf1858b34c4741cd09a4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a8e87760d4f9fadb950b9cf7144920f29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1af803482c7fa08a122fe2742a249c8a1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a34c470cb8cf6e616cfc99fea366cd38d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a4262dd909abc318b9cd14bcec73cc12f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a5c649da019128c35197d481fa243ca8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a533e511280bbe8f426d7774a2a4d96c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1acb692ff6e7813fc4cbc00ee0e2807f60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a24aa224c72724c4d913ed90083ae0b7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a126d6b5d88b5e514f95f29bc59527b41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a417050d889e8940f6a5ceb75b73a7675"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a520b7cc0fea9ea81e5a1bb5d16afbdbf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a862422137afa043eeeb2fa8bd2ab719a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a97479a01b3483357f52a6c91c38dd91b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a451a6c6f7c49ca50b5bf3416ce4fa32d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1af5c41e1c7016aae06a03e9e6d8100af0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a4d22c226c56397fca16d90d1354f1dcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a4514215f13baba3bb3df15f3d7162d7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1aa24ed36f3f49641cfe72d7b9e56652d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a0cfcd48402bfa31e5abf36aa68551d60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a5103620a6b3b9190ba1f07917141bf84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a2a91c6a5686488e2352c856520d799f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a46ee5473c71dbae3cf3d1c62632dfafb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a23e8237629f8cccc2ec6a0fa23e7a5ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a72f1cff3acf6cf485193662608d94252"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a23c3673892765e9c81da14c45488f38b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a9a2c12475cc909d9b736b0f8560a5500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1abd0a6d9cbaf0a7525e909cbb67154623"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1af40037e3e285a460838cc00a4412c503"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1acc3f71bea5ef58be431746e216cef6a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1aea354f3b80011a8235a6c8377a9bfc95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1a815af89582ebe582f098d8a931dfb43d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1ab39d5ea09319036ba32f60765b5324df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1a17494ef78e22815c7d833af6b646a427"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1afc8c689525387e376f8bcf3513baf804"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1acbbd853a228320bb934ba1f982b9fe8c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1aa8119a69029f0f0ca3f4e208b20025f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1a382c16d04bc8088fb3e4439cab7913c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1a39fecd3aa83c2409641f95ad38330158"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1ac092dc417a1e355427a6b1690b0c6c84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a3aee566691d0270817de6b2e06fbff72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a1021523a7c7f6b7aecea7813f3dcfd8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1affe457f1818bef8bb5bcb7508d905ad3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a38313644384edd62ed3a3dd6847083bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a2cad296db0961a1cc923e22cbb9d0dd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1ad0d123beb9cb1f3b5f23e9e1273e82a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a6b99d071622b173b4196afbcac71c651"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1af5ee1c4c67cd80dc34d7c55d3c040bb0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1aea63fd34a74f65af4ec299a8d670c425"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1ad8586888994709e01c24bf6ed5fe75dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a091372de22253c3456af8df49641b886"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a0874d13f635e870ec650c1a30d8f3bc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a0d70303916e53708c36253efa7bd1f9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a75e925eebfe4c9678ceb414dfd52324b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1aeb0c4930f6a306dd4ef88befc99a5225"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a90b2749e26444444e7ee7c7b119a7d33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a4dbb31ff01675f0c943be117e74996ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a315d14a84a54b8323f4b283640c35eb4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a116edab0b3a3fcd40b36948367bab0ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a6f0c7e4711782e4777faf41751053e9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1af705ea18a1ca75fcf01e07075f1a5652"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1aa7042080d091e78a3803964eec6ba6b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1af847bb241fb980549c72f4fef392b616"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a34803417bc4d7b3a611f67220d2cee90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1ad1d2e4355e2c44e4661e7131e6f46af4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a27907906ba14e0ba684a4efefcfc2ea1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1ad111fb6f140a3f07574b35425d33751d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a0ccaef7a10bb33bd5ae66e8548f8f5ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1af91972c0cc3b7ec41e9d5fcfd8668056"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a68c48ac1c953ad01ee788545215692e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a6f09ea67e9eadc0cefde45980e6b80fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a895c67aabb363359072fce53faba6703"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1ad276e43352b0c40c59dcdcf15027a30f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1ab361d1f2155e4a149244edbd13b73fc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1af7640612c1e13f20c406ab45ad00ed88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1a7e5cb97b391d57d6af7df927fb1f058b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1a8d6b12962e4781bb5f0d4bfb5aaaee52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1aef88b9a1c913d2794ebdbd5c22def600"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1a779a88b77cea3a816a26d353a978cdc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1acc42d0ba6548a352ecf0920a93bad249"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::get_SLEEP_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a2edf2d75d21478cd3e8e5b5d8305b5b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::set_SLEEP_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a18fe8e24f27a84e8daab4ab113fdd1f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a7481ee407fa6d2c162cf8d586362ab68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1ac4f99390838f5846ee0a7bb5439f994c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_SLEEP_EN0__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a46dc2bde6203644dc1c04e594240fc47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN0</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_clocks</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_adc_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busfabric</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_io</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_jtag</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_vreg_and_chip_reset</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pads</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_sys</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_usb</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_psm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pwm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_resets</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rom</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rosc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_rtc_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sio</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SLEEP_EN0s bit fields.</p>
<p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::clocks::set_SLEEP_EN0__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1a42a9a9601583f7feb82705eec883b031"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN0</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_clocks</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_adc_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_busctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_busfabric</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_i2c0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_i2c1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_io</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_jtag</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_vreg_and_chip_reset</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pads</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pio0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pio1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pll_sys</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pll_usb</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_psm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_pwm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_resets</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rom</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rosc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_rtc_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sio</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of SLEEP_EN0s bit fields.</p>
<p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a0f863e9132cf184caa261ff6a3ac4404"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a5667ce777587bfc268870cb6fead1f95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a44fe91653e5ec01792e1f9a4c836dcfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a8a8c1e6393f59e0b1077ea968bad7bcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a6230235515b059d0a8a6ea5e8441b490"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1aafe31ac99bf098f97ef82b908f6f18aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a19100cfe7c0c37cafa03dcc9da0082e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1aabb8032d24ea04329af8ece6ba332608"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1ad34232814e21ab5e6468a3f1028bc528"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1a6352d2ae800753a7eaa6895f900caaea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1afaa9df8a456312da7294e720e2d9d420"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1af8a85e7520a62df65013e8d5ffa864e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1a9d62e7e4d3c5a975f850096984d8fce7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1aacd1a752751a1f8fae7a315ef8000dd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1a6ac2422beaf3c875c0d55807db57ef0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1a27a9f127480753ae1c59c007399ae8a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a2c001c5328c74917ff5303df22b8c771"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a2a12b39b8fb3f21da07e09a7275ab43e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1aedc160db9cb8e873d7e48ce91130fae7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a37a1a761fb44736da67f6e17508cd3c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a9e61817a2b4a6094033fffd918de14a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1af3eb9a6ff6b1e3255bbeabdf8ed228ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a836b4ad725deb8c85336a099937fa6be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a1e56ec2b680d795d05a1a821246edbe9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a56f8f4dd65bf04f5b3ba7ab7fc864cb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1aecdb5e8d3362adcf039257a15afeefeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a354edfc5dc68159d2bcfb8afccf87a4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1acf4bead2838839a88be3ecfdf60fa8c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1ac490385dbee72b8dba4f5cdc58d12900"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1ae32473c1108d3a8f4c43af5f0c1a03a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a61b658cb342ec47e185141d47a791fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a628ee6855840da2dfd058282d5887b28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a95a0dcbad5b3b8d02c3e2c5ba725e570"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a0b54e0245cbc7bd0ce1fd4a92ecac287"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1abbedeff8dfc12a372b90ce417d01006a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1adccfaea1bfb0039d9a6c620da560d6b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1aefd4401332d4ae1713434e16d0259c92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1ac50410ab976c431de5c76ff0bb19f2b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a3681243946434be2934b1874ea35084c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a297d7c3e4f797fee52b25a479d919f03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a0148ffa21f27038d9e8b17221d4ada2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a165ac48c42ed72298c3be0031b8cc5fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a8b186a2734dd7248b3f0d1796068e772"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1af8521ea89890aad3d47d79e9eabd8989"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a2a483ac876bbf487fcedeed2b98fa2ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a0cb9eed77efbea6aedf420857424b2bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a7f33b792d5524dd717b61559c2deaec6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1aa443a4678e5f837a2a5933f7263d9dce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1ad698045b2fce2ab45ee79b06c468c362"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a5c1306c653960f11032ec23ea4a7a549"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a147078e6e2266ed623170d9677afc2f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a0132309cd5f76722695c8eae62ae2eb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1a4f00f53ad09a9cbbf350d936b9a8db3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1aa019a2e1fd9262fb19afdfeb3f11a67d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1a9780eeab3ba0f462e21972fd692230a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1addf1017087cb5f646a6a7940fca1c048"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::get_SLEEP_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1ad6083c011c5ae3bb6d854053d335b719"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SLEEP_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::set_SLEEP_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a35c7f45812591235e5b5173deea9d753"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SLEEP_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::clear_SLEEP_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a495eb8f2e7dd095395a7f6e3b5b5a2e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SLEEP_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SLEEP_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv"></span><span id="RP2040::clocks::toggle_SLEEP_EN1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1a04c290ed89f3411b5dec72eb1eee87f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SLEEP_EN1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SLEEP_EN1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_SLEEP_EN1__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1ab209ab328c8f74eb15e0db4e7145f16d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SLEEP_EN1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_syscfg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sysinfo</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_tbman</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_timer</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_usb_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_watchdog</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xip</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xosc</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SLEEP_EN1s bit fields.</p>
<p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb"></span><span id="RP2040::clocks::set_SLEEP_EN1__b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1clocks_1aefb79569511f37e4a5d091b6dcc94e47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SLEEP_EN1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sram5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_syscfg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_sysinfo</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_tbman</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_timer</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_peri_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_usb_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_watchdog</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_xip</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">clk_sys_xosc</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of SLEEP_EN1s bit fields.</p>
<p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv">
<span id="_CPPv3NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv"></span><span id="_CPPv2NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_clocksV"></span><span class="target" id="structRP2040_1_1clocks_1a221bdf978154469bac7264739632ea32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_clocks</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_clocks bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_adc_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a905be8850f2d8251099a55c4a783b353"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_adc_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_adc_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_adcV"></span><span class="target" id="structRP2040_1_1clocks_1a7671c12c49317b653bd0140917cd5325"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_adc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_adc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_busctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a769739224194ab4c20f00676a0266419"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_busctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_busctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv">
<span id="_CPPv3NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv"></span><span id="_CPPv2NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_busfabricV"></span><span class="target" id="structRP2040_1_1clocks_1a5520ba73fb0b922d2063f82aaebca3bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_busfabric</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_busfabric bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_dmaV"></span><span class="target" id="structRP2040_1_1clocks_1a1464896b69ccce9c1fee4aaf66c70554"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_dma</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_dma bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_i2c0V"></span><span class="target" id="structRP2040_1_1clocks_1ad1847d3b4fd945b7486326827db0e1f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_i2c0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_i2c0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_i2c1V"></span><span class="target" id="structRP2040_1_1clocks_1aacc04a0f7a8c9cfd72ec675316ccbebd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_i2c1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_i2c1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv">
<span id="_CPPv3NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv"></span><span id="_CPPv2NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_ioV"></span><span class="target" id="structRP2040_1_1clocks_1aff307016ab4227ea078aadfa65aa5300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_io</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_io bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_jtagV"></span><span class="target" id="structRP2040_1_1clocks_1a4d241c764d4add53338c9a02b83d7337"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_jtag</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_jtag bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv">
<span id="_CPPv3NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv"></span><span id="_CPPv2NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_vreg_and_chip_resetV"></span><span class="target" id="structRP2040_1_1clocks_1ad48348d536e9e6d24d71cde42b83494e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_vreg_and_chip_reset</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_vreg_and_chip_reset bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_padsV"></span><span class="target" id="structRP2040_1_1clocks_1a2c9011337ffe5595576943eedcbb4abb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pads</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pads bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_pio0V"></span><span class="target" id="structRP2040_1_1clocks_1a679aa3e20090e27e2b3c66d2beaa3307"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pio0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pio0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_pio1V"></span><span class="target" id="structRP2040_1_1clocks_1a03027ae429294f712c654925dd684054"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pio1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pio1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_pll_sysV"></span><span class="target" id="structRP2040_1_1clocks_1a45d15188efb865ed09c1721fdc716541"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pll_sys</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pll_sys bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_pll_usbV"></span><span class="target" id="structRP2040_1_1clocks_1a00700a8196a707a062036b1810cf660f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pll_usb</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pll_usb bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_psmV"></span><span class="target" id="structRP2040_1_1clocks_1a76b05f16370f8bdcdc4dee77dd69fb63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_psm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_psm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_pwmV"></span><span class="target" id="structRP2040_1_1clocks_1a37085b7afc1ae5d306c8639498e42dc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_pwm</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_pwm bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv">
<span id="_CPPv3NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv"></span><span id="_CPPv2NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_resetsV"></span><span class="target" id="structRP2040_1_1clocks_1a775349c4b65dedf633d71dad74b60f0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_resets</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_resets bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_romEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_romEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_romEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_romV"></span><span class="target" id="structRP2040_1_1clocks_1a4a40b543a0abd757cfbcd0329ec720e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_rom</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_romEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_rom bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_roscV"></span><span class="target" id="structRP2040_1_1clocks_1a8b75be46a249fca508ffd6eb36161af8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_rosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_rosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_rtc_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a7c66af47d9dca262ef29fd474d2bfe2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_rtc_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_rtc_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_rtcV"></span><span class="target" id="structRP2040_1_1clocks_1a428f7f78262b98ba791a0a2063c17854"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_rtc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_rtc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_sioV"></span><span class="target" id="structRP2040_1_1clocks_1a9ecada8c8dbc9411133dea0f50afdf52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_sio</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_sio bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_peri_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1aa4216cbe38236be93a4db9a9533c32e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_peri_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_peri_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_spi0V"></span><span class="target" id="structRP2040_1_1clocks_1a94732e86f154b2961dac33b054c5a5e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_spi0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_spi0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_peri_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1a95ac895d4aadd13744c50fa7f96592bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_peri_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_peri_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_spi1V"></span><span class="target" id="structRP2040_1_1clocks_1aa820bf60e213a05de184f2affa5b19b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_spi1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_spi1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_sram0V"></span><span class="target" id="structRP2040_1_1clocks_1a82b2ec0d0aed8d2fc11673e0b6cfdeca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_sram0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_sram0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_sram1V"></span><span class="target" id="structRP2040_1_1clocks_1a4bb526fd3017114f558e319512c39e2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_sram1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_sram1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_sram2V"></span><span class="target" id="structRP2040_1_1clocks_1a3eec0117eccc6e5ab949249e4ef86d66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_sram2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_sram2 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev"></span><span id="RP2040::clocks::get_ENABLED0_clk_sys_sram3V"></span><span class="target" id="structRP2040_1_1clocks_1a90638f44c35fe3323368eed541c74742"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0_clk_sys_sram3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED0s clk_sys_sram3 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_ENABLED0__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1ae857810928f98718d83c844d409c22b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED0</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_clocks</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_adc_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_adc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_busfabric</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_dma</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_i2c1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_io</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_jtag</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_vreg_and_chip_reset</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pads</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pio1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_sys</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pll_usb</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_psm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_pwm</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_resets</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rom</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rosc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_rtc_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_rtc</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sio</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_spi1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of ENABLED0s bit fields.</p>
<p>(read-only) indicates the state of the clock enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_sram4V"></span><span class="target" id="structRP2040_1_1clocks_1a4447b8620c335bf709e1236dc6eb1ce4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_sram4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_sram4 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_sram5V"></span><span class="target" id="structRP2040_1_1clocks_1a67c47d5c8c584d48e08c65af24f4ce56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_sram5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_sram5 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv">
<span id="_CPPv3NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv"></span><span id="_CPPv2NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_syscfgV"></span><span class="target" id="structRP2040_1_1clocks_1a7e2623a563de9a269038fa1141e9aa33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_syscfg</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_syscfg bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_sysinfoV"></span><span class="target" id="structRP2040_1_1clocks_1ac4ccc062d4552d5784e1abe94265feb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_sysinfo</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_sysinfo bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_tbmanV"></span><span class="target" id="structRP2040_1_1clocks_1a56ac4bb6bc83c133bace062c16085b23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_tbman</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_tbman bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_timerV"></span><span class="target" id="structRP2040_1_1clocks_1a09208c5db2b21d371e5311b5d574d48b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_timer</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_timer bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev">
<span id="_CPPv3NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_peri_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a47c7ebf3b9bd694a2136180ad0c0f636"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_peri_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_peri_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_uart0V"></span><span class="target" id="structRP2040_1_1clocks_1a562fe9fe437c17a0d3618e27ed288b99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_uart0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_uart0 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev">
<span id="_CPPv3NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_peri_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a79dc43f2c18f6218897c203aa44d26ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_peri_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_peri_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev">
<span id="_CPPv3NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev"></span><span id="_CPPv2NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_uart1V"></span><span class="target" id="structRP2040_1_1clocks_1a6b17a4ff4dcbe511843ac85c71b5a836"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_uart1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_uart1 bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a9cb6ba145cd5873d92d0e5bacde7d85b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv">
<span id="_CPPv3NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv"></span><span id="_CPPv2NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_usb_usbctrlV"></span><span class="target" id="structRP2040_1_1clocks_1a6aee800f735b366df43d8759ee7c5683"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_usb_usbctrl</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_usb_usbctrl bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv">
<span id="_CPPv3NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv"></span><span id="_CPPv2NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_watchdogV"></span><span class="target" id="structRP2040_1_1clocks_1a9ec71316d4462d82ca69b19732594537"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_watchdog</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_watchdog bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv">
<span id="_CPPv3NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv"></span><span id="_CPPv2NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_xipV"></span><span class="target" id="structRP2040_1_1clocks_1a9d94ca6d720564eec4f3bc41dd2959b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_xip</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_xip bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv">
<span id="_CPPv3NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv"></span><span id="_CPPv2NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv"></span><span id="RP2040::clocks::get_ENABLED1_clk_sys_xoscV"></span><span class="target" id="structRP2040_1_1clocks_1acc66fc9d023a327f347cc797a632831c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1_clk_sys_xosc</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ENABLED1s clk_sys_xosc bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::clocks::get_ENABLED1__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1clocks_1a13d007e7e63fe2c51223fa18826c4e04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ENABLED1</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram4</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sram5</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_syscfg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_sysinfo</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_tbman</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_timer</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_peri_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_uart1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_usb_usbctrl</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_watchdog</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xip</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">clk_sys_xosc</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of ENABLED1s bit fields.</p>
<p>(read-only) indicates the state of the clock enable </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8get_INTREv">
<span id="_CPPv3NV6RP20406clocks8get_INTREv"></span><span id="_CPPv2NV6RP20406clocks8get_INTREv"></span><span id="RP2040::clocks::get_INTRV"></span><span class="target" id="structRP2040_1_1clocks_1a2771296f057a17df0207d3a25b2a3b54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8get_INTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8get_INTEEv">
<span id="_CPPv3NV6RP20406clocks8get_INTEEv"></span><span id="_CPPv2NV6RP20406clocks8get_INTEEv"></span><span id="RP2040::clocks::get_INTEV"></span><span class="target" id="structRP2040_1_1clocks_1a8df2084627610d7e449817c11592e474"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8get_INTEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTEs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8set_INTEEv">
<span id="_CPPv3NV6RP20406clocks8set_INTEEv"></span><span id="_CPPv2NV6RP20406clocks8set_INTEEv"></span><span id="RP2040::clocks::set_INTEV"></span><span class="target" id="structRP2040_1_1clocks_1af113969b3ac150e83bad1cf674359a78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8set_INTEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTEs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks10clear_INTEEv">
<span id="_CPPv3NV6RP20406clocks10clear_INTEEv"></span><span id="_CPPv2NV6RP20406clocks10clear_INTEEv"></span><span id="RP2040::clocks::clear_INTEV"></span><span class="target" id="structRP2040_1_1clocks_1ab5f6bb04c4642b2a00be309f3f8e1b2a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks10clear_INTEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTEs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks11toggle_INTEEv">
<span id="_CPPv3NV6RP20406clocks11toggle_INTEEv"></span><span id="_CPPv2NV6RP20406clocks11toggle_INTEEv"></span><span id="RP2040::clocks::toggle_INTEV"></span><span class="target" id="structRP2040_1_1clocks_1ac86c6a5666019b37b8c26a390f3a9f2d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks11toggle_INTEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTEs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8get_INTFEv">
<span id="_CPPv3NV6RP20406clocks8get_INTFEv"></span><span id="_CPPv2NV6RP20406clocks8get_INTFEv"></span><span id="RP2040::clocks::get_INTFV"></span><span class="target" id="structRP2040_1_1clocks_1a605c15d444efe5ce13b8c340c44f319c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8get_INTFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTFs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8set_INTFEv">
<span id="_CPPv3NV6RP20406clocks8set_INTFEv"></span><span id="_CPPv2NV6RP20406clocks8set_INTFEv"></span><span id="RP2040::clocks::set_INTFV"></span><span class="target" id="structRP2040_1_1clocks_1a701be997ccad6ab47423698786aa81ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8set_INTFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTFs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks10clear_INTFEv">
<span id="_CPPv3NV6RP20406clocks10clear_INTFEv"></span><span id="_CPPv2NV6RP20406clocks10clear_INTFEv"></span><span id="RP2040::clocks::clear_INTFV"></span><span class="target" id="structRP2040_1_1clocks_1ad02ff64487f883b9faacbfe3ae8647b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks10clear_INTFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTFs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks11toggle_INTFEv">
<span id="_CPPv3NV6RP20406clocks11toggle_INTFEv"></span><span id="_CPPv2NV6RP20406clocks11toggle_INTFEv"></span><span id="RP2040::clocks::toggle_INTFV"></span><span class="target" id="structRP2040_1_1clocks_1a43eac321f4d48ed5335d42353ffbb3d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks11toggle_INTFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTFs CLK_SYS_RESUS bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20406clocks8get_INTSEv">
<span id="_CPPv3NV6RP20406clocks8get_INTSEv"></span><span id="_CPPv2NV6RP20406clocks8get_INTSEv"></span><span id="RP2040::clocks::get_INTSV"></span><span class="target" id="structRP2040_1_1clocks_1a037d8624a7704b174d48dd0f87487c43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20406clocks8get_INTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTSs CLK_SYS_RESUS bit. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks15CLK_GPOUT0_CTRLE">
<span id="_CPPv3N6RP20406clocks15CLK_GPOUT0_CTRLE"></span><span id="_CPPv2N6RP20406clocks15CLK_GPOUT0_CTRLE"></span><span id="RP2040::clocks::CLK_GPOUT0_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a7b7d2bba85cab68fe00195ebdb151aef"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT0_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks15CLK_GPOUT0_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks14CLK_GPOUT0_DIVE">
<span id="_CPPv3N6RP20406clocks14CLK_GPOUT0_DIVE"></span><span id="_CPPv2N6RP20406clocks14CLK_GPOUT0_DIVE"></span><span id="RP2040::clocks::CLK_GPOUT0_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a2604dba9f70f8329d9d01a828a59d30f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT0_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks14CLK_GPOUT0_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks19CLK_GPOUT0_SELECTEDE">
<span id="_CPPv3N6RP20406clocks19CLK_GPOUT0_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks19CLK_GPOUT0_SELECTEDE"></span><span id="RP2040::clocks::CLK_GPOUT0_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a8364d197cb600ed9c2069f668d3e102c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT0_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks19CLK_GPOUT0_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks15CLK_GPOUT1_CTRLE">
<span id="_CPPv3N6RP20406clocks15CLK_GPOUT1_CTRLE"></span><span id="_CPPv2N6RP20406clocks15CLK_GPOUT1_CTRLE"></span><span id="RP2040::clocks::CLK_GPOUT1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a76bd584d0683221a71370a5617aa2525"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks15CLK_GPOUT1_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks14CLK_GPOUT1_DIVE">
<span id="_CPPv3N6RP20406clocks14CLK_GPOUT1_DIVE"></span><span id="_CPPv2N6RP20406clocks14CLK_GPOUT1_DIVE"></span><span id="RP2040::clocks::CLK_GPOUT1_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aef9ed82e41c42d0462c4beb898144a07"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT1_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks14CLK_GPOUT1_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks19CLK_GPOUT1_SELECTEDE">
<span id="_CPPv3N6RP20406clocks19CLK_GPOUT1_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks19CLK_GPOUT1_SELECTEDE"></span><span id="RP2040::clocks::CLK_GPOUT1_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a6423ef3863922e5149b916e0b1c0e6db"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT1_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks19CLK_GPOUT1_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks15CLK_GPOUT2_CTRLE">
<span id="_CPPv3N6RP20406clocks15CLK_GPOUT2_CTRLE"></span><span id="_CPPv2N6RP20406clocks15CLK_GPOUT2_CTRLE"></span><span id="RP2040::clocks::CLK_GPOUT2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a3b8c62e1319c16c7a4b0015a076f3f7b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks15CLK_GPOUT2_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks14CLK_GPOUT2_DIVE">
<span id="_CPPv3N6RP20406clocks14CLK_GPOUT2_DIVE"></span><span id="_CPPv2N6RP20406clocks14CLK_GPOUT2_DIVE"></span><span id="RP2040::clocks::CLK_GPOUT2_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a6cb54ac07a04d8bc455ca06e722c4a62"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT2_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks14CLK_GPOUT2_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks19CLK_GPOUT2_SELECTEDE">
<span id="_CPPv3N6RP20406clocks19CLK_GPOUT2_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks19CLK_GPOUT2_SELECTEDE"></span><span id="RP2040::clocks::CLK_GPOUT2_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a6ffaf4f18a7b945e32aae8edc2fd52c8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT2_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks19CLK_GPOUT2_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks15CLK_GPOUT3_CTRLE">
<span id="_CPPv3N6RP20406clocks15CLK_GPOUT3_CTRLE"></span><span id="_CPPv2N6RP20406clocks15CLK_GPOUT3_CTRLE"></span><span id="RP2040::clocks::CLK_GPOUT3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a31f35355a03d0758c23dc7288e4adc63"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks15CLK_GPOUT3_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks14CLK_GPOUT3_DIVE">
<span id="_CPPv3N6RP20406clocks14CLK_GPOUT3_DIVE"></span><span id="_CPPv2N6RP20406clocks14CLK_GPOUT3_DIVE"></span><span id="RP2040::clocks::CLK_GPOUT3_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a6d8557459053c5167b7faeb8377687c5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT3_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks14CLK_GPOUT3_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks19CLK_GPOUT3_SELECTEDE">
<span id="_CPPv3N6RP20406clocks19CLK_GPOUT3_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks19CLK_GPOUT3_SELECTEDE"></span><span id="RP2040::clocks::CLK_GPOUT3_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a86f15f77b0a6705751af09735bcd1d69"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_GPOUT3_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks19CLK_GPOUT3_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12CLK_REF_CTRLE">
<span id="_CPPv3N6RP20406clocks12CLK_REF_CTRLE"></span><span id="_CPPv2N6RP20406clocks12CLK_REF_CTRLE"></span><span id="RP2040::clocks::CLK_REF_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1ae8299d21a59e02f2c99eeea0845e2956"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_REF_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12CLK_REF_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11CLK_REF_DIVE">
<span id="_CPPv3N6RP20406clocks11CLK_REF_DIVE"></span><span id="_CPPv2N6RP20406clocks11CLK_REF_DIVE"></span><span id="RP2040::clocks::CLK_REF_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a69aa9744d5dd0bde04f84c67747516eb"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_REF_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11CLK_REF_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks16CLK_REF_SELECTEDE">
<span id="_CPPv3N6RP20406clocks16CLK_REF_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks16CLK_REF_SELECTEDE"></span><span id="RP2040::clocks::CLK_REF_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a19fbe32144060c711305748717b4b58b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_REF_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks16CLK_REF_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12CLK_SYS_CTRLE">
<span id="_CPPv3N6RP20406clocks12CLK_SYS_CTRLE"></span><span id="_CPPv2N6RP20406clocks12CLK_SYS_CTRLE"></span><span id="RP2040::clocks::CLK_SYS_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a70548901b82ffb233aa83678ed355f29"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_SYS_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12CLK_SYS_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11CLK_SYS_DIVE">
<span id="_CPPv3N6RP20406clocks11CLK_SYS_DIVE"></span><span id="_CPPv2N6RP20406clocks11CLK_SYS_DIVE"></span><span id="RP2040::clocks::CLK_SYS_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1adeac1db7512d8f5ec9a9539bf5fb6522"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_SYS_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11CLK_SYS_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks16CLK_SYS_SELECTEDE">
<span id="_CPPv3N6RP20406clocks16CLK_SYS_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks16CLK_SYS_SELECTEDE"></span><span id="RP2040::clocks::CLK_SYS_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a93fe0a5ce156f223340022b3cdffbeda"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_SYS_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks16CLK_SYS_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks13CLK_PERI_CTRLE">
<span id="_CPPv3N6RP20406clocks13CLK_PERI_CTRLE"></span><span id="_CPPv2N6RP20406clocks13CLK_PERI_CTRLE"></span><span id="RP2040::clocks::CLK_PERI_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1ae5e156f3f7089aacf6c8dc3904549025"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_PERI_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks13CLK_PERI_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks17reserved_padding0E">
<span id="_CPPv3N6RP20406clocks17reserved_padding0E"></span><span id="_CPPv2N6RP20406clocks17reserved_padding0E"></span><span id="RP2040::clocks::reserved_padding0__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1acee3dd8e954e6dd748b9748478f0c8d2"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks17reserved_padding0E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks17CLK_PERI_SELECTEDE">
<span id="_CPPv3N6RP20406clocks17CLK_PERI_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks17CLK_PERI_SELECTEDE"></span><span id="RP2040::clocks::CLK_PERI_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1acfe7598786bc4a0ded3480387fffbc61"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_PERI_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks17CLK_PERI_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12CLK_USB_CTRLE">
<span id="_CPPv3N6RP20406clocks12CLK_USB_CTRLE"></span><span id="_CPPv2N6RP20406clocks12CLK_USB_CTRLE"></span><span id="RP2040::clocks::CLK_USB_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aa4d5d38297d43abe9282f59fe84996b6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_USB_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12CLK_USB_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11CLK_USB_DIVE">
<span id="_CPPv3N6RP20406clocks11CLK_USB_DIVE"></span><span id="_CPPv2N6RP20406clocks11CLK_USB_DIVE"></span><span id="RP2040::clocks::CLK_USB_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1add560d8555af6ae82e9e09c5f1eef2c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_USB_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11CLK_USB_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks16CLK_USB_SELECTEDE">
<span id="_CPPv3N6RP20406clocks16CLK_USB_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks16CLK_USB_SELECTEDE"></span><span id="RP2040::clocks::CLK_USB_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aa1b9a8567dad15c923cbdf369132a508"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_USB_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks16CLK_USB_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12CLK_ADC_CTRLE">
<span id="_CPPv3N6RP20406clocks12CLK_ADC_CTRLE"></span><span id="_CPPv2N6RP20406clocks12CLK_ADC_CTRLE"></span><span id="RP2040::clocks::CLK_ADC_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a3c1a4a5bfbae9cd63fb991c5ee26e901"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_ADC_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12CLK_ADC_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11CLK_ADC_DIVE">
<span id="_CPPv3N6RP20406clocks11CLK_ADC_DIVE"></span><span id="_CPPv2N6RP20406clocks11CLK_ADC_DIVE"></span><span id="RP2040::clocks::CLK_ADC_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a871fd72d7402cceadf3c7fee8d22fef7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_ADC_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11CLK_ADC_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks16CLK_ADC_SELECTEDE">
<span id="_CPPv3N6RP20406clocks16CLK_ADC_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks16CLK_ADC_SELECTEDE"></span><span id="RP2040::clocks::CLK_ADC_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a85d1bb61f2601904e63728625eeb74f5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_ADC_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks16CLK_ADC_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12CLK_RTC_CTRLE">
<span id="_CPPv3N6RP20406clocks12CLK_RTC_CTRLE"></span><span id="_CPPv2N6RP20406clocks12CLK_RTC_CTRLE"></span><span id="RP2040::clocks::CLK_RTC_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a7b2e651098f425c736d0266f071301a4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_RTC_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12CLK_RTC_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock control, can be changed on-the-fly (except for auxsrc) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11CLK_RTC_DIVE">
<span id="_CPPv3N6RP20406clocks11CLK_RTC_DIVE"></span><span id="_CPPv2N6RP20406clocks11CLK_RTC_DIVE"></span><span id="RP2040::clocks::CLK_RTC_DIV__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a61710bff28aca25cbfc925c74acbb3be"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_RTC_DIV</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11CLK_RTC_DIVE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock divisor, can be changed on-the-fly </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks16CLK_RTC_SELECTEDE">
<span id="_CPPv3N6RP20406clocks16CLK_RTC_SELECTEDE"></span><span id="_CPPv2N6RP20406clocks16CLK_RTC_SELECTEDE"></span><span id="RP2040::clocks::CLK_RTC_SELECTED__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aaa235317e94d7b0c6b820d1f82a33990"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_RTC_SELECTED</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks16CLK_RTC_SELECTEDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Indicates which SRC is currently selected by the glitchless mux (one-hot). This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks18CLK_SYS_RESUS_CTRLE">
<span id="_CPPv3N6RP20406clocks18CLK_SYS_RESUS_CTRLE"></span><span id="_CPPv2N6RP20406clocks18CLK_SYS_RESUS_CTRLE"></span><span id="RP2040::clocks::CLK_SYS_RESUS_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1ad5c546a6b5d9e0b63c83bebd73b17471"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_SYS_RESUS_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks18CLK_SYS_RESUS_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks20CLK_SYS_RESUS_STATUSE">
<span id="_CPPv3N6RP20406clocks20CLK_SYS_RESUS_STATUSE"></span><span id="_CPPv2N6RP20406clocks20CLK_SYS_RESUS_STATUSE"></span><span id="RP2040::clocks::CLK_SYS_RESUS_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1aa5bed25946bd0b3fb84e457f88324759"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLK_SYS_RESUS_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks20CLK_SYS_RESUS_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11FC0_REF_KHZE">
<span id="_CPPv3N6RP20406clocks11FC0_REF_KHZE"></span><span id="_CPPv2N6RP20406clocks11FC0_REF_KHZE"></span><span id="RP2040::clocks::FC0_REF_KHZ__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a7c754d24d801db8ebf03d26b5964a09d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_REF_KHZ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11FC0_REF_KHZE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Reference clock frequency in kHz </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11FC0_MIN_KHZE">
<span id="_CPPv3N6RP20406clocks11FC0_MIN_KHZE"></span><span id="_CPPv2N6RP20406clocks11FC0_MIN_KHZE"></span><span id="RP2040::clocks::FC0_MIN_KHZ__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aac385521f86b02c981d51a3de3a10f3b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_MIN_KHZ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11FC0_MIN_KHZE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Minimum pass frequency in kHz. This is optional. Set to 0 if you are not using the pass/fail flags </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks11FC0_MAX_KHZE">
<span id="_CPPv3N6RP20406clocks11FC0_MAX_KHZE"></span><span id="_CPPv2N6RP20406clocks11FC0_MAX_KHZE"></span><span id="RP2040::clocks::FC0_MAX_KHZ__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a19c12d886be8faf03177ad840601fbfe"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_MAX_KHZ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks11FC0_MAX_KHZE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Maximum pass frequency in kHz. This is optional. Set to 0x1ffffff if you are not using the pass/fail flags </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks9FC0_DELAYE">
<span id="_CPPv3N6RP20406clocks9FC0_DELAYE"></span><span id="_CPPv2N6RP20406clocks9FC0_DELAYE"></span><span id="RP2040::clocks::FC0_DELAY__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1aa43b6af95b31a25044f8d14306d299be"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_DELAY</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks9FC0_DELAYE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Delays the start of frequency counting to allow the mux to settle Delay is measured in multiples of the reference clock period </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks12FC0_INTERVALE">
<span id="_CPPv3N6RP20406clocks12FC0_INTERVALE"></span><span id="_CPPv2N6RP20406clocks12FC0_INTERVALE"></span><span id="RP2040::clocks::FC0_INTERVAL__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a63fd7ab2dccf8d33bd394b211b48504e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_INTERVAL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks12FC0_INTERVALE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) The test interval is 0.98us * 2**interval, but lets call it 1us * 2**interval The default gives a test interval of 250us </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks7FC0_SRCE">
<span id="_CPPv3N6RP20406clocks7FC0_SRCE"></span><span id="_CPPv2N6RP20406clocks7FC0_SRCE"></span><span id="RP2040::clocks::FC0_SRC__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1ac93579d9aa8f1e10141c31e403aef048"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_SRC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks7FC0_SRCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Clock sent to frequency counter, set to 0 when not required Writing to this register initiates the frequency count </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks10FC0_STATUSE">
<span id="_CPPv3N6RP20406clocks10FC0_STATUSE"></span><span id="_CPPv2N6RP20406clocks10FC0_STATUSE"></span><span id="RP2040::clocks::FC0_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1aa4c3727d5c786bf629d9c771d76b86ef"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks10FC0_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Frequency counter status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks10FC0_RESULTE">
<span id="_CPPv3N6RP20406clocks10FC0_RESULTE"></span><span id="_CPPv2N6RP20406clocks10FC0_RESULTE"></span><span id="RP2040::clocks::FC0_RESULT__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1af435b77d3104e4cbe3573098b4534090"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FC0_RESULT</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks10FC0_RESULTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Result of frequency measurement, only valid when status_done=1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks8WAKE_EN0E">
<span id="_CPPv3N6RP20406clocks8WAKE_EN0E"></span><span id="_CPPv2N6RP20406clocks8WAKE_EN0E"></span><span id="RP2040::clocks::WAKE_EN0__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a3d262ff5c5ba26859be505d04b79f89d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">WAKE_EN0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks8WAKE_EN0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks8WAKE_EN1E">
<span id="_CPPv3N6RP20406clocks8WAKE_EN1E"></span><span id="_CPPv2N6RP20406clocks8WAKE_EN1E"></span><span id="RP2040::clocks::WAKE_EN1__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1af557a335984e11aa0068b37c6a394ac7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">WAKE_EN1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks8WAKE_EN1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) enable clock in wake mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks9SLEEP_EN0E">
<span id="_CPPv3N6RP20406clocks9SLEEP_EN0E"></span><span id="_CPPv2N6RP20406clocks9SLEEP_EN0E"></span><span id="RP2040::clocks::SLEEP_EN0__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1ab40eb3a06f2c29fc10f4d1427fbf797c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SLEEP_EN0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks9SLEEP_EN0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks9SLEEP_EN1E">
<span id="_CPPv3N6RP20406clocks9SLEEP_EN1E"></span><span id="_CPPv2N6RP20406clocks9SLEEP_EN1E"></span><span id="RP2040::clocks::SLEEP_EN1__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a0dd2cac1abb8caeca402c0713100487d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SLEEP_EN1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks9SLEEP_EN1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) enable clock in sleep mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks8ENABLED0E">
<span id="_CPPv3N6RP20406clocks8ENABLED0E"></span><span id="_CPPv2N6RP20406clocks8ENABLED0E"></span><span id="RP2040::clocks::ENABLED0__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1af684f4c910f057a0a2fde2cffb63ade3"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ENABLED0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks8ENABLED0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) indicates the state of the clock enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks8ENABLED1E">
<span id="_CPPv3N6RP20406clocks8ENABLED1E"></span><span id="_CPPv2N6RP20406clocks8ENABLED1E"></span><span id="RP2040::clocks::ENABLED1__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1a56f371a9ff80035d9e65dd3ea117564b"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ENABLED1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks8ENABLED1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) indicates the state of the clock enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks4INTRE">
<span id="_CPPv3N6RP20406clocks4INTRE"></span><span id="_CPPv2N6RP20406clocks4INTRE"></span><span id="RP2040::clocks::INTR__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1ae1146c7184bfdf4044f8d1c447951bdc"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks4INTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Raw Interrupts </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks4INTEE">
<span id="_CPPv3N6RP20406clocks4INTEE"></span><span id="_CPPv2N6RP20406clocks4INTEE"></span><span id="RP2040::clocks::INTE__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a717ecb06b97f8c2cfd440576a217b94b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks4INTEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks4INTFE">
<span id="_CPPv3N6RP20406clocks4INTFE"></span><span id="_CPPv2N6RP20406clocks4INTFE"></span><span id="RP2040::clocks::INTF__uint32_t"></span><span class="target" id="structRP2040_1_1clocks_1a8a9c2e82320d753b6c69a0b5076d2316"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks4INTFE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks4INTSE">
<span id="_CPPv3N6RP20406clocks4INTSE"></span><span id="_CPPv2N6RP20406clocks4INTSE"></span><span id="RP2040::clocks::INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1clocks_1a9a832b13bd1bcf511fcf8036ffd51ce4"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks4INTSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks2idE">
<span id="_CPPv3N6RP20406clocks2idE"></span><span id="_CPPv2N6RP20406clocks2idE"></span><span id="RP2040::clocks::id__struct_id_t"></span><span class="target" id="structRP2040_1_1clocks_1a21dc364ff4d3fa54ed901b3649fa5046"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">4</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks2idE" title="Link to this definition">#</a><br /></dt>
<dd><p>clockss identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20406clocks4sizeE">
<span id="_CPPv3N6RP20406clocks4sizeE"></span><span id="_CPPv2N6RP20406clocks4sizeE"></span><span id="RP2040::clocks::size__std::s"></span><span class="target" id="structRP2040_1_1clocks_1a5e59d2cb9610b5f9df11d2554e27b338"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">200</span></span><a class="headerlink" href="#_CPPv4N6RP20406clocks4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p>clockss size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1busctrl.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct busctrl</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1dma.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct dma</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocksE"><code class="docutils literal notranslate"><span class="pre">RP2040::clocks</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT0_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT0_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT0_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT0_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT0_CTRLER29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT0_CTRLE29CLOCKS_CLK_GPOUT0_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT0_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT0_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT0_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT0_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT0_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT0_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT0_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT1_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT1_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT1_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT1_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT1_CTRLER29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT1_CTRLE29CLOCKS_CLK_GPOUT1_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT1_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT1_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT1_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT1_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT1_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT1_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT1_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT2_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT2_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT2_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT2_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT2_CTRLER29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT2_CTRLE29CLOCKS_CLK_GPOUT2_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT2_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT2_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT2_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT2_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT2_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT2_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT2_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_AUXSRCE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_CLK_GPOUT3_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_GPOUT3_CTRL_DC50Ev"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_DC50()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_CLK_GPOUT3_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_GPOUT3_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_GPOUT3_CTRLER29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_GPOUT3_CTRLE29CLOCKS_CLK_GPOUT3_CTRL_AUXSRCbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_GPOUT3_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_GPOUT3_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_GPOUT3_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_GPOUT3_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_CLK_GPOUT3_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_GPOUT3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18set_CLK_GPOUT3_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_GPOUT3_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_REF_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_REF_CTRL_SRCE23CLOCKS_CLK_REF_CTRL_SRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_REF_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_REF_CTRL_AUXSRCE26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_REF_CTRLER23CLOCKS_CLK_REF_CTRL_SRCR26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_REF_CTRLE23CLOCKS_CLK_REF_CTRL_SRC26CLOCKS_CLK_REF_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_REF_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_REF_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_REF_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_REF_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22clear_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23toggle_CLK_SYS_CTRL_SRCEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_CTRL_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_SYS_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_SYS_CTRL_AUXSRCE26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_SYS_CTRLERbR26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_SYS_CTRLEb26CLOCKS_CLK_SYS_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_SYS_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_SYS_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_SYS_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_SYS_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_SYS_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_SYS_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_AUXSRCE27CLOCKS_CLK_PERI_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_PERI_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_PERI_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_CLK_PERI_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_PERI_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks17get_CLK_PERI_CTRLER27CLOCKS_CLK_PERI_CTRL_AUXSRCRbRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_PERI_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks17set_CLK_PERI_CTRLE27CLOCKS_CLK_PERI_CTRL_AUXSRCbb"><code class="docutils literal notranslate"><span class="pre">set_CLK_PERI_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_AUXSRCE26CLOCKS_CLK_USB_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_USB_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_USB_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_USB_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_USB_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_USB_CTRLER26CLOCKS_CLK_USB_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_USB_CTRLE26CLOCKS_CLK_USB_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_USB_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_USB_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_USB_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_USB_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_AUXSRCE26CLOCKS_CLK_ADC_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_ADC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_ADC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_ADC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_ADC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_ADC_CTRLER26CLOCKS_CLK_ADC_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_ADC_CTRLE26CLOCKS_CLK_ADC_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_ADC_DIVEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_ADC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_ADC_DIVE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_ADC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_AUXSRCEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_AUXSRCE26CLOCKS_CLK_RTC_CTRL_AUXSRC"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_AUXSRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21get_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks21set_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23clear_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24toggle_CLK_RTC_CTRL_KILLEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_KILL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_CLK_RTC_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_PHASEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_PHASEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_PHASE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24clear_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25toggle_CLK_RTC_CTRL_NUDGEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_RTC_CTRL_NUDGE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_CLK_RTC_CTRLER26CLOCKS_CLK_RTC_CTRL_AUXSRCRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_CLK_RTC_CTRLE26CLOCKS_CLK_RTC_CTRL_AUXSRCbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20get_CLK_RTC_DIV_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks20set_CLK_RTC_DIV_FRACE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_CLK_RTC_DIV_INTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19set_CLK_RTC_DIV_INTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV_INT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_CLK_RTC_DIVER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_CLK_RTC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_CLK_RTC_DIVE7uint8_t8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_RTC_DIV()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_CLK_SYS_RESUS_CTRL_TIMEOUTEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_TIMEOUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_CLK_SYS_RESUS_CTRL_TIMEOUTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_TIMEOUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_CLK_SYS_RESUS_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_CLK_SYS_RESUS_CTRL_FRCEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_FRCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">clear_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_CLK_SYS_RESUS_CTRL_CLEAREv"><code class="docutils literal notranslate"><span class="pre">toggle_CLK_SYS_RESUS_CTRL_CLEAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_CLK_SYS_RESUS_CTRLER7uint8_tRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22set_CLK_SYS_RESUS_CTRLE7uint8_tbbb"><code class="docutils literal notranslate"><span class="pre">set_CLK_SYS_RESUS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_CLK_SYS_RESUS_STATUSEv"><code class="docutils literal notranslate"><span class="pre">get_CLK_SYS_RESUS_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_REF_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_REF_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_REF_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_REF_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_MIN_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_MIN_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_MIN_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_MIN_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15get_FC0_MAX_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_MAX_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks15set_FC0_MAX_KHZE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_MAX_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_FC0_DELAYEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_DELAY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_FC0_DELAYE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_DELAY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16get_FC0_INTERVALEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_INTERVAL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks16set_FC0_INTERVALE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_FC0_INTERVAL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11get_FC0_SRCEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11set_FC0_SRCE22CLOCKS_FC0_SRC_FC0_SRC"><code class="docutils literal notranslate"><span class="pre">set_FC0_SRC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_PASSEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_PASS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DONEEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_DONE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_RUNNINGEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_RUNNING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks22get_FC0_STATUS_WAITINGEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_WAITING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FAILEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_FAIL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_SLOWEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_SLOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_FASTEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_FAST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_STATUS_DIEDEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS_DIED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks14get_FC0_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_FC0_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks19get_FC0_RESULT_FRACEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT_FRAC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks18get_FC0_RESULT_KHZEv"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT_KHZ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks14get_FC0_RESULTER7uint8_tR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_FC0_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32clear_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33toggle_WAKE_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23set_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25clear_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26toggle_WAKE_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40get_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40set_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks42clear_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks43toggle_WAKE_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_WAKE_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_WAKE_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_WAKE_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_WAKE_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_WAKE_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">clear_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_WAKE_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">toggle_WAKE_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_WAKE_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_WAKE_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12set_WAKE_EN1Ebbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_WAKE_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31get_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31set_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33clear_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks34toggle_SLEEP_EN0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24set_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26clear_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27toggle_SLEEP_EN0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks41get_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks41set_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks43clear_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks44toggle_SLEEP_EN0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN0Ebbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28set_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30clear_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31toggle_SLEEP_EN1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27set_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29clear_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30toggle_SLEEP_EN1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29set_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks31clear_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32toggle_SLEEP_EN1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30set_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks32clear_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks33toggle_SLEEP_EN1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25set_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27clear_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28toggle_SLEEP_EN1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26set_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28clear_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">clear_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29toggle_SLEEP_EN1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">toggle_SLEEP_EN1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13get_SLEEP_EN1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SLEEP_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks13set_SLEEP_EN1Ebbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_SLEEP_EN1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_clocksEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_clocks()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_adc_adcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_adc_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_adcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_adc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_busctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_busctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks30get_ENABLED0_clk_sys_busfabricEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_busfabric()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_dmaEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_dma()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_i2c0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_i2c1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_i2c1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks23get_ENABLED0_clk_sys_ioEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_io()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_jtagEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_jtag()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks40get_ENABLED0_clk_sys_vreg_and_chip_resetEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_vreg_and_chip_reset()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_padsEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pads()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pio0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_pio1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pio1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_sysEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pll_sys()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED0_clk_sys_pll_usbEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pll_usb()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_psmEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_psm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_pwmEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_pwm()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED0_clk_sys_resetsEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_resets()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_romEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rom()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_roscEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_rtc_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_rtc_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_rtcEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_rtc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED0_clk_sys_sioEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sio()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_peri_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_spi0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_peri_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_peri_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED0_clk_sys_spi1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_spi1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram2Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED0_clk_sys_sram3Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0_clk_sys_sram3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_ENABLED0ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ENABLED0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram4Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sram4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_sram5Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sram5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_sys_syscfgEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_syscfg()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_sysinfoEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_sysinfo()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_tbmanEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_tbman()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_timerEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_timer()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_peri_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart0Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_uart0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks27get_ENABLED1_clk_peri_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_peri_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks26get_ENABLED1_clk_sys_uart1Ev"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_uart1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_sys_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks28get_ENABLED1_clk_usb_usbctrlEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_usb_usbctrl()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks29get_ENABLED1_clk_sys_watchdogEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_watchdog()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks24get_ENABLED1_clk_sys_xipEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_xip()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks25get_ENABLED1_clk_sys_xoscEv"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1_clk_sys_xosc()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks12get_ENABLED1ERbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ENABLED1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTREv"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTEEv"><code class="docutils literal notranslate"><span class="pre">get_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8set_INTEEv"><code class="docutils literal notranslate"><span class="pre">set_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks10clear_INTEEv"><code class="docutils literal notranslate"><span class="pre">clear_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11toggle_INTEEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTFEv"><code class="docutils literal notranslate"><span class="pre">get_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8set_INTFEv"><code class="docutils literal notranslate"><span class="pre">set_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks10clear_INTFEv"><code class="docutils literal notranslate"><span class="pre">clear_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks11toggle_INTFEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20406clocks8get_INTSEv"><code class="docutils literal notranslate"><span class="pre">get_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT0_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT0_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT0_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT0_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT1_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT1_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT1_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT1_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT2_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT2_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT2_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT2_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks15CLK_GPOUT3_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks14CLK_GPOUT3_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks19CLK_GPOUT3_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_GPOUT3_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_REF_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_REF_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_REF_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_REF_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_SYS_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_SYS_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_SYS_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks13CLK_PERI_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_PERI_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks17CLK_PERI_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_PERI_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_USB_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_USB_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_USB_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_USB_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_ADC_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_ADC_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_ADC_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_ADC_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12CLK_RTC_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11CLK_RTC_DIVE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_DIV</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks16CLK_RTC_SELECTEDE"><code class="docutils literal notranslate"><span class="pre">CLK_RTC_SELECTED</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks18CLK_SYS_RESUS_CTRLE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_RESUS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks20CLK_SYS_RESUS_STATUSE"><code class="docutils literal notranslate"><span class="pre">CLK_SYS_RESUS_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_REF_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_REF_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_MIN_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_MIN_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks11FC0_MAX_KHZE"><code class="docutils literal notranslate"><span class="pre">FC0_MAX_KHZ</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9FC0_DELAYE"><code class="docutils literal notranslate"><span class="pre">FC0_DELAY</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks12FC0_INTERVALE"><code class="docutils literal notranslate"><span class="pre">FC0_INTERVAL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks7FC0_SRCE"><code class="docutils literal notranslate"><span class="pre">FC0_SRC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks10FC0_STATUSE"><code class="docutils literal notranslate"><span class="pre">FC0_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks10FC0_RESULTE"><code class="docutils literal notranslate"><span class="pre">FC0_RESULT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8WAKE_EN0E"><code class="docutils literal notranslate"><span class="pre">WAKE_EN0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8WAKE_EN1E"><code class="docutils literal notranslate"><span class="pre">WAKE_EN1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9SLEEP_EN0E"><code class="docutils literal notranslate"><span class="pre">SLEEP_EN0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks9SLEEP_EN1E"><code class="docutils literal notranslate"><span class="pre">SLEEP_EN1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8ENABLED0E"><code class="docutils literal notranslate"><span class="pre">ENABLED0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks8ENABLED1E"><code class="docutils literal notranslate"><span class="pre">ENABLED1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTEE"><code class="docutils literal notranslate"><span class="pre">INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTFE"><code class="docutils literal notranslate"><span class="pre">INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4INTSE"><code class="docutils literal notranslate"><span class="pre">INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20406clocks4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>