
{ 
    crc :  8377969200457728890  , 
    ccp_crc :  0  , 
    cmdline : " --incr --debug typical --relax --mt auto -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ddr3_dimm_micron_sim xil_defaultlib.ddr3_dimm_micron_sim xil_defaultlib.glbl" , 
    buildDate : "Oct 19 2021" , 
    buildTime : "02:56:52" , 
    linkCmd : "/usr/bin/gcc -Wa,-W  -O -fPIC  -m64  -Wl,--no-as-needed  -Wl,--unresolved-symbols=ignore-all  -o \"xsim.dir/ddr3_dimm_micron_sim/xsimk\"   \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_0.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_1.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_2.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_3.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_4.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_5.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_6.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_7.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_8.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_9.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_10.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_11.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_12.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_13.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_14.lnx64.o\" \"xsim.dir/ddr3_dimm_micron_sim/obj/xsim_15.lnx64.o\" -L\"/tools/Xilinx/Vivado/2021.2/lib/lnx64.o\" -lrdi_simulator_kernel   -lrdi_simbridge_kernel" , 
    aggregate_nets : 
    [ 
    ] 
} 