set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {logic_chain.vo logic_chain_v.sdo}}
	{{"Fast Model"} {logic_chain_fast.vo logic_chain_v_fast.sdo}}
}
