--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.257ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y61.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.516 - 1.456)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y121.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X24Y103.A5     net (fanout=2)        0.918   system/rst/d25
    SLICE_X24Y103.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y61.CE      net (fanout=2)        2.631   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y61.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.733ns logic, 3.549ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.516 - 1.443)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X24Y103.A4     net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X24Y103.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y61.CE      net (fanout=2)        2.631   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y61.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.733ns logic, 3.036ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X24Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.472 - 1.456)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y121.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X24Y103.A5     net (fanout=2)        0.918   system/rst/d25
    SLICE_X24Y103.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y68.CE      net (fanout=2)        1.606   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.733ns logic, 2.524ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.472 - 1.443)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X24Y103.A4     net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X24Y103.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X24Y68.CE      net (fanout=2)        1.606   system/rst/d25_d25_d_AND_3_o
    SLICE_X24Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.733ns logic, 2.011ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X25Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.093 - 0.116)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y122.A      Treg                  1.577   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X24Y122.D4     net (fanout=2)        0.401   system/rst/clkdiv/rst_b
    SLICE_X24Y122.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X25Y127.SR     net (fanout=7)        0.708   system/rst/clkdiv/rst_b_inv
    SLICE_X25Y127.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.940ns logic, 1.109ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X91Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y104.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X91Y104.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X91Y104.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X25Y121.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y121.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X25Y121.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X25Y121.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X25Y122.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y122.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X25Y122.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<4>
    SLICE_X25Y122.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.145ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (SLICE_X60Y155.A6), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.971ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.826 - 0.965)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y113.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y125.A3     net (fanout=137)      1.191   system/mac_rx_valid<2>
    SLICE_X90Y125.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y153.A1     net (fanout=534)      3.415   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y153.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X60Y156.B1     net (fanout=5)        0.850   system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X60Y156.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Mmux_n010331
    SLICE_X60Y155.B2     net (fanout=4)        0.624   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<2>
    SLICE_X60Y155.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X60Y155.A6     net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X60Y155.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (0.767ns logic, 6.204ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.826 - 0.965)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y113.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y125.A3     net (fanout=137)      1.191   system/mac_rx_valid<2>
    SLICE_X90Y125.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y153.A1     net (fanout=534)      3.415   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y153.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X61Y154.C4     net (fanout=5)        0.519   system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X61Y154.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Mmux_n010341
    SLICE_X60Y155.B1     net (fanout=4)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<3>
    SLICE_X60Y155.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X60Y155.A6     net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X60Y155.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (0.767ns logic, 5.995ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.826 - 0.965)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y113.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y125.A3     net (fanout=137)      1.191   system/mac_rx_valid<2>
    SLICE_X90Y125.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y153.A1     net (fanout=534)      3.415   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y153.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X60Y156.C1     net (fanout=5)        0.748   system/phy_en.phy_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X60Y156.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Mmux_n010321
    SLICE_X60Y155.B5     net (fanout=5)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<1>
    SLICE_X60Y155.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X60Y155.A6     net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X60Y155.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (0.767ns logic, 5.802ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (SLICE_X101Y118.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.899 - 1.021)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y123.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X79Y93.D2      net (fanout=1)        2.000   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X79Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X97Y118.D4     net (fanout=49)       2.278   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (0.859ns logic, 5.955ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.899 - 1.022)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y120.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X79Y93.D4      net (fanout=2)        1.788   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X79Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X97Y118.D4     net (fanout=49)       2.278   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (0.903ns logic, 5.743ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.728 - 0.750)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X97Y118.D2     net (fanout=14)       2.469   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_7
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.791ns logic, 4.146ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 (SLICE_X101Y118.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.899 - 1.021)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y123.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X79Y93.D2      net (fanout=1)        2.000   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X79Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X97Y118.D4     net (fanout=49)       2.278   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (0.859ns logic, 5.955ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.899 - 1.022)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y120.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X79Y93.D4      net (fanout=2)        1.788   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X79Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X97Y118.D4     net (fanout=49)       2.278   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (0.903ns logic, 5.743ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.728 - 0.750)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y92.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X97Y118.D2     net (fanout=14)       2.469   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X97Y118.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X91Y113.C5     net (fanout=12)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X91Y113.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CE    net (fanout=2)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X101Y118.CLK   Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.791ns logic, 4.146ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.last_rst_ipb (SLICE_X79Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rst_ipb_buf_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.last_rst_ipb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.490 - 0.387)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rst_ipb_buf_1 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.last_rst_ipb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y119.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rst_ipb_buf_1
    SLICE_X79Y120.AX     net (fanout=5)        0.101   system/phy_en.phy_ipb_ctrl/udp_if/rst_ipb_125
    SLICE_X79Y120.CLK    Tckdi       (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.last_rst_ipb
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.last_rst_ipb
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.777 - 0.716)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X96Y96.AQ                Tcko                  0.307   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.500   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<0>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.100ns (-0.400ns logic, 0.500ns route)
                                                                 (-400.0% logic, 500.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y27.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/wea (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.419 - 0.275)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/wea to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y135.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/wea
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/wea
    RAMB36_X3Y27.WEAL0      net (fanout=8)        0.225   system/phy_en.phy_ipb_ctrl/udp_if/wea
    RAMB36_X3Y27.CLKARDCLKL Trckc_WEA   (-Th)     0.127   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.029ns logic, 0.225ns route)
                                                          (-14.8% logic, 114.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.463ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73 (SLICE_X91Y48.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.936 - 0.968)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y92.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X95Y64.A3      net (fanout=530)      2.588   system/rst_macclk<0>
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.031ns logic, 5.365ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.936 - 0.952)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y101.DQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found
    SLICE_X96Y64.A1      net (fanout=4)        2.164   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (0.919ns logic, 4.692ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.717 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y72.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y64.A5      net (fanout=2)        0.596   system/mac_rx_last<0>
    SLICE_X92Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X95Y64.A1      net (fanout=41)       0.634   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_73
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (1.099ns logic, 4.007ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74 (SLICE_X91Y48.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.936 - 0.968)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y92.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X95Y64.A3      net (fanout=530)      2.588   system/rst_macclk<0>
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.031ns logic, 5.365ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.936 - 0.952)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y101.DQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found
    SLICE_X96Y64.A1      net (fanout=4)        2.164   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (0.919ns logic, 4.692ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.717 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y72.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y64.A5      net (fanout=2)        0.596   system/mac_rx_last<0>
    SLICE_X92Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X95Y64.A1      net (fanout=41)       0.634   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_74
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (1.099ns logic, 4.007ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75 (SLICE_X91Y48.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.936 - 0.968)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y92.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X95Y64.A3      net (fanout=530)      2.588   system/rst_macclk<0>
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.031ns logic, 5.365ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.936 - 0.952)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y101.DQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_transactor/req_not_found
    SLICE_X96Y64.A1      net (fanout=4)        2.164   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rxreq_not_found
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (0.919ns logic, 4.692ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.717 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y72.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y64.A5      net (fanout=2)        0.596   system/mac_rx_last<0>
    SLICE_X92Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_data<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X95Y64.A1      net (fanout=41)       0.634   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X95Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X96Y64.A6      net (fanout=1)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X96Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X96Y66.A1      net (fanout=9)        0.758   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X96Y66.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y48.CE      net (fanout=23)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y48.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<76>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_75
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (1.099ns logic, 4.007ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y10.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.446 - 0.299)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y47.DQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_7
    RAMB36_X4Y10.DIADI3     net (fanout=5)        0.255   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
    RAMB36_X4Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.083ns logic, 0.255ns route)
                                                          (-48.3% logic, 148.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y10.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.446 - 0.299)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y47.BQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_5
    RAMB36_X4Y10.DIADI1     net (fanout=5)        0.259   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<5>
    RAMB36_X4Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    ----------------------------------------------------  ---------------------------
    Total                                         0.176ns (-0.083ns logic, 0.259ns route)
                                                          (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y9.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.474 - 0.320)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X87Y47.DQ        Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X5Y9.DIADI3     net (fanout=1)        0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
    RAMB36_X5Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                         system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.184ns (-0.100ns logic, 0.284ns route)
                                                         (-54.3% logic, 154.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (1.603 - 1.429)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y135.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.A2      net (fanout=23)       2.947   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.397   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (0.808ns logic, 4.344ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (1.603 - 1.429)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y135.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.A5      net (fanout=22)       2.539   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.397   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.723ns logic, 3.936ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.489 - 1.429)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y135.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.A2      net (fanout=23)       2.947   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y68.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.774ns logic, 3.201ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.489 - 1.429)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y135.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.A5      net (fanout=22)       2.539   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y68.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.689ns logic, 2.793ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (1.603 - 1.429)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y135.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.539   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.456ns logic, 3.539ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X21Y133.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y133.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y133.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y133.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X21Y134.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y134.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y134.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X21Y135.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y135.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X21Y135.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X21Y135.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4711 paths analyzed, 2606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.898ns.
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X6Y12.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (1.487 - 1.601)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y17.DMUX           Tshcko                0.422   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                              usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    RAMB36_X6Y12.ADDRBWRADDRU14 net (fanout=10)       3.847   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
    RAMB36_X6Y12.CLKBWRCLKU     Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                              usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             4.749ns (0.902ns logic, 3.847ns route)
                                                              (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X6Y12.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.748ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (1.487 - 1.601)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y17.DMUX           Tshcko                0.422   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                              usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    RAMB36_X6Y12.ADDRBWRADDRL14 net (fanout=10)       3.846   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
    RAMB36_X6Y12.CLKBWRCLKL     Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                              usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             4.748ns (0.902ns logic, 3.846ns route)
                                                              (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X6Y12.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (1.487 - 1.601)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X67Y17.BQ            Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                             usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    RAMB36_X6Y12.ADDRBWRADDRL6 net (fanout=10)       3.883   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
    RAMB36_X6Y12.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                             usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            4.700ns (0.817ns logic, 3.883ns route)
                                                             (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X6Y12.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.536 - 0.391)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y63.AQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<121>
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF
    RAMB36_X6Y12.DIPBDIP3   net (fanout=1)        0.248   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<124>
    RAMB36_X6Y12.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.083ns logic, 0.248ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X6Y12.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.536 - 0.391)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y63.BQ         Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<121>
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF
    RAMB36_X6Y12.DIBDI31    net (fanout=1)        0.250   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<123>
    RAMB36_X6Y12.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.167ns (-0.083ns logic, 0.250ns route)
                                                          (-49.7% logic, 149.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X5Y7.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.544 - 0.389)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y35.DMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<92>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF
    RAMB36_X5Y7.DIPBDIP1   net (fanout=1)        0.230   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<16>
    RAMB36_X5Y7.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.052ns logic, 0.230ns route)
                                                         (-29.2% logic, 129.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y92.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X52Y18.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.825ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X49Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.087 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.428ns (1.714ns logic, 12.714ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.361ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.087 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.361ns (1.714ns logic, 12.647ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.165ns (3.087 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.061ns (1.714ns logic, 12.347ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X49Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.087 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.428ns (1.714ns logic, 12.714ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.361ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.087 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.361ns (1.714ns logic, 12.647ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.165ns (3.087 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X49Y77.SR      net (fanout=15)       2.011   system/sram2_if/sramInterface/_n0147
    SLICE_X49Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.061ns (1.714ns logic, 12.347ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X34Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.863ns (Levels of Logic = 9)
  Clock Path Skew:      -0.330ns (2.949 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.446   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.863ns (1.714ns logic, 12.149ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.796ns (Levels of Logic = 9)
  Clock Path Skew:      -0.330ns (2.949 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.446   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.796ns (1.714ns logic, 12.082ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.496ns (Levels of Logic = 9)
  Clock Path Skew:      -0.303ns (2.949 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.B4      net (fanout=39)       0.847   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y70.BMUX    Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_731_o2
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y62.B2      net (fanout=1)        1.032   system/ipb_fabric/N36
    SLICE_X54Y62.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C4      net (fanout=33)       0.527   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y62.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y101.B2     net (fanout=4)        2.442   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y101.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y101.A5     net (fanout=7)        0.317   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X34Y102.A5     net (fanout=7)        0.315   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X34Y102.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.446   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.496ns (1.714ns logic, 11.782ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X55Y71.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.491 - 1.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.BQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X55Y71.A6      net (fanout=2)        0.097   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X55Y71.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y71.B3      net (fanout=6)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.075ns logic, 0.226ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y71.A1      net (fanout=68)       0.350   system/ipb_arb/src<1>
    SLICE_X55Y71.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y71.B3      net (fanout=6)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.075ns logic, 0.479ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y71.A3      net (fanout=69)       0.485   system/ipb_arb/src<0>
    SLICE_X55Y71.A       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y71.B3      net (fanout=6)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.075ns logic, 0.614ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X55Y71.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.491 - 1.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X55Y71.C5      net (fanout=2)        0.119   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X55Y71.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X55Y71.D3      net (fanout=6)        0.128   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.075ns logic, 0.247ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y71.C4      net (fanout=69)       0.326   system/ipb_arb/src<0>
    SLICE_X55Y71.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X55Y71.D3      net (fanout=6)        0.128   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.075ns logic, 0.454ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y71.C1      net (fanout=68)       0.397   system/ipb_arb/src<1>
    SLICE_X55Y71.C       Tilo                  0.034   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X55Y71.D3      net (fanout=6)        0.128   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X55Y71.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.075ns logic, 0.525ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X54Y72.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.491 - 1.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_15
    SLICE_X54Y72.A6      net (fanout=2)        0.155   system/ipb_from_masters[2]_ipb_addr<15>
    SLICE_X54Y72.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X54Y72.B3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X54Y72.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.075ns logic, 0.290ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X54Y72.A3      net (fanout=68)       0.261   system/ipb_arb/src<1>
    SLICE_X54Y72.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X54Y72.B3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X54Y72.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.075ns logic, 0.396ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (1.491 - 1.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y72.A4      net (fanout=69)       0.295   system/ipb_arb/src<0>
    SLICE_X54Y72.A       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X54Y72.B3      net (fanout=6)        0.135   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X54Y72.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.075ns logic, 0.430ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y92.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2879316 paths analyzed, 14177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.112ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X3Y25.WEAU0), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.916ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X29Y54.A1         net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU0      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.916ns (2.043ns logic, 19.873ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.849ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X29Y54.A3         net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU0      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.849ns (2.043ns logic, 19.806ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (1.520 - 1.604)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y64.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5         net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU0      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.549ns (2.043ns logic, 19.506ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X3Y25.WEAU1), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.916ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X29Y54.A1         net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU1      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.916ns (2.043ns logic, 19.873ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.849ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X29Y54.A3         net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU1      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.849ns (2.043ns logic, 19.806ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (1.520 - 1.604)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y64.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5         net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU1      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.549ns (2.043ns logic, 19.506ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X3Y25.WEAU2), 4890 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.916ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X29Y54.A1         net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.916ns (2.043ns logic, 19.873ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.849ns (Levels of Logic = 12)
  Clock Path Skew:      -0.111ns (1.520 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y76.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X29Y54.A3         net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.849ns (2.043ns logic, 19.806ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (1.520 - 1.604)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y64.AQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5         net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4         net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A2         net (fanout=39)       0.495   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y61.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X78Y28.C3         net (fanout=2)        2.471   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X78Y28.CMUX       Tilo                  0.192   usr/ipb_vfat2_2_inst/tx_en
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X92Y8.D5          net (fanout=4)        1.339   user_ipb_mosi[0]_ipb_strobe
    SLICE_X92Y8.DMUX        Tilo                  0.196   user_ipb_miso[0]_ipb_rdata<26>
                                                          usr/ipb_vfat2_0_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y40.B4         net (fanout=1)        2.831   user_ipb_miso[0]_ipb_ack
    SLICE_X62Y40.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X62Y40.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X62Y40.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y61.D5         net (fanout=11)       1.507   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y61.DMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X64Y78.A6         net (fanout=12)       1.735   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B2         net (fanout=1)        0.724   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y78.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X69Y103.A2        net (fanout=7)        1.801   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X69Y103.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       1.622   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.549ns (2.043ns logic, 19.506ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_4 (SLICE_X14Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_20 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_20 to system/mst.i2c_m/u2/slaveaddress_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.098   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_20
    SLICE_X14Y39.AX      net (fanout=3)        0.109   system/regs_from_ipbus<14><20>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_5 (SLICE_X14Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_21 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_21 to system/mst.i2c_m/u2/slaveaddress_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.098   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_21
    SLICE_X14Y39.BX      net (fanout=3)        0.109   system/regs_from_ipbus<14><21>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_6 (SLICE_X14Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_22 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_22 to system/mst.i2c_m/u2/slaveaddress_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.CQ      Tcko                  0.098   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_22
    SLICE_X14Y39.CX      net (fanout=3)        0.109   system/regs_from_ipbus<14><22>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.394ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_12 (SLICE_X48Y64.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (1.512ns logic, 11.476ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.921ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     12.921ns (1.512ns logic, 11.409ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (3.078 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_12
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (1.512ns logic, 11.109ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_13 (SLICE_X48Y64.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (1.512ns logic, 11.476ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.921ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     12.921ns (1.512ns logic, 11.409ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (3.078 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_13
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (1.512ns logic, 11.109ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_14 (SLICE_X48Y64.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y54.A1      net (fanout=68)       2.694   system/ipb_arb/src<1>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (1.512ns logic, 11.476ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.921ns (Levels of Logic = 8)
  Clock Path Skew:      -0.201ns (3.078 - 3.279)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y54.A3      net (fanout=69)       2.627   system/ipb_arb/src<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     12.921ns (1.512ns logic, 11.409ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_14 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.621ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (3.078 - 3.252)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X29Y54.A5      net (fanout=35)       2.327   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X29Y54.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X54Y61.D4      net (fanout=263)      2.050   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X54Y61.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y61.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X54Y61.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D2      net (fanout=39)       0.917   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y68.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A4      net (fanout=33)       0.709   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y61.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y61.B3      net (fanout=4)        0.352   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y61.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y34.C1      net (fanout=7)        1.584   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y34.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_2005_o11
    SLICE_X52Y38.A3      net (fanout=7)        0.624   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_2005_o
    SLICE_X52Y38.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X48Y64.SR      net (fanout=8)        2.067   system/sram1_if/sramInterface/_n0147
    SLICE_X48Y64.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<15>
                                                       system/sram1_if/sramInterface/DATA_O_14
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (1.512ns logic, 11.109ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X63Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y38.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X63Y38.A5      net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X63Y38.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_1 (SLICE_X53Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_1 (FF)
  Destination:          system/sram1_if/bist/addr_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.464 - 0.432)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_1 to system/sram1_if/bist/addr_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.BQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_1
    SLICE_X53Y22.CX      net (fanout=1)        0.096   system/sram1_if/bist/addr_rr<1>
    SLICE_X53Y22.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/addr_r<0>
                                                       system/sram1_if/bist/addr_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/write_r (SLICE_X43Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/write_rr (FF)
  Destination:          system/sram1_if/bist/write_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.472 - 0.437)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/write_rr to system/sram1_if/bist/write_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.AQ      Tcko                  0.098   system/sram1_if/bist/write_rr
                                                       system/sram1_if/bist/write_rr
    SLICE_X43Y30.AX      net (fanout=1)        0.102   system/sram1_if/bist/write_rr
    SLICE_X43Y30.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/write_r
                                                       system/sram1_if/bist/write_r
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X52Y18.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.290ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X57Y86.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y85.B2      net (fanout=4)        0.597   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y85.C5      net (fanout=1)        0.423   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y85.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y86.C2      net (fanout=2)        0.469   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.849ns logic, 2.336ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X57Y85.B1      net (fanout=4)        0.589   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X57Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y85.C5      net (fanout=1)        0.423   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y85.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y86.C2      net (fanout=2)        0.469   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.849ns logic, 2.328ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y81.C5      net (fanout=4)        0.549   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y85.C4      net (fanout=1)        0.629   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X57Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y85.A5      net (fanout=1)        0.492   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y86.C6      net (fanout=2)        0.371   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.726ns logic, 2.336ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X57Y86.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y85.B2      net (fanout=4)        0.597   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y85.C5      net (fanout=1)        0.423   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y85.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y86.B2      net (fanout=2)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X57Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.849ns logic, 2.162ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.003ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X57Y85.B1      net (fanout=4)        0.589   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X57Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y85.C5      net (fanout=1)        0.423   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y85.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D5      net (fanout=1)        0.552   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y86.B2      net (fanout=2)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X57Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.849ns logic, 2.154ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y81.C5      net (fanout=4)        0.549   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y85.C4      net (fanout=1)        0.629   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X57Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y85.A5      net (fanout=1)        0.492   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y86.B6      net (fanout=2)        0.376   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o12
    SLICE_X57Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X57Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (0.726ns logic, 2.156ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X69Y83.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y80.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X71Y80.A1      net (fanout=1)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X71Y80.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y81.C5      net (fanout=1)        0.418   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X69Y83.C4      net (fanout=2)        0.517   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X69Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.726ns logic, 2.229ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.886 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X71Y80.A3      net (fanout=4)        0.702   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X71Y80.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y81.C5      net (fanout=1)        0.418   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X69Y83.C4      net (fanout=2)        0.517   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X69Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.682ns logic, 2.227ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.845ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.886 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X71Y80.A4      net (fanout=4)        0.638   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X71Y80.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X71Y81.C5      net (fanout=1)        0.418   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X71Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X71Y81.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X69Y83.C4      net (fanout=2)        0.517   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X69Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o11
    SLICE_X69Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o1
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2560_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.682ns logic, 2.163ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X64Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.448 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X64Y83.AI      net (fanout=4)        0.150   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.011ns logic, 0.150ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X67Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X67Y81.A5      net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X67Y81.CLK     Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (SLICE_X67Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X67Y82.A5      net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X67Y82.CLK     Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.189ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X19Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.811ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y70.A3      net (fanout=3)        2.588   user_mac_addr<3>
    SLICE_X18Y70.AMUX    Tilo                  0.189   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X19Y73.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X19Y73.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.246ns logic, 2.943ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X19Y73.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.067ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y70.A3      net (fanout=3)        2.588   user_mac_addr<3>
    SLICE_X18Y70.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X19Y73.CLK     net (fanout=2)        0.517   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.828ns logic, 3.105ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X19Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.786ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y70.A3      net (fanout=3)        1.130   user_mac_addr<3>
    SLICE_X18Y70.AMUX    Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X19Y73.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X19Y73.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.521ns logic, 1.265ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X19Y73.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.741ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.741ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y70.A3      net (fanout=3)        1.130   user_mac_addr<3>
    SLICE_X18Y70.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X19Y73.CLK     net (fanout=2)        0.211   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.400ns logic, 1.341ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.866ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X16Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.134ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y71.B3      net (fanout=3)        2.256   user_mac_addr<2>
    SLICE_X16Y71.BMUX    Tilo                  0.198   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X16Y74.SR      net (fanout=2)        0.460   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X16Y74.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.150ns logic, 2.716ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X16Y74.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.493ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y71.B3      net (fanout=3)        2.256   user_mac_addr<2>
    SLICE_X16Y71.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X16Y74.CLK     net (fanout=2)        0.485   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.766ns logic, 2.741ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X16Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.603ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.603ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y71.B3      net (fanout=3)        0.978   user_mac_addr<2>
    SLICE_X16Y71.BMUX    Tilo                  0.083   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X16Y74.SR      net (fanout=2)        0.176   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X16Y74.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.449ns logic, 1.154ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X16Y74.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.518ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.518ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y71.B3      net (fanout=3)        0.978   user_mac_addr<2>
    SLICE_X16Y71.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X16Y74.CLK     net (fanout=2)        0.194   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.346ns logic, 1.172ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.728ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.272ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y72.A4      net (fanout=3)        2.168   user_mac_addr<1>
    SLICE_X18Y72.AMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X19Y72.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X19Y72.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (1.181ns logic, 2.547ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y72.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.579ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y72.A4      net (fanout=3)        2.168   user_mac_addr<1>
    SLICE_X18Y72.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X19Y72.CLK     net (fanout=2)        0.491   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.762ns logic, 2.659ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.586ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y72.A4      net (fanout=3)        0.976   user_mac_addr<1>
    SLICE_X18Y72.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X19Y72.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X19Y72.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.463ns logic, 1.123ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X19Y72.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.525ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.525ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y72.A4      net (fanout=3)        0.976   user_mac_addr<1>
    SLICE_X18Y72.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X19Y72.CLK     net (fanout=2)        0.206   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.343ns logic, 1.182ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.131ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X21Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.869ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y73.A5      net (fanout=3)        2.518   user_mac_addr<0>
    SLICE_X20Y73.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X21Y73.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X21Y73.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.234ns logic, 2.897ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X21Y73.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.195ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y73.A5      net (fanout=3)        2.518   user_mac_addr<0>
    SLICE_X20Y73.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X21Y73.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (0.809ns logic, 2.996ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X21Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.786ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y73.A5      net (fanout=3)        1.136   user_mac_addr<0>
    SLICE_X20Y73.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X21Y73.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X21Y73.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.503ns logic, 1.283ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X21Y73.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.712ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.712ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y73.A5      net (fanout=3)        1.136   user_mac_addr<0>
    SLICE_X20Y73.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X21Y73.CLK     net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.383ns logic, 1.329ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.093ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y39.A4      net (fanout=5)        0.863   system/regs_from_ipbus<11><12>
    SLICE_X12Y39.AMUX    Tilo                  0.190   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X15Y39.SR      net (fanout=2)        0.362   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X15Y39.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.868ns logic, 1.225ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.457ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y39.A4      net (fanout=5)        0.863   system/regs_from_ipbus<11><12>
    SLICE_X12Y39.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X15Y39.CLK     net (fanout=2)        0.231   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.449ns logic, 1.094ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y39.A4      net (fanout=5)        0.343   system/regs_from_ipbus<11><12>
    SLICE_X12Y39.AMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X15Y39.SR      net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X15Y39.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.269ns logic, 0.483ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X15Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.589ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X12Y39.A4      net (fanout=5)        0.343   system/regs_from_ipbus<11><12>
    SLICE_X12Y39.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X15Y39.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.149ns logic, 0.440ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.729ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X8Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.271ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X9Y72.A4       net (fanout=3)        2.122   user_mac_addr<1>
    SLICE_X9Y72.AMUX     Tilo                  0.186   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X8Y72.SR       net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X8Y72.CLK      Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.134ns logic, 2.595ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X8Y72.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.634ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X9Y72.A4       net (fanout=3)        2.122   user_mac_addr<1>
    SLICE_X9Y72.A        Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X8Y72.CLK      net (fanout=2)        0.482   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.762ns logic, 2.604ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X8Y72.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.573ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.573ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X9Y72.A4       net (fanout=3)        0.951   user_mac_addr<1>
    SLICE_X9Y72.AMUX     Tilo                  0.078   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X8Y72.SR       net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X8Y72.CLK      Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.441ns logic, 1.132ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X8Y72.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.491ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.491ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X9Y72.A4       net (fanout=3)        0.951   user_mac_addr<1>
    SLICE_X9Y72.A        Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X8Y72.CLK      net (fanout=2)        0.197   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.343ns logic, 1.148ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.804ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.196ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y70.A3       net (fanout=3)        2.179   user_mac_addr<3>
    SLICE_X8Y70.AMUX     Tilo                  0.189   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X9Y70.SR       net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X9Y70.CLK      Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.246ns logic, 2.558ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y70.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.517ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y70.A3       net (fanout=3)        2.179   user_mac_addr<3>
    SLICE_X8Y70.A        Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X9Y70.CLK      net (fanout=2)        0.476   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.828ns logic, 2.655ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y70.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.635ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.635ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y70.A3       net (fanout=3)        0.967   user_mac_addr<3>
    SLICE_X8Y70.AMUX     Tilo                  0.080   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X9Y70.SR       net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X9Y70.CLK      Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.521ns logic, 1.114ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y70.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.556ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y70.A3       net (fanout=3)        0.967   user_mac_addr<3>
    SLICE_X8Y70.A        Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X9Y70.CLK      net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.400ns logic, 1.156ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.581ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X11Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.419ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y71.A5      net (fanout=3)        1.918   user_mac_addr<2>
    SLICE_X11Y71.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X11Y71.SR      net (fanout=2)        0.475   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X11Y71.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.188ns logic, 2.393ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X11Y71.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.952ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.048ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y71.A5      net (fanout=3)        1.918   user_mac_addr<2>
    SLICE_X11Y71.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X11Y71.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.766ns logic, 2.282ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X11Y71.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.492ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.492ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y71.A5      net (fanout=3)        0.844   user_mac_addr<2>
    SLICE_X11Y71.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X11Y71.SR      net (fanout=2)        0.183   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X11Y71.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.465ns logic, 1.027ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X11Y71.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.337ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.337ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y71.A5      net (fanout=3)        0.844   user_mac_addr<2>
    SLICE_X11Y71.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X11Y71.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.346ns logic, 0.991ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.881ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X13Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.119ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y74.A4      net (fanout=3)        2.185   user_mac_addr<0>
    SLICE_X13Y74.AMUX    Tilo                  0.186   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X13Y74.SR      net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X13Y74.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.224ns logic, 2.657ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X13Y74.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.529ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y74.A4      net (fanout=3)        2.185   user_mac_addr<0>
    SLICE_X13Y74.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X13Y74.CLK     net (fanout=2)        0.477   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.809ns logic, 2.662ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X13Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.673ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.673ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y74.A4      net (fanout=3)        0.991   user_mac_addr<0>
    SLICE_X13Y74.AMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X13Y74.SR      net (fanout=2)        0.180   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X13Y74.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.502ns logic, 1.171ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X13Y74.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.566ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.566ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y74.A4      net (fanout=3)        0.991   user_mac_addr<0>
    SLICE_X13Y74.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X13Y74.CLK     net (fanout=2)        0.192   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.383ns logic, 1.183ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.528ns|            0|            0|            0|      3117636|
| TS_clk125_2_n                 |      8.000ns|      4.257ns|      5.528ns|            0|            0|         2456|      3115162|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.825ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.112ns|          N/A|            0|            0|      2879316|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.394ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.189ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.189ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.866ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.728ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.131ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.093ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.729ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.804ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.581ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.881ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.740ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.740ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.290ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.112|         |         |         |
clk125_2_p     |   22.112|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.112|         |         |         |
clk125_2_p     |   22.112|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.951|    0.951|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.887|    0.887|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.007|    1.007|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.901|    0.901|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.013|         |         |         |
xpoint1_clk1_p |    5.013|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.013|         |         |         |
xpoint1_clk1_p |    5.013|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3213985 paths, 0 nets, and 52609 connections

Design statistics:
   Minimum period:  22.112ns{1}   (Maximum frequency:  45.224MHz)
   Maximum path delay from/to any node:   4.189ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 07 10:52:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 741 MB



