# ğŸ¯ ALU Control â€“ Guide ğŸ’»âœ¨

---

### ğŸ”§ **What is ALU Used For?**

- **Load/Store** â†’ `F = ADD` â•
- **Branch** â†’ `F = SUBTRACT` â–
- **R-Type Instructions** â†’ `F = Depends on funct field` ğŸ§ 

---

### ğŸ”‘ **ALU Control Function Table**

| ALU Control | Function               | Opcode Use ğŸ’¡         |
| ----------- | ---------------------- | --------------------- |
| `0000`      | AND                    | R-type ğŸ§              |
| `0001`      | OR                     | R-type ğŸ§              |
| `0010`      | ADD                    | Load/Store, R-type â• |
| `0110`      | SUBTRACT               | Branch, R-type â–     |
| `0111`      | Set-On-Less-Than (SLT) | R-type â¬‡ï¸             |
| `1100`      | NOR                    | R-type âŒ             |

---

### ğŸ§© How is ALU Control Generated?

1. **Main Control Unit** ğŸ§  â Generates **2-bit `ALUOp`** from the instruction **opcode** ğŸ§¾
2. **ALU Control Logic** ğŸ’¡ â Uses `ALUOp` + `funct` (for R-type) to create 4-bit ALU control signal ğŸ¯

This **modular design** keeps the main control unit simpler and more efficient âœ…

---

### ğŸ” Instruction Breakdown + ALU Control ğŸ”½

| Instruction  | ALUOp | Operation    | `funct`  | ALU Function | ALU Control |
| ------------ | ----- | ------------ | -------- | ------------ | ----------- |
| `lw` (0x23)  | `00`  | Load Word    | `X`      | ADD          | `0010` â•   |
| `sw` (0x2B)  | `00`  | Store Word   | `X`      | ADD          | `0010` â•   |
| `beq` (0x04) | `01`  | Branch Equal | `X`      | SUBTRACT     | `0110` â–   |
| `R-type`     | `10`  | ADD          | `100000` | ADD          | `0010` â•   |
|              |       | SUBTRACT     | `100010` | SUBTRACT     | `0110` â–   |
|              |       | AND          | `100100` | AND          | `0000` ğŸ”—   |
|              |       | OR           | `100101` | OR           | `0001` ğŸ”—   |
|              |       | SLT          | `101010` | Set < Than   | `0111` â¬‡ï¸   |

> âœ¨ **Note:** `X = donâ€™t care` when funct is irrelevant ğŸ˜Œ

---

### ğŸ§¬ Instruction Fields Breakdown

#### ğŸ§  R-Type Format

`opcode (6)` | `rs` | `rt` | `rd` | `shamt` | `funct`  
`31:26` â†’ `0` | | | | | ALU action determined by `funct` ğŸ§ 

#### ğŸ“¦ Load/Store

`opcode (6)` | `rs` | `rt` | `immediate`  
Accessing memory using base register ğŸ§ 

#### ğŸšª Branch

`opcode (6)` | `rs` | `rt` | `offset`  
Conditional jump using subtraction â–

---

### ğŸš€ Implementing Jumps

- **Jump Instruction (opcode = 2)**  
  â **PC =** `{upper 4 bits of PC, 26-bit jump address, 00}`  
  â Unconditional jump ğŸƒâ€â™‚ï¸ğŸ’¨  
  â Needs a **special control signal** decoded from `opcode`

---

## â±ï¸ Pipelining Performance Notes

- **âŒ› Longest delay = clock period**
- **Critical path**: `Load` instruction  
  ğŸ§± IM â†’ RF â†’ ALU â†’ DM â†’ RF
- CPI = 1 âœ… BUT ğŸ•“ Clock cycle too long!

> ğŸ”§ Design Principle: Optimize the **worst-case path** to improve the whole system â€” **not just the average** ğŸ’¡
