{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 17 15:37:13 2008 " "Info: Processing started: Wed Sep 17 15:37:13 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_10HZ " "Info: Detected ripple clock \"CLK_10HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_10HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register CLK_COUNT_400HZ\[5\] register CLK_COUNT_400HZ\[9\] 226.6 MHz 4.413 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 226.6 MHz between source register \"CLK_COUNT_400HZ\[5\]\" and destination register \"CLK_COUNT_400HZ\[9\]\" (period= 4.413 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.199 ns + Longest register register " "Info: + Longest register to register delay is 4.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_COUNT_400HZ\[5\] 1 REG LCFF_X31_Y10_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_COUNT_400HZ[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.416 ns) 1.193 ns LessThan0~398 2 COMB LCCOMB_X31_Y9_N22 1 " "Info: 2: + IC(0.777 ns) + CELL(0.416 ns) = 1.193 ns; Loc. = LCCOMB_X31_Y9_N22; Fanout = 1; COMB Node = 'LessThan0~398'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { CLK_COUNT_400HZ[5] LessThan0~398 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.420 ns) 2.058 ns LessThan0~400 3 COMB LCCOMB_X30_Y9_N4 1 " "Info: 3: + IC(0.445 ns) + CELL(0.420 ns) = 2.058 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'LessThan0~400'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { LessThan0~398 LessThan0~400 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 2.583 ns LessThan0~401 4 COMB LCCOMB_X30_Y9_N6 2 " "Info: 4: + IC(0.250 ns) + CELL(0.275 ns) = 2.583 ns; Loc. = LCCOMB_X30_Y9_N6; Fanout = 2; COMB Node = 'LessThan0~401'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { LessThan0~400 LessThan0~401 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.991 ns CLK_COUNT_400HZ\[9\]~356 5 COMB LCCOMB_X30_Y9_N14 20 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 2.991 ns; Loc. = LCCOMB_X30_Y9_N14; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[9\]~356'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { LessThan0~401 CLK_COUNT_400HZ[9]~356 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.510 ns) 4.199 ns CLK_COUNT_400HZ\[9\] 6 REG LCFF_X31_Y10_N31 3 " "Info: 6: + IC(0.698 ns) + CELL(0.510 ns) = 4.199 ns; Loc. = LCFF_X31_Y10_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.771 ns ( 42.18 % ) " "Info: Total cell delay = 1.771 ns ( 42.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.428 ns ( 57.82 % ) " "Info: Total interconnect delay = 2.428 ns ( 57.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { CLK_COUNT_400HZ[5] LessThan0~398 LessThan0~400 LessThan0~401 CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.199 ns" { CLK_COUNT_400HZ[5] {} LessThan0~398 {} LessThan0~400 {} LessThan0~401 {} CLK_COUNT_400HZ[9]~356 {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.777ns 0.445ns 0.250ns 0.258ns 0.698ns } { 0.000ns 0.416ns 0.420ns 0.275ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns CLK_COUNT_400HZ\[9\] 3 REG LCFF_X31_Y10_N31 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X31_Y10_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns CLK_COUNT_400HZ\[5\] 3 REG LCFF_X31_Y10_N23 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { CLK_COUNT_400HZ[5] LessThan0~398 LessThan0~400 LessThan0~401 CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.199 ns" { CLK_COUNT_400HZ[5] {} LessThan0~398 {} LessThan0~400 {} LessThan0~401 {} CLK_COUNT_400HZ[9]~356 {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.777ns 0.445ns 0.250ns 0.258ns 0.698ns } { 0.000ns 0.416ns 0.420ns 0.275ns 0.150ns 0.510ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "CLK_COUNT_400HZ\[9\] reset clk_50Mhz 5.942 ns register " "Info: tsu for register \"CLK_COUNT_400HZ\[9\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is 5.942 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.637 ns + Longest pin register " "Info: + Longest pin to register delay is 8.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.312 ns) + CELL(0.275 ns) 7.429 ns CLK_COUNT_400HZ\[9\]~356 2 COMB LCCOMB_X30_Y9_N14 20 " "Info: 2: + IC(6.312 ns) + CELL(0.275 ns) = 7.429 ns; Loc. = LCCOMB_X30_Y9_N14; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[9\]~356'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.587 ns" { reset CLK_COUNT_400HZ[9]~356 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.510 ns) 8.637 ns CLK_COUNT_400HZ\[9\] 3 REG LCFF_X31_Y10_N31 3 " "Info: 3: + IC(0.698 ns) + CELL(0.510 ns) = 8.637 ns; Loc. = LCFF_X31_Y10_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.627 ns ( 18.84 % ) " "Info: Total cell delay = 1.627 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.010 ns ( 81.16 % ) " "Info: Total interconnect delay = 7.010 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { reset CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[9]~356 {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.312ns 0.698ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns CLK_COUNT_400HZ\[9\] 3 REG LCFF_X31_Y10_N31 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X31_Y10_N31; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.637 ns" { reset CLK_COUNT_400HZ[9]~356 CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.637 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[9]~356 {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.312ns 0.698ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz SEC_LED BCD_SECD0\[0\] 14.912 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"SEC_LED\" through register \"BCD_SECD0\[0\]\" is 14.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 7.862 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 7.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.787 ns) 3.507 ns CLK_400HZ 2 REG LCFF_X29_Y10_N17 3 " "Info: 2: + IC(1.721 ns) + CELL(0.787 ns) = 3.507 ns; Loc. = LCFF_X29_Y10_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.787 ns) 4.999 ns CLK_10HZ 3 REG LCFF_X30_Y9_N1 2 " "Info: 3: + IC(0.705 ns) + CELL(0.787 ns) = 4.999 ns; Loc. = LCFF_X30_Y9_N1; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.000 ns) 6.304 ns CLK_10HZ~clkctrl 4 COMB CLKCTRL_G13 26 " "Info: 4: + IC(1.305 ns) + CELL(0.000 ns) = 6.304 ns; Loc. = CLKCTRL_G13; Fanout = 26; COMB Node = 'CLK_10HZ~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { CLK_10HZ CLK_10HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 7.862 ns BCD_SECD0\[0\] 5 REG LCFF_X46_Y30_N1 7 " "Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 7.862 ns; Loc. = LCFF_X46_Y30_N1; Fanout = 7; REG Node = 'BCD_SECD0\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 39.56 % ) " "Info: Total cell delay = 3.110 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.752 ns ( 60.44 % ) " "Info: Total interconnect delay = 4.752 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.862 ns" { clk_50Mhz CLK_400HZ CLK_10HZ CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.862 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} CLK_10HZ~clkctrl {} BCD_SECD0[0] {} } { 0.000ns 0.000ns 1.721ns 0.705ns 1.305ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 231 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register pin " "Info: + Longest register to pin delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD_SECD0\[0\] 1 REG LCFF_X46_Y30_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y30_N1; Fanout = 7; REG Node = 'BCD_SECD0\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD_SECD0[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.002 ns) + CELL(2.798 ns) 6.800 ns SEC_LED 2 PIN PIN_AD12 0 " "Info: 2: + IC(4.002 ns) + CELL(2.798 ns) = 6.800 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'SEC_LED'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 41.15 % ) " "Info: Total cell delay = 2.798 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.002 ns ( 58.85 % ) " "Info: Total interconnect delay = 4.002 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { BCD_SECD0[0] {} SEC_LED {} } { 0.000ns 4.002ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.862 ns" { clk_50Mhz CLK_400HZ CLK_10HZ CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.862 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} CLK_10HZ~clkctrl {} BCD_SECD0[0] {} } { 0.000ns 0.000ns 1.721ns 0.705ns 1.305ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { BCD_SECD0[0] {} SEC_LED {} } { 0.000ns 4.002ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset RESET_LED 9.370 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"RESET_LED\" is 9.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.710 ns) + CELL(2.818 ns) 9.370 ns RESET_LED 2 PIN PIN_U17 0 " "Info: 2: + IC(5.710 ns) + CELL(2.818 ns) = 9.370 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'RESET_LED'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.528 ns" { reset RESET_LED } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 39.06 % ) " "Info: Total cell delay = 3.660 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 60.94 % ) " "Info: Total interconnect delay = 5.710 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.370 ns" { reset RESET_LED } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.370 ns" { reset {} reset~combout {} RESET_LED {} } { 0.000ns 0.000ns 5.710ns } { 0.000ns 0.842ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CLK_COUNT_10HZ\[4\] reset clk_50Mhz -1.111 ns register " "Info: th for register \"CLK_COUNT_10HZ\[4\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is -1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 6.899 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.787 ns) 3.507 ns CLK_400HZ 2 REG LCFF_X29_Y10_N17 3 " "Info: 2: + IC(1.721 ns) + CELL(0.787 ns) = 3.507 ns; Loc. = LCFF_X29_Y10_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 5.361 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G12 56 " "Info: 3: + IC(1.854 ns) + CELL(0.000 ns) = 5.361 ns; Loc. = CLKCTRL_G12; Fanout = 56; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.899 ns CLK_COUNT_10HZ\[4\] 4 REG LCFF_X30_Y9_N25 3 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.899 ns; Loc. = LCFF_X30_Y9_N25; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.67 % ) " "Info: Total cell delay = 2.323 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 66.33 % ) " "Info: Total interconnect delay = 4.576 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.721ns 1.854ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.276 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.774 ns) + CELL(0.660 ns) 8.276 ns CLK_COUNT_10HZ\[4\] 2 REG LCFF_X30_Y9_N25 3 " "Info: 2: + IC(6.774 ns) + CELL(0.660 ns) = 8.276 ns; Loc. = LCFF_X30_Y9_N25; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.434 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "Y:/ECE473_2008F/projects/Project_1/Ulam_Processor_Components/clock_LCD/DE2_CLOCK.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 18.15 % ) " "Info: Total cell delay = 1.502 ns ( 18.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.774 ns ( 81.85 % ) " "Info: Total interconnect delay = 6.774 ns ( 81.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 6.774ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.721ns 1.854ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.276 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.276 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 6.774ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 17 15:37:15 2008 " "Info: Processing ended: Wed Sep 17 15:37:15 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
