# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_Generator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM {C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:17 on Oct 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM" C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v 
# -- Compiling module PWM_Generator
# 
# Top level modules:
# 	PWM_Generator
# End time: 18:34:17 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim {C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:17 on Oct 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim" C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim/PWM_Generator_Verilog_tb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:34:17 on Oct 11,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./PWM_Generator_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/modelsim {C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/simulation/mo..."
vsim -gui -l msim_transcript work.PWM_Generator
# vsim -gui -l msim_transcript work.PWM_Generator 
# Start time: 18:34:35 on Oct 11,2022
# Loading work.PWM_Generator
add wave -position insertpoint  \
sim:/PWM_Generator/clk \
sim:/PWM_Generator/DUTY_CYCLE \
sim:/PWM_Generator/PWM_OUT
run -all
# End time: 18:35:05 on Oct 11,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
