git clone --depth 1 --no-tags https://github.com/walkthetalk/fsref.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98418406
git clone --depth 1 --no-tags https://github.com/K-Wu/mips-pipeline-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98616431
git clone --depth 1 --no-tags https://github.com/GabrielaAngh/PianFPGA-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98670468
git clone --depth 1 --no-tags https://github.com/berlincho/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98702386
git clone --depth 1 --no-tags https://github.com/Shuang-W/CSCB58-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98953009
git clone --depth 1 --no-tags https://github.com/saeedghodsi93/Fast_Kmeans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94642573
git clone --depth 1 --no-tags https://github.com/MayurHadole/RegFileVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94714450
git clone --depth 1 --no-tags https://github.com/hzhwcmhf/CPU32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94748757
git clone --depth 1 --no-tags https://github.com/skystar-p/logic-design-test-case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94769792
git clone --depth 1 --no-tags https://github.com/BlakeXiaochu/MIPS_pipelines_CPU_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100087443
git clone --depth 1 --no-tags https://github.com/jthak002/ieee-754-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100962569
git clone --depth 1 --no-tags https://github.com/Irindu/RISC-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100290993
git clone --depth 1 --no-tags https://github.com/skylinker/optical_char_nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100563630
git clone --depth 1 --no-tags https://github.com/boy56/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98431196
git clone --depth 1 --no-tags https://github.com/Frank-Shaw/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98483463
git clone --depth 1 --no-tags https://github.com/RimjhimGhosh20/Memory-Mapping---Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97193590
git clone --depth 1 --no-tags https://github.com/ShubhamJain42/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97245500
git clone --depth 1 --no-tags https://github.com/amaoagou12/dronevideolink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96715794
git clone --depth 1 --no-tags https://github.com/namjoshiniks/Memory-to-Memory-Transfer-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98757843
git clone --depth 1 --no-tags https://github.com/deekshasivakumer/Digital_Alarm_Clock-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97657019
git clone --depth 1 --no-tags https://github.com/laxative/1052_F720200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97741485
git clone --depth 1 --no-tags https://github.com/cielo-ee/td4_kai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99435075
git clone --depth 1 --no-tags https://github.com/qiangxu1996/simple-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99344209
git clone --depth 1 --no-tags https://github.com/adrobinoga/tcpc-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96243115
git clone --depth 1 --no-tags https://github.com/marvingrande/fpga_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94393393
git clone --depth 1 --no-tags https://github.com/AlexandruVoda96/FPGA-sc-de-vara-ixia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086618
git clone --depth 1 --no-tags https://github.com/arinaIulia/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96087091
git clone --depth 1 --no-tags https://github.com/HMihnea/FPGA-Teste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086472
git clone --depth 1 --no-tags https://github.com/KSHITIJS140/AND_BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99097981
git clone --depth 1 --no-tags https://github.com/wakanapo/graycode_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94729682
git clone --depth 1 --no-tags https://github.com/gusugusu1018/learn-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94488568
git clone --depth 1 --no-tags https://github.com/timmy139710/Integrated-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94540172
git clone --depth 1 --no-tags https://github.com/gjmabo/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99617900
git clone --depth 1 --no-tags https://github.com/MalithaDilshan/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99642632
git clone --depth 1 --no-tags https://github.com/euzin4/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100636738
git clone --depth 1 --no-tags https://github.com/senfu/MBSsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100796583
git clone --depth 1 --no-tags https://github.com/newtonlb/CANDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94646394
git clone --depth 1 --no-tags https://github.com/Spiny105/log_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94711691
git clone --depth 1 --no-tags https://github.com/aharathi/NFS_ETHERNET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96908140
git clone --depth 1 --no-tags https://github.com/AnuSiriyal/Maze-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99977563
git clone --depth 1 --no-tags https://github.com/meweez/traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98800210
git clone --depth 1 --no-tags https://github.com/pabgo/ProyGrad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98927253
git clone --depth 1 --no-tags https://github.com/bookj/3HA05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100003165
git clone --depth 1 --no-tags https://github.com/GinnyJI/Blitzcrank-Poro-Round-Up-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98457609
git clone --depth 1 --no-tags https://github.com/ECMAScript3/FPGAnet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100289581
git clone --depth 1 --no-tags https://github.com/aalind45/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98413163
git clone --depth 1 --no-tags https://github.com/Nerer/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94995261
git clone --depth 1 --no-tags https://github.com/Busy-Bob/serial_esay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95940288
git clone --depth 1 --no-tags https://github.com/vaishnavinandedkar/PageRank-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99726423
git clone --depth 1 --no-tags https://github.com/ShreyKumar/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96637906
git clone --depth 1 --no-tags https://github.com/nvdla/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104814568
git clone --depth 1 --no-tags https://github.com/ufrisk/pcileech-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106536763
git clone --depth 1 --no-tags https://github.com/AniketBadhan/Convolutional-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105617762
git clone --depth 1 --no-tags https://github.com/mhyousefi/MIPS-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108652538
git clone --depth 1 --no-tags https://github.com/juanmard/screen-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107029137
git clone --depth 1 --no-tags https://github.com/aiminickwong/H264.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105467217
git clone --depth 1 --no-tags https://github.com/trcwm/Speech256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106330868
git clone --depth 1 --no-tags https://github.com/sxtyzhangzk/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103257524
git clone --depth 1 --no-tags https://github.com/CoreyChen922/sata3_host_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107298309
git clone --depth 1 --no-tags https://github.com/www-asics-ws/usb2_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105240209
git clone --depth 1 --no-tags https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103869882
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/MacPlus_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107828527
git clone --depth 1 --no-tags https://github.com/ivanvig/2dconv-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105269489
git clone --depth 1 --no-tags https://github.com/mmicko/enigmaFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102955443
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Archie_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107041054
git clone --depth 1 --no-tags https://github.com/wincle626/HLS_Legup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105290229
git clone --depth 1 --no-tags https://github.com/hedgeberg/VerilogCommon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108698528
git clone --depth 1 --no-tags https://github.com/TheMozg/spi-amba-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106209755
git clone --depth 1 --no-tags https://github.com/cr1901/spi_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106319058
git clone --depth 1 --no-tags https://github.com/neogeodev/FusionConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107024205
git clone --depth 1 --no-tags https://github.com/fquitin/energy_detection_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103249793
git clone --depth 1 --no-tags https://github.com/cliffordwolf/bextdep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108306876
git clone --depth 1 --no-tags https://github.com/MatejGomboc/Verilog-I2S-Transciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106167769
git clone --depth 1 --no-tags https://github.com/necst/sdaccel_chisel_integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102486364
git clone --depth 1 --no-tags https://github.com/www-asics-ws/usb1_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105239976
git clone --depth 1 --no-tags https://github.com/kuladeepsaireddy/OpenNoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107944842
git clone --depth 1 --no-tags https://github.com/pengyuzhang/FreeRider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105179267
git clone --depth 1 --no-tags https://github.com/tinyfpga/TinyFPGA-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104667535
git clone --depth 1 --no-tags https://github.com/nolancon/AES128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105381086
git clone --depth 1 --no-tags https://github.com/syntacore/fpga-sdk-prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102978456
git clone --depth 1 --no-tags https://github.com/RCoeurjoly/Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103017755
git clone --depth 1 --no-tags https://github.com/scluconn/LPN-based_PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108216748
git clone --depth 1 --no-tags https://github.com/deanm1278/FPGA_SWD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103710579
git clone --depth 1 --no-tags https://github.com/hatimak/sigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107803116
git clone --depth 1 --no-tags https://github.com/pandeykartikey/RISCY-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104920854
git clone --depth 1 --no-tags https://github.com/google/bbcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105869704
git clone --depth 1 --no-tags https://github.com/michaelriri/16-bit-risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101237473
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PET2001_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108328929
git clone --depth 1 --no-tags https://github.com/CoreyChen922/sata_2_host_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107296998
git clone --depth 1 --no-tags https://github.com/hoglet67/Ice40JupiterAce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101906311
git clone --depth 1 --no-tags https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103874046
git clone --depth 1 --no-tags https://github.com/fengyulin1996/Verilog-DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108645576
git clone --depth 1 --no-tags https://github.com/ash-aldujaili/spatial-filter-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106909244
git clone --depth 1 --no-tags https://github.com/ilyajob05/verilog_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102388603
git clone --depth 1 --no-tags https://github.com/DTV96Calibre/pipelined-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104394975
git clone --depth 1 --no-tags https://github.com/MorgothCreator/VerilogUtilIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101354354
git clone --depth 1 --no-tags https://github.com/fusesoc/tiny-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106124445
git clone --depth 1 --no-tags https://github.com/www-asics-ws/wb_conmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105239451
git clone --depth 1 --no-tags https://github.com/egk696/EDAC_SDRAM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107660616
