verilog xil_defaultlib  \
"../../../../pipelinecpu_origin.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
