Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 30 14:58:16 2025
| Host         : LAPTOP-92BOST6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Horizon_timing_summary_routed.rpt -pb Horizon_timing_summary_routed.pb -rpx Horizon_timing_summary_routed.rpx -warn_on_violation
| Design       : Horizon
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                296         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
HPDR-1     Warning           Port pin direction inconsistency           1           
SYNTH-10   Warning           Wide multiplier                            3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register   4           
TIMING-16  Warning           Large setup violation                      10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (606)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (343)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (606)
--------------------------
 There are 263 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Audio/clkCnt_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Audio/composantAudio/PWM_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA1/VGA_VS_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (343)
--------------------------------------------------
 There are 343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.277      -49.281                     10                  687        0.070        0.000                      0                  687        2.387        0.000                       0                   356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
dll1/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dll1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.277      -49.281                     10                  687        0.070        0.000                      0                  687        2.387        0.000                       0                   352  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dll1/inst/clk_in1
  To Clock:  dll1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dll1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dll1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -5.277ns,  Total Violation      -49.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.277ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.954ns  (logic 6.268ns (52.436%)  route 5.686ns (47.564%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.252 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.377    12.980    cal1/pitch_s[6]_i_2_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.104 r  cal1/pitch_s[12]_i_2/O
                         net (fo=2, routed)           0.362    13.466    cal1/pitch_s10_in[8]
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  cal1/pitch_s[12]_i_1/O
                         net (fo=1, routed)           0.000    13.590    cal1/pitch_s[12]_i_1_n_0
    SLICE_X38Y95         FDRE                                         r  cal1/pitch_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.515     8.252    cal1/CLK
    SLICE_X38Y95         FDRE                                         r  cal1/pitch_s_reg[12]/C
                         clock pessimism              0.096     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)        0.079     8.313    cal1/pitch_s_reg[12]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                 -5.277    

Slack (VIOLATED) :        -5.269ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 6.268ns (52.681%)  route 5.630ns (47.319%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.252 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.377    12.980    cal1/pitch_s[6]_i_2_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.104 r  cal1/pitch_s[12]_i_2/O
                         net (fo=2, routed)           0.307    13.411    cal1/pitch_s10_in[8]
    SLICE_X39Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.535 r  cal1/pitch_s[8]_i_1/O
                         net (fo=1, routed)           0.000    13.535    cal1/pitch_s[8]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  cal1/pitch_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.515     8.252    cal1/CLK
    SLICE_X39Y95         FDRE                                         r  cal1/pitch_s_reg[8]/C
                         clock pessimism              0.096     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.032     8.266    cal1/pitch_s_reg[8]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                 -5.269    

Slack (VIOLATED) :        -5.202ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 6.144ns (51.928%)  route 5.688ns (48.072%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.252 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.365    12.209    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.329    12.538 r  cal1/pitch_s[12]_i_3/O
                         net (fo=3, routed)           0.806    13.344    cal1/pitch_s10_in[6]
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.468 r  cal1/pitch_s[7]_i_1/O
                         net (fo=1, routed)           0.000    13.468    cal1/pitch_s[7]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.515     8.252    cal1/CLK
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[7]/C
                         clock pessimism              0.096     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.032     8.266    cal1/pitch_s_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                 -5.202    

Slack (VIOLATED) :        -5.099ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 6.268ns (53.517%)  route 5.444ns (46.483%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.253 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.344    12.947    cal1/pitch_s[6]_i_2_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.071 r  cal1/pitch_s[4]_i_3/O
                         net (fo=1, routed)           0.154    13.225    cal1/pitch_s10_in[4]
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  cal1/pitch_s[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    13.349    cal1/pitch_s[4]_i_1_n_0
    SLICE_X35Y95         FDRE                                         r  cal1/pitch_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.516     8.253    cal1/CLK
    SLICE_X35Y95         FDRE                                         r  cal1/pitch_s_reg[4]/C
                         clock pessimism              0.079     8.332    
                         clock uncertainty           -0.114     8.218    
    SLICE_X35Y95         FDRE (Setup_fdre_C_D)        0.032     8.250    cal1/pitch_s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                 -5.099    

Slack (VIOLATED) :        -5.026ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.639ns  (logic 6.144ns (52.789%)  route 5.495ns (47.211%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.253 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.548    13.151    cal1/pitch_s[6]_i_2_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.275 r  cal1/pitch_s[2]_i_1/O
                         net (fo=1, routed)           0.000    13.275    cal1/pitch_s[2]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  cal1/pitch_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.516     8.253    cal1/CLK
    SLICE_X36Y95         FDRE                                         r  cal1/pitch_s_reg[2]/C
                         clock pessimism              0.079     8.332    
                         clock uncertainty           -0.114     8.218    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.031     8.249    cal1/pitch_s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                 -5.026    

Slack (VIOLATED) :        -5.000ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.628ns  (logic 6.144ns (52.836%)  route 5.484ns (47.164%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.252 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.530    12.374    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.329    12.703 r  cal1/pitch_s[12]_i_5/O
                         net (fo=4, routed)           0.438    13.141    cal1/pitch_s10_in[5]
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.265 r  cal1/pitch_s[5]_i_1/O
                         net (fo=1, routed)           0.000    13.265    cal1/pitch_s[5]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.515     8.252    cal1/CLK
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[5]/C
                         clock pessimism              0.096     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031     8.265    cal1/pitch_s_reg[5]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 -5.000    

Slack (VIOLATED) :        -4.946ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 6.144ns (53.080%)  route 5.431ns (46.920%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.252 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.485    13.087    cal1/pitch_s[6]_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.211 r  cal1/pitch_s[6]_i_1/O
                         net (fo=1, routed)           0.000    13.211    cal1/pitch_s[6]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.515     8.252    cal1/CLK
    SLICE_X40Y95         FDRE                                         r  cal1/pitch_s_reg[6]/C
                         clock pessimism              0.096     8.348    
                         clock uncertainty           -0.114     8.234    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031     8.265    cal1/pitch_s_reg[6]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 -4.946    

Slack (VIOLATED) :        -4.885ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 6.144ns (53.435%)  route 5.354ns (46.565%))
  Logic Levels:           17  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.253 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.430    12.274    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.329    12.603 r  cal1/pitch_s[6]_i_2/O
                         net (fo=6, routed)           0.408    13.010    cal1/pitch_s[6]_i_2_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.134 r  cal1/pitch_s[3]_i_1/O
                         net (fo=1, routed)           0.000    13.134    cal1/pitch_s[3]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  cal1/pitch_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.516     8.253    cal1/CLK
    SLICE_X36Y95         FDRE                                         r  cal1/pitch_s_reg[3]/C
                         clock pessimism              0.079     8.332    
                         clock uncertainty           -0.114     8.218    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.031     8.249    cal1/pitch_s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                 -4.885    

Slack (VIOLATED) :        -4.291ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 6.020ns (55.221%)  route 4.882ns (44.779%))
  Logic Levels:           16  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.253 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.365    12.209    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.329    12.538 r  cal1/pitch_s[0]_i_1/O
                         net (fo=1, routed)           0.000    12.538    cal1/pitch_s[0]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  cal1/pitch_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.516     8.253    cal1/CLK
    SLICE_X36Y94         FDRE                                         r  cal1/pitch_s_reg[0]/C
                         clock pessimism              0.079     8.332    
                         clock uncertainty           -0.114     8.218    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029     8.247    cal1/pitch_s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                 -4.291    

Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 cal1/pitch_add_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/pitch_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 6.020ns (55.236%)  route 4.879ns (44.764%))
  Logic Levels:           16  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.253 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.634     1.636    cal1/CLK
    SLICE_X38Y88         FDRE                                         r  cal1/pitch_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     2.154 f  cal1/pitch_add_reg[0]/Q
                         net (fo=15, routed)          0.201     2.356    cal1/pitch_add[0]
    SLICE_X39Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.480 r  cal1/pitch_s1__0_carry_i_16/O
                         net (fo=1, routed)           0.471     2.950    cal1/pitch_s1__0_carry_i_16_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.530 r  cal1/pitch_s1__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.530    cal1/pitch_s1__0_carry_i_8_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.864 r  cal1/pitch_s1__0_carry_i_9/O[1]
                         net (fo=5, routed)           0.350     4.215    cal1/pitch_s3[6]
    SLICE_X42Y90         LUT3 (Prop_lut3_I1_O)        0.303     4.518 r  cal1/pitch_s1__0_carry_i_14/O
                         net (fo=14, routed)          0.375     4.892    cal1/pitch_s1__0_carry_i_14_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.016 r  cal1/pitch_s1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.654     5.670    cal1/pitch_s1__0_carry__0_i_4_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.196 r  cal1/pitch_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    cal1/pitch_s1__0_carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.418 r  cal1/pitch_s1__0_carry__1/O[0]
                         net (fo=3, routed)           0.343     6.761    cal1/pitch_s1__0_carry__1_n_7
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.299     7.060 r  cal1/pitch_s1__43_carry__0_i_3/O
                         net (fo=1, routed)           0.626     7.687    cal1/pitch_s1__43_carry__0_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.194 r  cal1/pitch_s1__43_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.194    cal1/pitch_s1__43_carry__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.416 r  cal1/pitch_s1__43_carry__1/O[0]
                         net (fo=10, routed)          0.535     8.950    cal1/pitch_s1__43_carry__1_n_7
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.299     9.249 r  cal1/pitch_s1__79_carry_i_3/O
                         net (fo=1, routed)           0.000     9.249    cal1/pitch_s1__79_carry_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.892 r  cal1/pitch_s1__79_carry/O[3]
                         net (fo=3, routed)           0.337    10.230    cal1/pitch_s1__79_carry_n_4
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.307    10.537 r  cal1/pitch_s1__105_carry__0_i_4/O
                         net (fo=1, routed)           0.625    11.161    cal1/pitch_s1__105_carry__0_i_4_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.687 r  cal1/pitch_s1__105_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    cal1/pitch_s1__105_carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.844 r  cal1/pitch_s1__105_carry__1/CO[1]
                         net (fo=7, routed)           0.362    12.206    cal1/pitch_s1__105_carry__1_n_2
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.329    12.535 r  cal1/pitch_s[1]_i_1/O
                         net (fo=1, routed)           0.000    12.535    cal1/pitch_s[1]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  cal1/pitch_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     8.417    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.516     8.253    cal1/CLK
    SLICE_X36Y94         FDRE                                         r  cal1/pitch_s_reg[1]/C
                         clock pessimism              0.079     8.332    
                         clock uncertainty           -0.114     8.218    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.031     8.249    cal1/pitch_s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                 -4.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADXL_Control/ACCEL_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            cal1/roll_add_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.749%)  route 0.238ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.561     0.563    ADXL_Control/clk_out1
    SLICE_X46Y87         FDRE                                         r  ADXL_Control/ACCEL_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ADXL_Control/ACCEL_Y_reg[0]/Q
                         net (fo=2, routed)           0.238     0.965    cal1/ACCEL_Y[0]
    SLICE_X55Y87         FDRE                                         r  cal1/roll_add_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.828     0.830    cal1/CLK
    SLICE_X55Y87         FDRE                                         r  cal1/roll_add_reg[0]_inv/C
                         clock pessimism             -0.005     0.825    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.070     0.895    cal1/roll_add_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.282%)  route 0.114ns (44.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.565     0.567    ADXL_Control/clk_out1
    SLICE_X44Y90         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.114     0.822    ADXL_Control/Adxl_Conf_Err
    SLICE_X42Y89         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X42Y89         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism             -0.254     0.582    
    SLICE_X42Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.697    ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.564     0.566    ADXL_Control/clk_out1
    SLICE_X45Y88         FDRE                                         r  ADXL_Control/Data_Reg_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ADXL_Control/Data_Reg_reg[6][7]/Q
                         net (fo=2, routed)           0.070     0.777    ADXL_Control/in[15]
    SLICE_X45Y88         FDRE                                         r  ADXL_Control/Data_Reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X45Y88         FDRE                                         r  ADXL_Control/Data_Reg_reg[7][7]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.076     0.642    ADXL_Control/Data_Reg_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.110     0.839    ADXL_Control/Dout[2]
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.255     0.581    
    SLICE_X46Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.690    ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.110     0.839    ADXL_Control/Dout[4]
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.255     0.581    
    SLICE_X46Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.689    ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.110     0.839    ADXL_Control/Dout[1]
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism             -0.255     0.581    
    SLICE_X46Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.683    ADXL_Control/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.562     0.564    ADXL_Control/clk_out1
    SLICE_X49Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ADXL_Control/Data_Reg_reg[5][3]/Q
                         net (fo=3, routed)           0.130     0.835    ADXL_Control/Data_Reg_reg[5][3]
    SLICE_X44Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X44Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[6][3]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.070     0.672    ADXL_Control/Data_Reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.110     0.839    ADXL_Control/Dout[3]
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X46Y90         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism             -0.255     0.581    
    SLICE_X46Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.675    ADXL_Control/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/Data_Reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.562     0.564    ADXL_Control/clk_out1
    SLICE_X49Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ADXL_Control/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.136     0.841    ADXL_Control/Data_Reg_reg[5][1]
    SLICE_X44Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/clk_out1
    SLICE_X44Y89         FDRE                                         r  ADXL_Control/Data_Reg_reg[6][1]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X44Y89         FDRE (Hold_fdre_C_D)         0.070     0.672    ADXL_Control/Data_Reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X47Y91         FDRE                                         r  ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.116     0.822    ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.834     0.836    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X46Y91         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.064     0.642    ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { dll1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    dll1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X30Y95     RESET_INT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y96     cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y96     cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y96     cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y96     cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X31Y96     cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y96     cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X29Y96     cnt_acc_reset_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y89     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y89     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y89     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X42Y89     ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y90     ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dll1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    dll1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dll1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           319 Endpoints
Min Delay           319 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.826ns  (logic 54.637ns (44.124%)  route 69.189ns (55.876%))
  Logic Levels:           250  (CARRY4=211 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.637 f  D1/pente_reg[20]_i_4/O[0]
                         net (fo=2, routed)           0.821   121.458    D1_n_277
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.299   121.757 r  pente[20]_i_8/O
                         net (fo=1, routed)           0.000   121.757    D1/pente_reg[20]_1[0]
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.270 r  D1/pente_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.270    D1/pente_reg[20]_i_2_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.387 r  D1/pente_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.387    D1/pente_reg[24]_i_2_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   122.710 r  D1/pente_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.810   123.520    D1/pente00_in[26]
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.306   123.826 r  D1/pente[26]_i_1/O
                         net (fo=1, routed)           0.000   123.826    D1/pente[26]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  D1/pente_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.760ns  (logic 54.548ns (44.076%)  route 69.212ns (55.924%))
  Logic Levels:           250  (CARRY4=211 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.637 f  D1/pente_reg[20]_i_4/O[0]
                         net (fo=2, routed)           0.821   121.458    D1_n_277
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.299   121.757 r  pente[20]_i_8/O
                         net (fo=1, routed)           0.000   121.757    D1/pente_reg[20]_1[0]
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.270 r  D1/pente_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.270    D1/pente_reg[20]_i_2_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.387 r  D1/pente_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.387    D1/pente_reg[24]_i_2_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   122.626 r  D1/pente_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.833   123.459    cal1/pente_reg[31][21]
    SLICE_X55Y106        LUT5 (Prop_lut5_I0_O)        0.301   123.760 r  cal1/pente[27]_i_1/O
                         net (fo=1, routed)           0.000   123.760    D1/pente_reg[31]_2[21]
    SLICE_X55Y106        FDRE                                         r  D1/pente_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.689ns  (logic 54.520ns (44.078%)  route 69.169ns (55.922%))
  Logic Levels:           251  (CARRY4=212 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.529 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.529    D1/pente_reg[20]_i_4_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.643 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.643    D1/pente_reg[24]_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   120.882 f  D1/pente_reg[28]_i_4/O[2]
                         net (fo=2, routed)           0.951   121.834    D1_n_282
    SLICE_X56Y107        LUT3 (Prop_lut3_I1_O)        0.302   122.136 r  pente[28]_i_6/O
                         net (fo=1, routed)           0.000   122.136    D1/pente_reg[28]_1[1]
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.516 r  D1/pente_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.516    D1/pente_reg[28]_i_2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   122.735 r  D1/pente_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.659   123.394    cal1/pente_reg[31][23]
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.295   123.689 r  cal1/pente[29]_i_1/O
                         net (fo=1, routed)           0.000   123.689    D1/pente_reg[31]_2[23]
    SLICE_X57Y108        FDRE                                         r  D1/pente_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.643ns  (logic 54.635ns (44.188%)  route 69.008ns (55.812%))
  Logic Levels:           251  (CARRY4=212 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.529 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.529    D1/pente_reg[20]_i_4_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.643 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.643    D1/pente_reg[24]_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   120.882 f  D1/pente_reg[28]_i_4/O[2]
                         net (fo=2, routed)           0.951   121.834    D1_n_282
    SLICE_X56Y107        LUT3 (Prop_lut3_I1_O)        0.302   122.136 r  pente[28]_i_6/O
                         net (fo=1, routed)           0.000   122.136    D1/pente_reg[28]_1[1]
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.516 r  D1/pente_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.516    D1/pente_reg[28]_i_2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   122.839 r  D1/pente_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.499   123.337    cal1/pente_reg[31][24]
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.306   123.643 r  cal1/pente[30]_i_1/O
                         net (fo=1, routed)           0.000   123.643    D1/pente_reg[31]_2[24]
    SLICE_X57Y108        FDRE                                         r  D1/pente_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.639ns  (logic 54.520ns (44.096%)  route 69.119ns (55.904%))
  Logic Levels:           249  (CARRY4=210 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.637 f  D1/pente_reg[20]_i_4/O[0]
                         net (fo=2, routed)           0.821   121.458    D1_n_277
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.299   121.757 r  pente[20]_i_8/O
                         net (fo=1, routed)           0.000   121.757    D1/pente_reg[20]_1[0]
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   122.270 r  D1/pente_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.270    D1/pente_reg[20]_i_2_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   122.593 r  D1/pente_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.740   123.333    D1/pente00_in[22]
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.306   123.639 r  D1/pente[22]_i_1/O
                         net (fo=1, routed)           0.000   123.639    D1/pente[22]_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  D1/pente_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.595ns  (logic 54.370ns (43.990%)  route 69.225ns (56.010%))
  Logic Levels:           248  (CARRY4=209 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   120.500 f  D1/pente_reg[12]_i_4/O[3]
                         net (fo=2, routed)           0.848   121.348    D1_n_269
    SLICE_X56Y103        LUT3 (Prop_lut3_I1_O)        0.306   121.654 r  pente[12]_i_5/O
                         net (fo=1, routed)           0.000   121.654    D1/pente_reg[12]_1[2]
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   122.030 r  D1/pente_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.030    D1/pente_reg[12]_i_2_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.147 r  D1/pente_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.147    D1/pente_reg[16]_i_2_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   122.470 r  D1/pente_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.819   123.289    D1/pente00_in[18]
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.306   123.595 r  D1/pente[18]_i_1/O
                         net (fo=1, routed)           0.000   123.595    D1/pente[18]_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  D1/pente_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.557ns  (logic 54.546ns (44.146%)  route 69.011ns (55.854%))
  Logic Levels:           251  (CARRY4=212 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=3 LUT5=17 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.301 r  D1/pente_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.301    D1/pente_reg[12]_i_4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.415 r  D1/pente_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.415    D1/pente_reg[16]_i_4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.529 r  D1/pente_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.529    D1/pente_reg[20]_i_4_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.643 r  D1/pente_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.643    D1/pente_reg[24]_i_4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   120.882 f  D1/pente_reg[28]_i_4/O[2]
                         net (fo=2, routed)           0.951   121.834    D1_n_282
    SLICE_X56Y107        LUT3 (Prop_lut3_I1_O)        0.302   122.136 r  pente[28]_i_6/O
                         net (fo=1, routed)           0.000   122.136    D1/pente_reg[28]_1[1]
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.516 r  D1/pente_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.516    D1/pente_reg[28]_i_2_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   122.755 r  D1/pente_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.501   123.256    cal1/pente_reg[31][25]
    SLICE_X57Y108        LUT4 (Prop_lut4_I0_O)        0.301   123.557 r  cal1/pente[31]_i_1/O
                         net (fo=1, routed)           0.000   123.557    D1/pente_reg[31]_2[25]
    SLICE_X57Y108        FDRE                                         r  D1/pente_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.539ns  (logic 54.255ns (43.917%)  route 69.284ns (56.083%))
  Logic Levels:           248  (CARRY4=209 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   120.500 f  D1/pente_reg[12]_i_4/O[3]
                         net (fo=2, routed)           0.848   121.348    D1_n_269
    SLICE_X56Y103        LUT3 (Prop_lut3_I1_O)        0.306   121.654 r  pente[12]_i_5/O
                         net (fo=1, routed)           0.000   121.654    D1/pente_reg[12]_1[2]
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   122.030 r  D1/pente_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.030    D1/pente_reg[12]_i_2_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.147 r  D1/pente_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.147    D1/pente_reg[16]_i_2_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   122.366 r  D1/pente_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.877   123.244    cal1/pente_reg[31][14]
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.295   123.539 r  cal1/pente[17]_i_1/O
                         net (fo=1, routed)           0.000   123.539    D1/pente_reg[31]_2[14]
    SLICE_X54Y104        FDRE                                         r  D1/pente_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.511ns  (logic 54.281ns (43.948%)  route 69.230ns (56.052%))
  Logic Levels:           248  (CARRY4=209 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.187 r  D1/pente_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.187    D1/pente_reg[8]_i_4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   120.500 f  D1/pente_reg[12]_i_4/O[3]
                         net (fo=2, routed)           0.848   121.348    D1_n_269
    SLICE_X56Y103        LUT3 (Prop_lut3_I1_O)        0.306   121.654 r  pente[12]_i_5/O
                         net (fo=1, routed)           0.000   121.654    D1/pente_reg[12]_1[2]
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   122.030 r  D1/pente_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.030    D1/pente_reg[12]_i_2_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.147 r  D1/pente_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   122.147    D1/pente_reg[16]_i_2_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   122.386 r  D1/pente_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.823   123.210    cal1/pente_reg[31][15]
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.301   123.511 r  cal1/pente[19]_i_1/O
                         net (fo=1, routed)           0.000   123.511    D1/pente_reg[31]_2[15]
    SLICE_X54Y104        FDRE                                         r  D1/pente_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/rollint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/pente_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.496ns  (logic 54.139ns (43.838%)  route 69.357ns (56.162%))
  Logic Levels:           246  (CARRY4=207 FDRE=1 LUT1=2 LUT2=1 LUT3=14 LUT4=2 LUT5=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  D1/rollint_reg[1]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1/rollint_reg[1]/Q
                         net (fo=31, routed)          2.096     2.552    D1/rollint_reg_rep[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.676 r  D1/pente[31]_i_78/O
                         net (fo=10, routed)          2.045     4.721    D1/pente[31]_i_78_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.845 r  D1/pente[31]_i_54/O
                         net (fo=1, routed)           0.000     4.845    D1/pente[31]_i_54_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  D1/pente_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.246    D1/pente_reg[31]_i_32_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  D1/pente_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.360    D1/pente_reg[31]_i_17_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.582 r  D1/pente_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.821     6.403    D1/pente_reg[31]_i_13_n_7
    SLICE_X61Y106        LUT5 (Prop_lut5_I3_O)        0.299     6.702 r  D1/pente[31]_i_47/O
                         net (fo=2, routed)           0.952     7.654    D1/pente[31]_i_47_n_0
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  D1/pente[31]_i_51/O
                         net (fo=1, routed)           0.000     7.778    D1/pente[31]_i_51_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.311 r  D1/pente_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.311    D1/pente_reg[31]_i_27_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.428 r  D1/pente_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.428    D1/pente_reg[31]_i_16_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.743 f  D1/pente_reg[31]_i_12/O[3]
                         net (fo=3, routed)           1.630    10.373    D1/pente_reg[31]_i_12_n_4
    SLICE_X52Y109        LUT1 (Prop_lut1_I0_O)        0.307    10.680 r  D1/pente[30]_i_57/O
                         net (fo=1, routed)           0.000    10.680    D1/pente[30]_i_57_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  D1/pente_reg[30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.230    D1/pente_reg[30]_i_48_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.469 r  D1/pente_reg[30]_i_32/O[2]
                         net (fo=2, routed)           1.136    12.605    D1/pente4[30]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.302    12.907 r  D1/pente[30]_i_24/O
                         net (fo=1, routed)           0.000    12.907    D1/pente[30]_i_24_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.439 r  D1/pente_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.439    D1/pente_reg[30]_i_8_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.553 r  D1/pente_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.553    D1/pente_reg[30]_i_3_n_0
    SLICE_X61Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.781 r  D1/pente_reg[30]_i_2/CO[2]
                         net (fo=16, routed)          1.092    14.873    D1/rollint_reg[6]_0[24]
    SLICE_X60Y109        LUT5 (Prop_lut5_I0_O)        0.313    15.186 r  D1/pente[29]_i_19/O
                         net (fo=1, routed)           0.000    15.186    D1/pente[29]_i_19_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.719 r  D1/pente_reg[29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.719    D1/pente_reg[29]_i_9_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  D1/pente_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.836    D1/pente_reg[29]_i_4_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.953 r  D1/pente_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.953    D1/pente_reg[29]_i_3_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.207 r  D1/pente_reg[29]_i_2/CO[0]
                         net (fo=18, routed)          1.026    17.233    D1/rollint_reg[6]_0[23]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.367    17.600 r  D1/pente[28]_i_24/O
                         net (fo=1, routed)           0.000    17.600    D1/pente[28]_i_24_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.113 r  D1/pente_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    D1/pente_reg[28]_i_15_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.230 r  D1/pente_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.230    D1/pente_reg[28]_i_9_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  D1/pente_reg[28]_i_3/CO[1]
                         net (fo=20, routed)          1.369    19.756    D1/rollint_reg[6]_0[22]
    SLICE_X59Y112        LUT5 (Prop_lut5_I0_O)        0.332    20.088 r  D1/pente[27]_i_19/O
                         net (fo=1, routed)           0.000    20.088    D1/pente[27]_i_19_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.638 r  D1/pente_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.638    D1/pente_reg[27]_i_11_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.752 r  D1/pente_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.752    D1/pente_reg[27]_i_6_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.866 r  D1/pente_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.866    D1/pente_reg[27]_i_3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.094 r  D1/pente_reg[27]_i_2/CO[2]
                         net (fo=22, routed)          1.351    22.445    D1/rollint_reg[6]_0[21]
    SLICE_X58Y111        LUT3 (Prop_lut3_I0_O)        0.313    22.758 r  D1/pente[26]_i_15/O
                         net (fo=1, routed)           0.000    22.758    D1/pente[26]_i_15_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.291 r  D1/pente_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.291    D1/pente_reg[26]_i_7_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  D1/pente_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.408    D1/pente_reg[26]_i_3_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  D1/pente_reg[26]_i_2/CO[3]
                         net (fo=24, routed)          1.376    24.901    D1/pente1[26]
    SLICE_X57Y112        LUT5 (Prop_lut5_I0_O)        0.124    25.025 r  D1/pente[25]_i_22/O
                         net (fo=1, routed)           0.000    25.025    D1/pente[25]_i_22_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.575 r  D1/pente_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.575    D1/pente_reg[25]_i_14_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.689 r  D1/pente_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.689    D1/pente_reg[25]_i_9_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.803 r  D1/pente_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.803    D1/pente_reg[25]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.917 r  D1/pente_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.917    D1/pente_reg[25]_i_3_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.188 r  D1/pente_reg[25]_i_2/CO[0]
                         net (fo=26, routed)          1.300    27.489    D1/rollint_reg[6]_0[20]
    SLICE_X56Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    28.333 r  D1/pente_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.333    D1/pente_reg[24]_i_25_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.450 r  D1/pente_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.450    D1/pente_reg[24]_i_20_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.567 r  D1/pente_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.567    D1/pente_reg[24]_i_15_n_0
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  D1/pente_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.684    D1/pente_reg[24]_i_9_n_0
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.841 r  D1/pente_reg[24]_i_3/CO[1]
                         net (fo=28, routed)          1.420    30.261    D1/rollint_reg[6]_0[19]
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.332    30.593 r  D1/pente[23]_i_24/O
                         net (fo=1, routed)           0.000    30.593    D1/pente[23]_i_24_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.126 r  D1/pente_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.126    D1/pente_reg[23]_i_16_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.243 r  D1/pente_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.243    D1/pente_reg[23]_i_11_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.360 r  D1/pente_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.360    D1/pente_reg[23]_i_6_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.477 r  D1/pente_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.477    D1/pente_reg[23]_i_3_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.706 r  D1/pente_reg[23]_i_2/CO[2]
                         net (fo=30, routed)          1.336    33.042    D1/rollint_reg[6]_0[18]
    SLICE_X55Y113        LUT3 (Prop_lut3_I0_O)        0.310    33.352 r  D1/pente[22]_i_20/O
                         net (fo=1, routed)           0.000    33.352    D1/pente[22]_i_20_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.902 r  D1/pente_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.902    D1/pente_reg[22]_i_12_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.016 r  D1/pente_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.016    D1/pente_reg[22]_i_7_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.130 r  D1/pente_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.130    D1/pente_reg[22]_i_3_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.244 r  D1/pente_reg[22]_i_2/CO[3]
                         net (fo=32, routed)          2.015    36.259    D1/pente1[22]
    SLICE_X50Y112        LUT5 (Prop_lut5_I0_O)        0.124    36.383 r  D1/pente[21]_i_27/O
                         net (fo=1, routed)           0.000    36.383    D1/pente[21]_i_27_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.916 r  D1/pente_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.916    D1/pente_reg[21]_i_19_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.033 r  D1/pente_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.033    D1/pente_reg[21]_i_14_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.150 r  D1/pente_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    37.150    D1/pente_reg[21]_i_9_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.267 r  D1/pente_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.267    D1/pente_reg[21]_i_4_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.384 r  D1/pente_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.384    D1/pente_reg[21]_i_3_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.638 r  D1/pente_reg[21]_i_2/CO[0]
                         net (fo=34, routed)          1.993    39.631    D1/rollint_reg[6]_0[17]
    SLICE_X43Y112        LUT5 (Prop_lut5_I0_O)        0.367    39.998 r  D1/pente[20]_i_38/O
                         net (fo=1, routed)           0.000    39.998    D1/pente[20]_i_38_n_0
    SLICE_X43Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.548 r  D1/pente_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.548    D1/pente_reg[20]_i_30_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  D1/pente_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.662    D1/pente_reg[20]_i_25_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  D1/pente_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.776    D1/pente_reg[20]_i_20_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  D1/pente_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.890    D1/pente_reg[20]_i_15_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  D1/pente_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.004    D1/pente_reg[20]_i_9_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.161 r  D1/pente_reg[20]_i_3/CO[1]
                         net (fo=36, routed)          1.743    42.903    D1/rollint_reg[6]_0[16]
    SLICE_X45Y112        LUT3 (Prop_lut3_I0_O)        0.329    43.232 r  D1/pente[19]_i_27/O
                         net (fo=1, routed)           0.000    43.232    D1/pente[19]_i_27_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.633 r  D1/pente_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.633    D1/pente_reg[19]_i_21_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.747 r  D1/pente_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.747    D1/pente_reg[19]_i_16_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.861 r  D1/pente_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.861    D1/pente_reg[19]_i_11_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.975 r  D1/pente_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.975    D1/pente_reg[19]_i_6_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.089 r  D1/pente_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.089    D1/pente_reg[19]_i_3_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.317 r  D1/pente_reg[19]_i_2/CO[2]
                         net (fo=38, routed)          1.512    45.829    D1/rollint_reg[6]_0[15]
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.313    46.142 r  D1/pente[18]_i_25/O
                         net (fo=1, routed)           0.000    46.142    D1/pente[18]_i_25_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.692 r  D1/pente_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.692    D1/pente_reg[18]_i_17_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.806 r  D1/pente_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.806    D1/pente_reg[18]_i_12_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.920 r  D1/pente_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.920    D1/pente_reg[18]_i_7_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.034 r  D1/pente_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.034    D1/pente_reg[18]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.148 r  D1/pente_reg[18]_i_2/CO[3]
                         net (fo=40, routed)          2.028    49.176    D1/pente1[18]
    SLICE_X42Y112        LUT5 (Prop_lut5_I0_O)        0.124    49.300 r  D1/pente[17]_i_32/O
                         net (fo=1, routed)           0.000    49.300    D1/pente[17]_i_32_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.833 r  D1/pente_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.833    D1/pente_reg[17]_i_24_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.950 r  D1/pente_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.950    D1/pente_reg[17]_i_19_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.067 r  D1/pente_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.067    D1/pente_reg[17]_i_14_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.184 r  D1/pente_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.184    D1/pente_reg[17]_i_9_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.301 r  D1/pente_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.301    D1/pente_reg[17]_i_4_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  D1/pente_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.418    D1/pente_reg[17]_i_3_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.672 r  D1/pente_reg[17]_i_2/CO[0]
                         net (fo=42, routed)          1.914    52.586    D1/rollint_reg[6]_0[14]
    SLICE_X47Y112        LUT3 (Prop_lut3_I0_O)        0.367    52.953 r  D1/pente[16]_i_42/O
                         net (fo=1, routed)           0.000    52.953    D1/pente[16]_i_42_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.351 r  D1/pente_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.351    D1/pente_reg[16]_i_35_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.465 r  D1/pente_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.465    D1/pente_reg[16]_i_30_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  D1/pente_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.579    D1/pente_reg[16]_i_25_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  D1/pente_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.693    D1/pente_reg[16]_i_20_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.807 r  D1/pente_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.807    D1/pente_reg[16]_i_15_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.921 r  D1/pente_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.921    D1/pente_reg[16]_i_9_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.078 r  D1/pente_reg[16]_i_3/CO[1]
                         net (fo=44, routed)          1.668    55.746    D1/rollint_reg[6]_0[13]
    SLICE_X48Y113        LUT3 (Prop_lut3_I0_O)        0.329    56.075 r  D1/pente[15]_i_29/O
                         net (fo=1, routed)           0.000    56.075    D1/pente[15]_i_29_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.625 r  D1/pente_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.625    D1/pente_reg[15]_i_21_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.739 r  D1/pente_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.739    D1/pente_reg[15]_i_16_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.853 r  D1/pente_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    56.853    D1/pente_reg[15]_i_11_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.967 r  D1/pente_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.967    D1/pente_reg[15]_i_6_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.081 r  D1/pente_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.081    D1/pente_reg[15]_i_3_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.309 r  D1/pente_reg[15]_i_2/CO[2]
                         net (fo=46, routed)          2.062    59.370    D1/rollint_reg[6]_0[12]
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.313    59.683 r  D1/pente[14]_i_35/O
                         net (fo=1, routed)           0.000    59.683    D1/pente[14]_i_35_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.233 r  D1/pente_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.233    D1/pente_reg[14]_i_27_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.347 r  D1/pente_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    60.347    D1/pente_reg[14]_i_22_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.461 r  D1/pente_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    60.461    D1/pente_reg[14]_i_17_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.575 r  D1/pente_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.575    D1/pente_reg[14]_i_12_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.689 r  D1/pente_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    60.689    D1/pente_reg[14]_i_7_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.803 r  D1/pente_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.803    D1/pente_reg[14]_i_3_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.917 r  D1/pente_reg[14]_i_2/CO[3]
                         net (fo=48, routed)          1.945    62.863    D1/pente1[14]
    SLICE_X53Y112        LUT5 (Prop_lut5_I0_O)        0.124    62.987 r  D1/pente[13]_i_37/O
                         net (fo=1, routed)           0.000    62.987    D1/pente[13]_i_37_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.537 r  D1/pente_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    63.537    D1/pente_reg[13]_i_29_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.651 r  D1/pente_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.651    D1/pente_reg[13]_i_24_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.765 r  D1/pente_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.765    D1/pente_reg[13]_i_19_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.879 r  D1/pente_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.879    D1/pente_reg[13]_i_14_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.993 r  D1/pente_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.993    D1/pente_reg[13]_i_9_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.107 r  D1/pente_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.107    D1/pente_reg[13]_i_4_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.221 r  D1/pente_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.221    D1/pente_reg[13]_i_3_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.492 r  D1/pente_reg[13]_i_2/CO[0]
                         net (fo=50, routed)          2.523    67.015    D1/rollint_reg[6]_0[11]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.373    67.388 r  D1/pente[12]_i_48/O
                         net (fo=1, routed)           0.000    67.388    D1/pente[12]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.938 r  D1/pente_reg[12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.938    D1/pente_reg[12]_i_40_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.052 r  D1/pente_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.052    D1/pente_reg[12]_i_35_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.166 r  D1/pente_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.166    D1/pente_reg[12]_i_30_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.280 r  D1/pente_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.280    D1/pente_reg[12]_i_25_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.394 r  D1/pente_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.394    D1/pente_reg[12]_i_20_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.508 r  D1/pente_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.508    D1/pente_reg[12]_i_15_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.622 r  D1/pente_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.622    D1/pente_reg[12]_i_9_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.779 r  D1/pente_reg[12]_i_3/CO[1]
                         net (fo=52, routed)          2.372    71.151    D1/rollint_reg[6]_0[10]
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.329    71.480 r  D1/pente[11]_i_9/O
                         net (fo=1, routed)           0.000    71.480    D1/pente[11]_i_9_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.030 r  D1/pente_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.030    D1/pente_reg[11]_i_3_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  D1/pente_reg[11]_i_2/CO[2]
                         net (fo=54, routed)          2.353    74.611    D1/rollint_reg[6]_0[9]
    SLICE_X49Y103        LUT3 (Prop_lut3_I0_O)        0.313    74.924 r  D1/pente[10]_i_38/O
                         net (fo=1, routed)           0.000    74.924    D1/pente[10]_i_38_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.325 r  D1/pente_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.325    D1/pente_reg[10]_i_32_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.439 r  D1/pente_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.439    D1/pente_reg[10]_i_27_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.553 r  D1/pente_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.553    D1/pente_reg[10]_i_22_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.667 r  D1/pente_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.667    D1/pente_reg[10]_i_17_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.781 r  D1/pente_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.781    D1/pente_reg[10]_i_12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  D1/pente_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.895    D1/pente_reg[10]_i_7_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  D1/pente_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.009    D1/pente_reg[10]_i_3_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.123 r  D1/pente_reg[10]_i_2/CO[3]
                         net (fo=56, routed)          2.333    78.457    D1/pente1[10]
    SLICE_X48Y103        LUT5 (Prop_lut5_I0_O)        0.124    78.581 r  D1/pente[9]_i_42/O
                         net (fo=1, routed)           0.000    78.581    D1/pente[9]_i_42_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.131 r  D1/pente_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.131    D1/pente_reg[9]_i_34_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.245 r  D1/pente_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.245    D1/pente_reg[9]_i_29_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.359 r  D1/pente_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.359    D1/pente_reg[9]_i_24_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.473 r  D1/pente_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.473    D1/pente_reg[9]_i_19_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.587 r  D1/pente_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.587    D1/pente_reg[9]_i_14_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.701 r  D1/pente_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.701    D1/pente_reg[9]_i_9_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.815 r  D1/pente_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    79.815    D1/pente_reg[9]_i_4_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.929 r  D1/pente_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.929    D1/pente_reg[9]_i_3_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.200 r  D1/pente_reg[9]_i_2/CO[0]
                         net (fo=58, routed)          2.372    82.572    D1/rollint_reg[6]_0[8]
    SLICE_X44Y103        LUT3 (Prop_lut3_I0_O)        0.373    82.945 r  D1/pente[8]_i_46/O
                         net (fo=1, routed)           0.000    82.945    D1/pente[8]_i_46_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.346 r  D1/pente_reg[8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.346    D1/pente_reg[8]_i_40_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.460 r  D1/pente_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.460    D1/pente_reg[8]_i_35_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.574 r  D1/pente_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.574    D1/pente_reg[8]_i_30_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.688 r  D1/pente_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.688    D1/pente_reg[8]_i_25_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.802 r  D1/pente_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.802    D1/pente_reg[8]_i_20_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.916 r  D1/pente_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.916    D1/pente_reg[8]_i_15_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.030 r  D1/pente_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.030    D1/pente_reg[8]_i_9_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    84.301 r  D1/pente_reg[8]_i_3/CO[0]
                         net (fo=58, routed)          2.411    86.712    D1/rollint_reg[6]_0[7]
    SLICE_X42Y102        LUT5 (Prop_lut5_I0_O)        0.373    87.085 r  D1/pente[7]_i_43/O
                         net (fo=1, routed)           0.000    87.085    D1/pente[7]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.618 r  D1/pente_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.618    D1/pente_reg[7]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.735 r  D1/pente_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.735    D1/pente_reg[7]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.852 r  D1/pente_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.852    D1/pente_reg[7]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.969 r  D1/pente_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.969    D1/pente_reg[7]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.086 r  D1/pente_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.086    D1/pente_reg[7]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.203 r  D1/pente_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.203    D1/pente_reg[7]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.320 r  D1/pente_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.320    D1/pente_reg[7]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.437 r  D1/pente_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    88.437    D1/pente_reg[7]_i_3_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.690 r  D1/pente_reg[7]_i_2/CO[0]
                         net (fo=58, routed)          2.285    90.976    D1/rollint_reg[6]_0[6]
    SLICE_X32Y102        LUT5 (Prop_lut5_I0_O)        0.367    91.343 r  D1/pente[6]_i_43/O
                         net (fo=1, routed)           0.000    91.343    D1/pente[6]_i_43_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.893 r  D1/pente_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    91.893    D1/pente_reg[6]_i_35_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.007 r  D1/pente_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.007    D1/pente_reg[6]_i_30_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.121 r  D1/pente_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.121    D1/pente_reg[6]_i_25_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.235 r  D1/pente_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.235    D1/pente_reg[6]_i_20_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.349 r  D1/pente_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.349    D1/pente_reg[6]_i_15_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.463 r  D1/pente_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.463    D1/pente_reg[6]_i_10_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.577 r  D1/pente_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.577    D1/pente_reg[6]_i_5_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.691 r  D1/pente_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.691    D1/pente_reg[6]_i_3_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.962 r  D1/pente_reg[6]_i_2/CO[0]
                         net (fo=58, routed)          2.510    95.472    D1/rollint_reg[6]_0[5]
    SLICE_X31Y100        LUT5 (Prop_lut5_I0_O)        0.373    95.845 r  D1/pente[5]_i_43/O
                         net (fo=1, routed)           0.000    95.845    D1/pente[5]_i_43_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.395 r  D1/pente_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.395    D1/pente_reg[5]_i_35_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.509 r  D1/pente_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.509    D1/pente_reg[5]_i_30_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.623 r  D1/pente_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    96.623    D1/pente_reg[5]_i_25_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.737 r  D1/pente_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    96.737    D1/pente_reg[5]_i_20_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.851 r  D1/pente_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.851    D1/pente_reg[5]_i_15_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.965 r  D1/pente_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.965    D1/pente_reg[5]_i_10_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.079 r  D1/pente_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.079    D1/pente_reg[5]_i_5_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.193 r  D1/pente_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    97.193    D1/pente_reg[5]_i_3_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.464 r  D1/pente_reg[5]_i_2/CO[0]
                         net (fo=58, routed)          2.041    99.505    D1/rollint_reg[6]_0[4]
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.373    99.878 r  D1/pente[4]_i_51/O
                         net (fo=1, routed)           0.000    99.878    D1/pente[4]_i_51_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   100.410 r  D1/pente_reg[4]_i_42/CO[3]
                         net (fo=1, routed)           0.000   100.410    D1/pente_reg[4]_i_42_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  D1/pente_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.524    D1/pente_reg[4]_i_37_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  D1/pente_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.638    D1/pente_reg[4]_i_32_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  D1/pente_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.752    D1/pente_reg[4]_i_27_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  D1/pente_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.866    D1/pente_reg[4]_i_22_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  D1/pente_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.980    D1/pente_reg[4]_i_17_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  D1/pente_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.094    D1/pente_reg[4]_i_10_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   101.365 r  D1/pente_reg[4]_i_3/CO[0]
                         net (fo=58, routed)          2.633   103.998    D1/rollint_reg[6]_0[3]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.373   104.371 r  D1/pente[3]_i_43/O
                         net (fo=1, routed)           0.000   104.371    D1/pente[3]_i_43_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.921 r  D1/pente_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.921    D1/pente_reg[3]_i_35_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.035 r  D1/pente_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.001   105.036    D1/pente_reg[3]_i_30_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.150 r  D1/pente_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.150    D1/pente_reg[3]_i_25_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.264 r  D1/pente_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000   105.264    D1/pente_reg[3]_i_20_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.378 r  D1/pente_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000   105.378    D1/pente_reg[3]_i_15_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.492 r  D1/pente_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   105.492    D1/pente_reg[3]_i_10_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.606 r  D1/pente_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.606    D1/pente_reg[3]_i_5_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.720 r  D1/pente_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   105.720    D1/pente_reg[3]_i_3_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   105.991 r  D1/pente_reg[3]_i_2/CO[0]
                         net (fo=59, routed)          1.872   107.863    D1/rollint_reg[6]_0[2]
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.373   108.236 r  D1/pente[2]_i_38/O
                         net (fo=1, routed)           0.000   108.236    D1/pente[2]_i_38_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.786 r  D1/pente_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.786    D1/pente_reg[2]_i_30_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.900 r  D1/pente_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000   108.900    D1/pente_reg[2]_i_25_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.014 r  D1/pente_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000   109.014    D1/pente_reg[2]_i_20_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.128 r  D1/pente_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000   109.128    D1/pente_reg[2]_i_15_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.242 r  D1/pente_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000   109.242    D1/pente_reg[2]_i_10_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.356 r  D1/pente_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.356    D1/pente_reg[2]_i_5_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.470 r  D1/pente_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   109.470    D1/pente_reg[2]_i_3_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   109.741 r  D1/pente_reg[2]_i_2/CO[0]
                         net (fo=59, routed)          2.130   111.872    D1/rollint_reg[6]_0[1]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.373   112.245 r  D1/pente[1]_i_38/O
                         net (fo=1, routed)           0.000   112.245    D1/pente[1]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.795 r  D1/pente_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   112.795    D1/pente_reg[1]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.909 r  D1/pente_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   112.909    D1/pente_reg[1]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.023 r  D1/pente_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.023    D1/pente_reg[1]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.137 r  D1/pente_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000   113.137    D1/pente_reg[1]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.251 r  D1/pente_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.251    D1/pente_reg[1]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.365 r  D1/pente_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000   113.365    D1/pente_reg[1]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.479 r  D1/pente_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000   113.479    D1/pente_reg[1]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   113.750 r  D1/pente_reg[1]_i_2/CO[0]
                         net (fo=59, routed)          1.775   115.525    D1/rollint_reg[6]_0[0]
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.373   115.898 r  D1/pente[0]_i_31/O
                         net (fo=1, routed)           0.000   115.898    D1/pente[0]_i_31_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.448 r  D1/pente_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   116.448    D1/pente_reg[0]_i_23_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.562 r  D1/pente_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   116.562    D1/pente_reg[0]_i_18_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.676 r  D1/pente_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   116.676    D1/pente_reg[0]_i_13_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.790 r  D1/pente_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   116.790    D1/pente_reg[0]_i_8_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.904 r  D1/pente_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   116.904    D1/pente_reg[0]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.018 f  D1/pente_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.475   118.493    D1/pente1[0]
    SLICE_X54Y104        LUT1 (Prop_lut1_I0_O)        0.153   118.646 r  D1/pente[4]_i_12/O
                         net (fo=1, routed)           0.641   119.286    D1/pente[4]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787   120.073 r  D1/pente_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.073    D1/pente_reg[4]_i_4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   120.386 f  D1/pente_reg[8]_i_4/O[3]
                         net (fo=2, routed)           0.842   121.229    D1_n_265
    SLICE_X56Y102        LUT3 (Prop_lut3_I1_O)        0.306   121.535 r  pente[8]_i_5/O
                         net (fo=1, routed)           0.000   121.535    D1/pente_reg[8]_2[3]
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   121.911 r  D1/pente_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   121.911    D1/pente_reg[8]_i_2_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   122.234 r  D1/pente_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.957   123.190    D1/pente00_in[10]
    SLICE_X54Y103        LUT5 (Prop_lut5_I0_O)        0.306   123.496 r  D1/pente[10]_i_1/O
                         net (fo=1, routed)           0.000   123.496    D1/pente[10]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  D1/pente_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/offset_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE                         0.000     0.000 r  D1/offset_reg[2]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  D1/offset_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    D1/offset[2]
    SLICE_X55Y93         FDRE                                         r  D1/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE                         0.000     0.000 r  D1/offset_reg[3]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  D1/offset_reg[3]/Q
                         net (fo=1, routed)           0.116     0.280    D1/offset[3]
    SLICE_X55Y94         FDRE                                         r  D1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/offset_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE                         0.000     0.000 r  D1/offset_reg[4]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  D1/offset_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    D1/offset[4]
    SLICE_X55Y94         FDRE                                         r  D1/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantAudio/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantAudio/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE                         0.000     0.000 r  Audio/composantAudio/cnt_reg[2]/C
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Audio/composantAudio/cnt_reg[2]/Q
                         net (fo=7, routed)           0.074     0.238    Audio/composantAudio/cnt_reg[2]
    SLICE_X13Y104        LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  Audio/composantAudio/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.283    Audio/composantAudio/plusOp[5]
    SLICE_X13Y104        FDRE                                         r  Audio/composantAudio/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/PWM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.970%)  route 0.140ns (43.030%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[6]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Audio/composantBip/cnt_reg[6]/Q
                         net (fo=4, routed)           0.140     0.281    Audio/composantBip/cnt_reg[6]
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.326 r  Audio/composantBip/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    Audio/composantBip/ltOp
    SLICE_X14Y97         FDRE                                         r  Audio/composantBip/PWM_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/clkCnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/clkCnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE                         0.000     0.000 r  Audio/clkCnt_reg[12]/C
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/clkCnt_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    Audio/clkCnt[12]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  Audio/clkCnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.366    Audio/p_1_in[12]
    SLICE_X57Y87         FDRE                                         r  Audio/clkCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/clkCnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/clkCnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE                         0.000     0.000 r  Audio/clkCnt_reg[24]/C
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/clkCnt_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    Audio/clkCnt[24]
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  Audio/clkCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.366    Audio/p_1_in[24]
    SLICE_X57Y90         FDRE                                         r  Audio/clkCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/composantBip/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/composantBip/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.227ns (61.752%)  route 0.141ns (38.248%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  Audio/composantBip/cnt_reg[2]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Audio/composantBip/cnt_reg[2]/Q
                         net (fo=8, routed)           0.141     0.269    Audio/composantBip/cnt_reg[2]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.099     0.368 r  Audio/composantBip/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    Audio/composantBip/plusOp__0[6]
    SLICE_X13Y96         FDRE                                         r  Audio/composantBip/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/clkCnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/clkCnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE                         0.000     0.000 r  Audio/clkCnt_reg[16]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/clkCnt_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    Audio/clkCnt[16]
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Audio/clkCnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.369    Audio/p_1_in[16]
    SLICE_X57Y88         FDRE                                         r  Audio/clkCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Audio/clkCnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Audio/clkCnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE                         0.000     0.000 r  Audio/clkCnt_reg[20]/C
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Audio/clkCnt_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    Audio/clkCnt[20]
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  Audio/clkCnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    Audio/p_1_in[20]
    SLICE_X57Y89         FDRE                                         r  Audio/clkCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cal1/roll_f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            AUD_SD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.632ns  (logic 5.284ns (45.426%)  route 6.348ns (54.574%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.628     1.630    cal1/CLK
    SLICE_X62Y89         FDRE                                         r  cal1/roll_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  cal1/roll_f_reg[2]/Q
                         net (fo=2, routed)           0.835     2.983    cal1/Q[2]
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     3.107 r  cal1/EnableAudio1_carry_i_5/O
                         net (fo=1, routed)           0.000     3.107    cal1/EnableAudio1_carry_i_5_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.657 r  cal1/EnableAudio1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.657    cal1/EnableAudio1_carry_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.885 r  cal1/EnableAudio1_carry__0/CO[2]
                         net (fo=1, routed)           1.740     5.625    cal1/EnableAudio1_carry__0_n_1
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.313     5.938 r  cal1/AUD_SD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.773     9.711    AUD_SD_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.551    13.262 r  AUD_SD_OBUF_inst/O
                         net (fo=0)                   0.000    13.262    AUD_SD
    D12                                                               r  AUD_SD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 4.127ns (42.788%)  route 5.518ns (57.212%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.619     1.621    VGA1/clk_out1
    SLICE_X31Y116        FDRE                                         r  VGA1/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  VGA1/video_on_v_reg/Q
                         net (fo=8, routed)           1.347     3.424    VGA1/video_on_v
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.124     3.548 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.172     7.719    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.266 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.266    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.131ns (43.689%)  route 5.325ns (56.311%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.619     1.621    VGA1/clk_out1
    SLICE_X31Y116        FDRE                                         r  VGA1/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  VGA1/video_on_v_reg/Q
                         net (fo=8, routed)           1.347     3.424    VGA1/video_on_v
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.124     3.548 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.978     7.526    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    11.077 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.077    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 4.421ns (46.803%)  route 5.025ns (53.197%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.613     1.615    VGA1/clk_out1
    SLICE_X38Y119        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.008     3.141    VGA1/video_on_h
    SLICE_X48Y119        LUT3 (Prop_lut3_I2_O)        0.154     3.295 r  VGA1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.018     7.312    VGA_G_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.749    11.062 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.062    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.430ns  (logic 4.362ns (46.250%)  route 5.069ns (53.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.619     1.621    VGA1/clk_out1
    SLICE_X31Y116        FDRE                                         r  VGA1/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  VGA1/video_on_v_reg/Q
                         net (fo=8, routed)           1.347     3.424    VGA1/video_on_v
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.152     3.576 r  VGA1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.722     7.298    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.754    11.051 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.051    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.421ns (47.511%)  route 4.885ns (52.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.613     1.615    VGA1/clk_out1
    SLICE_X38Y119        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.008     3.141    VGA1/video_on_h
    SLICE_X48Y119        LUT3 (Prop_lut3_I2_O)        0.154     3.295 r  VGA1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.877     7.172    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.749    10.921 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.921    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.156ns  (logic 4.410ns (48.167%)  route 4.746ns (51.833%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.613     1.615    VGA1/clk_out1
    SLICE_X38Y119        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.009     3.142    VGA1/video_on_h
    SLICE_X48Y119        LUT3 (Prop_lut3_I2_O)        0.149     3.291 r  VGA1/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.737     7.028    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.743    10.771 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.771    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 4.103ns (44.929%)  route 5.030ns (55.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.619     1.621    VGA1/clk_out1
    SLICE_X31Y116        FDRE                                         r  VGA1/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  VGA1/video_on_v_reg/Q
                         net (fo=8, routed)           1.347     3.424    VGA1/video_on_v
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.124     3.548 r  VGA1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.683     7.231    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.754 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.754    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_v_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.118ns (45.175%)  route 4.998ns (54.825%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.619     1.621    VGA1/clk_out1
    SLICE_X31Y116        FDRE                                         r  VGA1/video_on_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  VGA1/video_on_v_reg/Q
                         net (fo=8, routed)           1.123     3.200    VGA1/video_on_v
    SLICE_X48Y119        LUT3 (Prop_lut3_I1_O)        0.124     3.324 r  VGA1/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.874     7.199    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.737 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.737    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/video_on_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 4.187ns (46.402%)  route 4.836ns (53.598%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809     1.809    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.613     1.615    VGA1/clk_out1
    SLICE_X38Y119        FDRE                                         r  VGA1/video_on_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  VGA1/video_on_h_reg/Q
                         net (fo=8, routed)           1.008     3.141    VGA1/video_on_h
    SLICE_X48Y119        LUT3 (Prop_lut3_I2_O)        0.124     3.265 r  VGA1/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.828     7.093    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.637 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.637    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.560     0.562    VGA1/clk_out1
    SLICE_X40Y114        FDRE                                         r  VGA1/Pixel_column_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA1/Pixel_column_reg[10]/Q
                         net (fo=1, routed)           0.105     0.807    D1/x_reg[11]_0[10]
    SLICE_X38Y114        FDRE                                         r  D1/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.559     0.561    VGA1/clk_out1
    SLICE_X36Y118        FDRE                                         r  VGA1/Pixel_column_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA1/Pixel_column_reg[11]/Q
                         net (fo=1, routed)           0.119     0.821    D1/x_reg[11]_0[11]
    SLICE_X36Y117        FDRE                                         r  D1/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.564     0.566    VGA1/clk_out1
    SLICE_X30Y112        FDRE                                         r  VGA1/Pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VGA1/Pixel_row_reg[4]/Q
                         net (fo=1, routed)           0.110     0.840    D1/y_reg[11]_0[4]
    SLICE_X30Y111        FDRE                                         r  D1/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.564     0.566    VGA1/clk_out1
    SLICE_X30Y112        FDRE                                         r  VGA1/Pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VGA1/Pixel_row_reg[6]/Q
                         net (fo=1, routed)           0.135     0.865    D1/y_reg[11]_0[6]
    SLICE_X31Y112        FDRE                                         r  D1/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.557     0.559    VGA1/clk_out1
    SLICE_X39Y118        FDRE                                         r  VGA1/Pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA1/Pixel_column_reg[0]/Q
                         net (fo=1, routed)           0.176     0.876    D1/x_reg[11]_0[0]
    SLICE_X38Y114        FDRE                                         r  D1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.557     0.559    VGA1/clk_out1
    SLICE_X39Y118        FDRE                                         r  VGA1/Pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA1/Pixel_column_reg[7]/Q
                         net (fo=1, routed)           0.176     0.876    D1/x_reg[11]_0[7]
    SLICE_X39Y114        FDRE                                         r  D1/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.559     0.561    VGA1/clk_out1
    SLICE_X37Y118        FDRE                                         r  VGA1/Pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VGA1/Pixel_column_reg[1]/Q
                         net (fo=1, routed)           0.176     0.878    D1/x_reg[11]_0[1]
    SLICE_X37Y114        FDRE                                         r  D1/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.560     0.562    VGA1/clk_out1
    SLICE_X40Y114        FDRE                                         r  VGA1/Pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA1/Pixel_column_reg[4]/Q
                         net (fo=1, routed)           0.180     0.883    D1/x_reg[11]_0[4]
    SLICE_X40Y113        FDRE                                         r  D1/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.533%)  route 0.207ns (59.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    VGA1/clk_out1
    SLICE_X32Y114        FDRE                                         r  VGA1/Pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA1/Pixel_row_reg[3]/Q
                         net (fo=1, routed)           0.207     0.913    D1/y_reg[11]_0[3]
    SLICE_X33Y114        FDRE                                         r  D1/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA1/Pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            D1/y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.563     0.565    VGA1/clk_out1
    SLICE_X31Y115        FDRE                                         r  VGA1/Pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA1/Pixel_row_reg[10]/Q
                         net (fo=1, routed)           0.210     0.916    D1/y_reg[11]_0[10]
    SLICE_X31Y114        FDRE                                         r  D1/y_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dll1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dll1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.809    21.809    dll1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    17.888 f  dll1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    19.906    dll1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.002 f  dll1/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    21.809    dll1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dll1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dll1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dll1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.624     0.624    dll1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  dll1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    dll1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dll1/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    dll1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dll1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X31Y96         FDRE                                         r  cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.631ns (27.787%)  route 4.239ns (72.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.142     5.870    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.631ns (28.067%)  route 4.180ns (71.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          1.084     5.811    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y95         FDSE                                         r  RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.517     1.520    clk_out1
    SLICE_X30Y95         FDSE                                         r  RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.631ns (28.551%)  route 4.082ns (71.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.985     5.713    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.518     1.521    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.631ns (28.551%)  route 4.082ns (71.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.985     5.713    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.518     1.521    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 1.631ns (28.551%)  route 4.082ns (71.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.603    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.985     5.713    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     1.683    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         1.518     1.521    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.247ns (17.443%)  route 1.171ns (82.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.171     1.419    ADXL_Control/SPI_Interface/D[0]
    SLICE_X34Y92         FDRE                                         r  ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.838     0.840    ADXL_Control/SPI_Interface/clk_out1
    SLICE_X34Y92         FDRE                                         r  ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.320ns (15.415%)  route 1.754ns (84.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.434     2.073    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.320ns (15.415%)  route 1.754ns (84.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.434     2.073    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.320ns (15.415%)  route 1.754ns (84.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.434     2.073    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.320ns (15.415%)  route 1.754ns (84.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.434     2.073    cnt_acc_reset[9]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X29Y96         FDRE                                         r  cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.320ns (15.014%)  route 1.809ns (84.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.490     2.129    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y95         FDSE                                         r  RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X30Y95         FDSE                                         r  RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.320ns (14.919%)  route 1.823ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.503     2.142    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.320ns (14.919%)  route 1.823ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.503     2.142    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.320ns (14.919%)  route 1.823ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.503     2.142    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.320ns (14.919%)  route 1.823ns (85.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.594    RESET_IBUF
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  cnt_acc_reset[9]_i_1/O
                         net (fo=11, routed)          0.503     2.142    cnt_acc_reset[9]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.898     0.898    dll1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dll1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dll1/inst/clkout1_buf/O
                         net (fo=350, routed)         0.840     0.842    clk_out1
    SLICE_X30Y96         FDRE                                         r  cnt_acc_reset_reg[3]/C





