<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'clock_counter_V' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.793+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.464+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_clock' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.453+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'leds' has no reset." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.232+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'clk_second'('tmp', Advios.cpp:13), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.208+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'clk_second' has no reset." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.198+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (Advios.cpp:31:18) in function 'Advios::LedControl' is an infinite loop." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:22.188+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (Advios.cpp:11:20) in function 'Advios::modulate_clock' is an infinite loop." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:21.924+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;ctrl' is deprecated. Please use the interface directive to specify the AXI interface." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:23:19.145+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:22:12.605+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:22:12.010+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1508e1394&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1043.145 ; gain = 48.402&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1508e1394&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1043.145 ; gain = 48.402&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1508e1394&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.371 ; gain = 52.629&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1508e1394&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.371 ; gain = 52.629&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 18a23d52d&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.188 ; gain = 53.445" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:19.841+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.798+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.788+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.775+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.763+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.751+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.740+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.734+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:29:04.725+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Advios_modulate_clock_fu_98/ap_CS_fsm_reg[0]) is unused and will be removed from module Advios.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-------+------+&#xD;&#xA;|      |Cell   |Count |&#xD;&#xA;+------+-------+------+&#xD;&#xA;|1     |CARRY4 |    14|&#xD;&#xA;|2     |LUT1   |    54|&#xD;&#xA;|3     |LUT2   |     2|&#xD;&#xA;|4     |LUT3   |     4|&#xD;&#xA;|5     |LUT4   |     8|&#xD;&#xA;|6     |LUT5   |     5|&#xD;&#xA;|7     |LUT6   |     4|&#xD;&#xA;|8     |FDRE   |    39|&#xD;&#xA;|9     |FDSE   |     2|&#xD;&#xA;+------+-------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+----------------------------------+----------------------+------+&#xD;&#xA;|      |Instance                          |Module                |Cells |&#xD;&#xA;+------+----------------------------------+----------------------+------+&#xD;&#xA;|1     |top                               |                      |   132|&#xD;&#xA;|2     |  grp_Advios_LedControl_fu_78     |Advios_LedControl     |    22|&#xD;&#xA;|3     |  grp_Advios_modulate_clock_fu_98 |Advios_modulate_clock |   104|&#xD;&#xA;+------+----------------------------------+----------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 633.875 ; gain = 118.422&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 633.875 ; gain = 408.609" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:51.142+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Advios_LedControl_fu_78/ap_CS_fsm_reg[0]) is unused and will be removed from module Advios." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:36.137+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Advios_modulate_clock_fu_98/clock_counter_V_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7_2/ip_repo/advios_ip/solution1/impl/vhdl/Advios_modulate_clock.vhd:71]" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:36.124+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_Advios_LedControl_fu_78/counter_V_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7_2/ip_repo/advios_ip/solution1/impl/vhdl/Advios_LedControl.vhd:80]" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:36.116+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element clock_counter_V_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7_2/ip_repo/advios_ip/solution1/impl/vhdl/Advios_modulate_clock.vhd:71]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 633.875 ; gain = 408.609&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     26 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 2     &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 2     &#xD;&#xA;&#x9;                3 Bit    Registers := 2     &#xD;&#xA;&#x9;                1 Bit    Registers := 3     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 2     &#xD;&#xA;&#x9;   3 Input      3 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 2     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Hierarchical Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Hierarchical RTL Component report &#xD;&#xA;Module Advios &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;Module Advios_LedControl &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 2     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;&#x9;                3 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 2     &#xD;&#xA;&#x9;   3 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 2     &#xD;&#xA;Module Advios_modulate_clock &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input     26 Bit       Adders := 1     &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                3 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   3 Input      3 Bit        Muxes := 1     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Hierarchical Component Statistics&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Part Resources:&#xD;&#xA;DSPs: 80 (col length:40)&#xD;&#xA;BRAMs: 120 (col length: RAMB18 40 RAMB36 20)&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Cross Boundary and Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:36.108+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element counter_V_reg was removed.  [C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise7_2/ip_repo/advios_ip/solution1/impl/vhdl/Advios_LedControl.vhd:80]" projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:27:36.101+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:26:45.304+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="advios_ip" solutionName="solution1" date="2018-10-08T19:26:44.966+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
