/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_4z[0] ? celloutsig_0_4z[2] : celloutsig_0_0z[0];
  assign celloutsig_1_18z = ~(celloutsig_1_1z[1] & celloutsig_1_8z[3]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z[2] ^ celloutsig_0_5z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[0] ^ celloutsig_1_3z[3]);
  assign celloutsig_0_7z = in_data[23:20] == { celloutsig_0_0z[3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } == { celloutsig_0_1z[13:7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[44:42], celloutsig_0_2z } > { celloutsig_0_1z[6:4], celloutsig_0_1z[7] };
  assign celloutsig_0_2z = in_data[18:14] <= { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[1:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z } && { in_data[6:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_5z = ! celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[79:76] % { 1'h1, in_data[25:23] };
  assign celloutsig_0_13z = { celloutsig_0_1z[6:4], celloutsig_0_1z[7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z } * { celloutsig_0_12z[6:5], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[170:159] != in_data[132:121];
  assign celloutsig_1_2z = in_data[179:176] != celloutsig_1_1z[4:1];
  assign celloutsig_0_4z = - { celloutsig_0_1z[12:7], celloutsig_0_3z };
  assign celloutsig_1_7z = - { in_data[142:135], celloutsig_1_0z };
  assign celloutsig_1_14z = - celloutsig_1_8z[4:0];
  assign celloutsig_1_5z = ~ in_data[178:159];
  assign celloutsig_1_6z = celloutsig_1_5z[11:7] | { celloutsig_1_3z[8:6], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_1z[5:0] << { celloutsig_1_7z[7:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z[3], celloutsig_1_6z } >>> celloutsig_1_5z[19:14];
  assign celloutsig_0_8z = { celloutsig_0_1z[5:4], celloutsig_0_5z } - in_data[55:53];
  assign celloutsig_1_1z = { in_data[152:147], celloutsig_1_0z } - { in_data[148:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_3z = in_data[183:175];
  assign celloutsig_0_1z[15:4] = ~ { in_data[93:86], celloutsig_0_0z };
  assign celloutsig_0_1z[3:0] = celloutsig_0_1z[7:4];
  assign { out_data[128], out_data[101:96], out_data[38:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
