<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=110&section=header" width="100%">

<div align="center">
  <a href="https://www.linkedin.com/in/stephensingh/">
    <img width="100%" src="https://cardivo.vercel.app/api?name=Stephen%20Singh&description=FPGA%20Engineered%20and%20ML%20Enthusiast%20specializing%20in%20SoC%20design%2C%20Hardware-Security%20and%20High-Performance%20Computing.&backgroundColor=%23ecf0f1&colorPattern=%23eaeaea&instagram=stephensingh&linkedin=stephensingh&github=stephensingh" alt="Stephen Singh's Card" />
  </a>
</div>

<h1 align="center">Hello üëã, I'm Stephen Singh</h1>

<p align="center">
  FPGA Engineer | AI/ML & VLSI Enthusiast  
</p>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=007ACC&center=true&vCenter=true&width=435&lines=Digital+Logic+Designer;SoC+Architect;Machine+Learning+on+Hardware;Hardware+Security;Embedded+Systems;" alt="Typing SVG" />
</p>

---

## üåê Connect with Me

|                                                                            LinkedIn                                                                            |                                                                        GitHub                                                                       |                                                                         Twitter                                                                         |                                                                    Email                                                                   |
| :------------------------------------------------------------------------------------------------------------------------------------------------------------: | :-------------------------------------------------------------------------------------------------------------------------------------------------: | :-----------------------------------------------------------------------------------------------------------------------------------------------------: | :----------------------------------------------------------------------------------------------------------------------------------------: |
| [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?\&style=for-the-badge\&logo=linkedin\&logoColor=white)](https://linkedin.com/in/stephensingh) | [![GitHub](https://img.shields.io/badge/GitHub-%2312100E.svg?\&style=for-the-badge\&logo=github\&logoColor=white)](https://github.com/stephensingh) | [![Twitter](https://img.shields.io/badge/Twitter-%231DA1F2.svg?\&style=for-the-badge\&logo=twitter\&logoColor=white)](https://twitter.com/stephensingh) | [![Email](https://img.shields.io/badge/Email-D14836?\&style=for-the-badge\&logo=gmail\&logoColor=white)](mailto:stephen.singh@example.com) |

---

## üöÄ About Me

I‚Äôm Stephen Singh‚Äîa passionate FPGA engineer with a knack for translating complex algorithms into optimized hardware. I hold a B.E. in Electrical & Electronics Engineering from UGA and an M.S. in ECE from UF. I architect high-performance SoC solutions, integrate AI/ML on FPGA fabrics, and drive hardware-security research.

---

## üìä GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=stephensingh&show_icons=true&theme=dark" alt="GitHub Stats" />
</p>

---

## üèÜ Top Languages

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=stephensingh&layout=compact&theme=dark" alt="Top Languages" />
</p>

---

## üíº Featured Projects

<p align="center">
  <a href="https://github.com/stephensingh/riscv-pipeline"><img src="https://img.shields.io/badge/-RISC--V%20Pipeline-05122A?style=for-the-badge&logo=github" /></a>
  <a href="https://github.com/stephensingh/aes-hw"><img src="https://img.shields.io/badge/-AES%20Crypto%20Core-05122A?style=for-the-badge&logo=github" /></a>
  <a href="https://github.com/stephensingh/ml-trojan-detect"><img src="https://img.shields.io/badge/-HW%20Trojan%20Detection-05122A?style=for-the-badge&logo=github" /></a>
</p>

---

## üîß Tech Stack

**Hardware & RTL:** Verilog, SystemVerilog, VHDL, Vivado, Vitis HLS

**Protocols & Interfaces:** AXI, SPI, I¬≤C, UART

**AI/ML & Tools:** Python, TensorFlow, PyTorch, scikit-learn

**Embedded & SoC:** PYNQ, Zynq, ARM, Linux

---

## üì´ How to Reach Me

* Email: [stephen.singh@example.com](mailto:stephen.singh@example.com)
* LinkedIn: linkedin.com/in/stephensingh
* GitHub: github.com/stephensingh

<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=110&section=footer" width="100%">
