m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/IntelFPGA_lite/18.1/1trabalho_aoc/simulation/modelsim
vQualcom_LI
!s110 1700955387
!i10b 1
!s100 K4f1On8`jho`F?:BNK[Ql0
I<dX=26I[;IzL7;YNP:L_h3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1700955367
8E:/IntelFPGA_lite/18.1/1trabalho_aoc/simulation/modelsim/processor_16bits.vo
FE:/IntelFPGA_lite/18.1/1trabalho_aoc/simulation/modelsim/processor_16bits.vo
L0 31
OV;L;10.5b;63
r1
!s85 0
31
!s108 1700955387.000000
!s107 E:/IntelFPGA_lite/18.1/1trabalho_aoc/simulation/modelsim/processor_16bits.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|E:/IntelFPGA_lite/18.1/1trabalho_aoc/simulation/modelsim/processor_16bits.vo|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+.
tCvgOpt 0
n@qualcom_@l@i
