// Seed: 3594316869
module module_0 ();
  assign module_3.id_5 = 0;
  wire id_1;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 <= 1;
  end
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    output wand id_1,
    output logic id_2,
    input supply1 id_3,
    input logic id_4,
    input wand id_5,
    output wand id_6
);
  initial begin : LABEL_0
    @(posedge id_3)
    #1 begin : LABEL_0
      assume (1'd0) id_2 <= 1;
      if (1) id_2 <= "" ? id_4 : 1;
    end
  end
  module_0 modCall_1 ();
endmodule
