# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sistema_combinacional.srcs/sources_1/new/bcd_7seg.vhd" \
"../../../../sistema_combinacional.srcs/sim_1/new/bcd_7seg_tb.vhd" \

# Do not sort compile order
nosort
