
WeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b168  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800b2f8  0800b2f8  0001b2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7e4  0800b7e4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7e4  0800b7e4  0001b7e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7ec  0800b7ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7ec  0800b7ec  0001b7ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7f0  0800b7f0  0001b7f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b7f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001e0  0800b9d4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  0800b9d4  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b26  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7d  00000000  00000000  00035d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  000388b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001480  00000000  00000000  00039e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a298  00000000  00000000  0003b300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ee7  00000000  00000000  00065598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a85c  00000000  00000000  0007c47f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00186cdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007378  00000000  00000000  00186d2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b2e0 	.word	0x0800b2e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b2e0 	.word	0x0800b2e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <_write>:

#define DHT_PORT GPIOC
#define DHT_PIN GPIO_PIN_9


int _write ( int file , char *ptr , int len ) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(&huart2 , (uint8_t*)ptr , len , 50) ;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	b29a      	uxth	r2, r3
 8001008:	2332      	movs	r3, #50	; 0x32
 800100a:	68b9      	ldr	r1, [r7, #8]
 800100c:	4803      	ldr	r0, [pc, #12]	; (800101c <_write+0x24>)
 800100e:	f004 fe5f 	bl	8005cd0 <HAL_UART_Transmit>
	return len;
 8001012:	687b      	ldr	r3, [r7, #4]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200003dc 	.word	0x200003dc

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
int main(void)
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102c:	f000 fe42 	bl	8001cb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f824 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001034:	f000 fa84 	bl	8001540 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001038:	f000 fa2c 	bl	8001494 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800103c:	f000 f8a6 	bl	800118c <MX_ADC1_Init>
  MX_SPI2_Init();
 8001040:	f000 f91c 	bl	800127c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001044:	f000 f9f6 	bl	8001434 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001048:	f000 fa54 	bl	80014f4 <MX_DMA_Init>
  MX_TIM3_Init();
 800104c:	f000 f9a4 	bl	8001398 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001050:	f000 f952 	bl	80012f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001054:	217f      	movs	r1, #127	; 0x7f
 8001056:	4806      	ldr	r0, [pc, #24]	; (8001070 <main+0x50>)
 8001058:	f001 ff91 	bl	8002f7e <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 800105c:	4804      	ldr	r0, [pc, #16]	; (8001070 <main+0x50>)
 800105e:	f001 f9e1 	bl	8002424 <HAL_ADC_Start>

  HAL_TIM_Base_Start(&htim3);
 8001062:	4804      	ldr	r0, [pc, #16]	; (8001074 <main+0x54>)
 8001064:	f004 f91c 	bl	80052a0 <HAL_TIM_Base_Start>

  HAL_TIM_Base_Start_IT(&htim2);
 8001068:	4803      	ldr	r0, [pc, #12]	; (8001078 <main+0x58>)
 800106a:	f004 f981 	bl	8005370 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
 800106e:	e7fe      	b.n	800106e <main+0x4e>
 8001070:	200001fc 	.word	0x200001fc
 8001074:	20000310 	.word	0x20000310
 8001078:	200002c4 	.word	0x200002c4

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b0b8      	sub	sp, #224	; 0xe0
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001086:	2244      	movs	r2, #68	; 0x44
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f005 fcae 	bl	80069ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a0:	463b      	mov	r3, r7
 80010a2:	2288      	movs	r2, #136	; 0x88
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f005 fca0 	bl	80069ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ac:	2301      	movs	r3, #1
 80010ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ba:	2302      	movs	r3, #2
 80010bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010c0:	2303      	movs	r3, #3
 80010c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010cc:	230a      	movs	r3, #10
 80010ce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010d2:	2307      	movs	r3, #7
 80010d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010d8:	2302      	movs	r3, #2
 80010da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010e8:	4618      	mov	r0, r3
 80010ea:	f002 fd35 	bl	8003b58 <HAL_RCC_OscConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80010f4:	f000 faa0 	bl	8001638 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f8:	230f      	movs	r3, #15
 80010fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010fe:	2303      	movs	r3, #3
 8001100:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001104:	2300      	movs	r3, #0
 8001106:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001116:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800111a:	2102      	movs	r1, #2
 800111c:	4618      	mov	r0, r3
 800111e:	f003 f903 	bl	8004328 <HAL_RCC_ClockConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001128:	f000 fa86 	bl	8001638 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800112c:	f244 0303 	movw	r3, #16387	; 0x4003
 8001130:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001132:	2300      	movs	r3, #0
 8001134:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001136:	2300      	movs	r3, #0
 8001138:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800113a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800113e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001140:	2303      	movs	r3, #3
 8001142:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001144:	2301      	movs	r3, #1
 8001146:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001148:	2308      	movs	r3, #8
 800114a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800114c:	2307      	movs	r3, #7
 800114e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001150:	2302      	movs	r3, #2
 8001152:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001154:	2302      	movs	r3, #2
 8001156:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800115c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4618      	mov	r0, r3
 8001162:	f003 fae7 	bl	8004734 <HAL_RCCEx_PeriphCLKConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800116c:	f000 fa64 	bl	8001638 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001170:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001174:	f002 fc9a 	bl	8003aac <HAL_PWREx_ControlVoltageScaling>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <SystemClock_Config+0x106>
  {
    Error_Handler();
 800117e:	f000 fa5b 	bl	8001638 <Error_Handler>
  }
}
 8001182:	bf00      	nop
 8001184:	37e0      	adds	r7, #224	; 0xe0
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	; 0x28
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
 80011ac:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ae:	4b30      	ldr	r3, [pc, #192]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011b0:	4a30      	ldr	r2, [pc, #192]	; (8001274 <MX_ADC1_Init+0xe8>)
 80011b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011b4:	4b2e      	ldr	r3, [pc, #184]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c0:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011c6:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011ce:	2204      	movs	r2, #4
 80011d0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011d2:	4b27      	ldr	r3, [pc, #156]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011da:	2201      	movs	r2, #1
 80011dc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80011de:	4b24      	ldr	r3, [pc, #144]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011e4:	4b22      	ldr	r3, [pc, #136]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ec:	4b20      	ldr	r3, [pc, #128]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011f2:	4b1f      	ldr	r3, [pc, #124]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011f8:	4b1d      	ldr	r3, [pc, #116]	; (8001270 <MX_ADC1_Init+0xe4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001200:	4b1b      	ldr	r3, [pc, #108]	; (8001270 <MX_ADC1_Init+0xe4>)
 8001202:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001208:	4b19      	ldr	r3, [pc, #100]	; (8001270 <MX_ADC1_Init+0xe4>)
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001210:	4817      	ldr	r0, [pc, #92]	; (8001270 <MX_ADC1_Init+0xe4>)
 8001212:	f000 ffb3 	bl	800217c <HAL_ADC_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800121c:	f000 fa0c 	bl	8001638 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001224:	f107 031c 	add.w	r3, r7, #28
 8001228:	4619      	mov	r1, r3
 800122a:	4811      	ldr	r0, [pc, #68]	; (8001270 <MX_ADC1_Init+0xe4>)
 800122c:	f001 ff08 	bl	8003040 <HAL_ADCEx_MultiModeConfigChannel>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001236:	f000 f9ff 	bl	8001638 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <MX_ADC1_Init+0xec>)
 800123c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800123e:	2306      	movs	r3, #6
 8001240:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001242:	2307      	movs	r3, #7
 8001244:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001246:	237f      	movs	r3, #127	; 0x7f
 8001248:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800124a:	2304      	movs	r3, #4
 800124c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	4619      	mov	r1, r3
 8001256:	4806      	ldr	r0, [pc, #24]	; (8001270 <MX_ADC1_Init+0xe4>)
 8001258:	f001 f99e 	bl	8002598 <HAL_ADC_ConfigChannel>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001262:	f000 f9e9 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	; 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200001fc 	.word	0x200001fc
 8001274:	50040000 	.word	0x50040000
 8001278:	04300002 	.word	0x04300002

0800127c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001280:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <MX_SPI2_Init+0x74>)
 8001282:	4a1c      	ldr	r2, [pc, #112]	; (80012f4 <MX_SPI2_Init+0x78>)
 8001284:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001286:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <MX_SPI2_Init+0x74>)
 8001288:	f44f 7282 	mov.w	r2, #260	; 0x104
 800128c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800128e:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <MX_SPI2_Init+0x74>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001294:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <MX_SPI2_Init+0x74>)
 8001296:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800129a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800129c:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <MX_SPI2_Init+0x74>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012ca:	2207      	movs	r2, #7
 80012cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012d6:	2208      	movs	r2, #8
 80012d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_SPI2_Init+0x74>)
 80012dc:	f003 fee6 	bl	80050ac <HAL_SPI_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012e6:	f000 f9a7 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000260 	.word	0x20000260
 80012f4:	40003800 	.word	0x40003800

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <MX_TIM2_Init+0x98>)
 8001318:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800131c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 65535;
 800131e:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <MX_TIM2_Init+0x98>)
 8001320:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001324:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <MX_TIM2_Init+0x98>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 730959;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <MX_TIM2_Init+0x98>)
 800132e:	4a19      	ldr	r2, [pc, #100]	; (8001394 <MX_TIM2_Init+0x9c>)
 8001330:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <MX_TIM2_Init+0x98>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <MX_TIM2_Init+0x98>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800133e:	4814      	ldr	r0, [pc, #80]	; (8001390 <MX_TIM2_Init+0x98>)
 8001340:	f003 ff57 	bl	80051f2 <HAL_TIM_Base_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800134a:	f000 f975 	bl	8001638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001352:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	480d      	ldr	r0, [pc, #52]	; (8001390 <MX_TIM2_Init+0x98>)
 800135c:	f004 f997 	bl	800568e <HAL_TIM_ConfigClockSource>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001366:	f000 f967 	bl	8001638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	4619      	mov	r1, r3
 8001376:	4806      	ldr	r0, [pc, #24]	; (8001390 <MX_TIM2_Init+0x98>)
 8001378:	f004 fbb6 	bl	8005ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001382:	f000 f959 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	3720      	adds	r7, #32
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200002c4 	.word	0x200002c4
 8001394:	000b274f 	.word	0x000b274f

08001398 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b6:	4b1d      	ldr	r3, [pc, #116]	; (800142c <MX_TIM3_Init+0x94>)
 80013b8:	4a1d      	ldr	r2, [pc, #116]	; (8001430 <MX_TIM3_Init+0x98>)
 80013ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 80013bc:	4b1b      	ldr	r3, [pc, #108]	; (800142c <MX_TIM3_Init+0x94>)
 80013be:	224f      	movs	r2, #79	; 0x4f
 80013c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1a      	ldr	r3, [pc, #104]	; (800142c <MX_TIM3_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_TIM3_Init+0x94>)
 80013ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <MX_TIM3_Init+0x94>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_TIM3_Init+0x94>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013dc:	4813      	ldr	r0, [pc, #76]	; (800142c <MX_TIM3_Init+0x94>)
 80013de:	f003 ff08 	bl	80051f2 <HAL_TIM_Base_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013e8:	f000 f926 	bl	8001638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	4619      	mov	r1, r3
 80013f8:	480c      	ldr	r0, [pc, #48]	; (800142c <MX_TIM3_Init+0x94>)
 80013fa:	f004 f948 	bl	800568e <HAL_TIM_ConfigClockSource>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001404:	f000 f918 	bl	8001638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	4619      	mov	r1, r3
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_TIM3_Init+0x94>)
 8001416:	f004 fb67 	bl	8005ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001420:	f000 f90a 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	3720      	adds	r7, #32
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000310 	.word	0x20000310
 8001430:	40000400 	.word	0x40000400

08001434 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001438:	4b14      	ldr	r3, [pc, #80]	; (800148c <MX_USART1_UART_Init+0x58>)
 800143a:	4a15      	ldr	r2, [pc, #84]	; (8001490 <MX_USART1_UART_Init+0x5c>)
 800143c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800143e:	4b13      	ldr	r3, [pc, #76]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001440:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001444:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800144c:	4b0f      	ldr	r3, [pc, #60]	; (800148c <MX_USART1_UART_Init+0x58>)
 800144e:	2200      	movs	r2, #0
 8001450:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001452:	4b0e      	ldr	r3, [pc, #56]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001454:	2200      	movs	r2, #0
 8001456:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <MX_USART1_UART_Init+0x58>)
 800145a:	220c      	movs	r2, #12
 800145c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145e:	4b0b      	ldr	r3, [pc, #44]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001464:	4b09      	ldr	r3, [pc, #36]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800146a:	4b08      	ldr	r3, [pc, #32]	; (800148c <MX_USART1_UART_Init+0x58>)
 800146c:	2200      	movs	r2, #0
 800146e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001472:	2200      	movs	r2, #0
 8001474:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001476:	4805      	ldr	r0, [pc, #20]	; (800148c <MX_USART1_UART_Init+0x58>)
 8001478:	f004 fbdc 	bl	8005c34 <HAL_UART_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001482:	f000 f8d9 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	2000035c 	.word	0x2000035c
 8001490:	40013800 	.word	0x40013800

08001494 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001498:	4b14      	ldr	r3, [pc, #80]	; (80014ec <MX_USART2_UART_Init+0x58>)
 800149a:	4a15      	ldr	r2, [pc, #84]	; (80014f0 <MX_USART2_UART_Init+0x5c>)
 800149c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800149e:	4b13      	ldr	r3, [pc, #76]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b11      	ldr	r3, [pc, #68]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b0f      	ldr	r3, [pc, #60]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b0e      	ldr	r3, [pc, #56]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ca:	4b08      	ldr	r3, [pc, #32]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d6:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_USART2_UART_Init+0x58>)
 80014d8:	f004 fbac 	bl	8005c34 <HAL_UART_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014e2:	f000 f8a9 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200003dc 	.word	0x200003dc
 80014f0:	40004400 	.word	0x40004400

080014f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <MX_DMA_Init+0x48>)
 80014fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014fe:	4a0f      	ldr	r2, [pc, #60]	; (800153c <MX_DMA_Init+0x48>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6493      	str	r3, [r2, #72]	; 0x48
 8001506:	4b0d      	ldr	r3, [pc, #52]	; (800153c <MX_DMA_Init+0x48>)
 8001508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2100      	movs	r1, #0
 8001516:	2010      	movs	r0, #16
 8001518:	f001 ff19 	bl	800334e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800151c:	2010      	movs	r0, #16
 800151e:	f001 ff32 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	2100      	movs	r1, #0
 8001526:	2011      	movs	r0, #17
 8001528:	f001 ff11 	bl	800334e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800152c:	2011      	movs	r0, #17
 800152e:	f001 ff2a 	bl	8003386 <HAL_NVIC_EnableIRQ>

}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000

08001540 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	; 0x28
 8001544:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	4b35      	ldr	r3, [pc, #212]	; (800162c <MX_GPIO_Init+0xec>)
 8001558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155a:	4a34      	ldr	r2, [pc, #208]	; (800162c <MX_GPIO_Init+0xec>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001562:	4b32      	ldr	r3, [pc, #200]	; (800162c <MX_GPIO_Init+0xec>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800156e:	4b2f      	ldr	r3, [pc, #188]	; (800162c <MX_GPIO_Init+0xec>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	4a2e      	ldr	r2, [pc, #184]	; (800162c <MX_GPIO_Init+0xec>)
 8001574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800157a:	4b2c      	ldr	r3, [pc, #176]	; (800162c <MX_GPIO_Init+0xec>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <MX_GPIO_Init+0xec>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	4a28      	ldr	r2, [pc, #160]	; (800162c <MX_GPIO_Init+0xec>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001592:	4b26      	ldr	r3, [pc, #152]	; (800162c <MX_GPIO_Init+0xec>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800159e:	4b23      	ldr	r3, [pc, #140]	; (800162c <MX_GPIO_Init+0xec>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	4a22      	ldr	r2, [pc, #136]	; (800162c <MX_GPIO_Init+0xec>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015aa:	4b20      	ldr	r3, [pc, #128]	; (800162c <MX_GPIO_Init+0xec>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_CSB_Pin|DHT11_DATA_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	f240 2102 	movw	r1, #514	; 0x202
 80015bc:	481c      	ldr	r0, [pc, #112]	; (8001630 <MX_GPIO_Init+0xf0>)
 80015be:	f002 fa4f 	bl	8003a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2120      	movs	r1, #32
 80015c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ca:	f002 fa49 	bl	8003a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_GPIO_Init+0xf4>)
 80015d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	4813      	ldr	r0, [pc, #76]	; (8001630 <MX_GPIO_Init+0xf0>)
 80015e4:	f002 f892 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CSB_Pin DHT11_DATA_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin|DHT11_DATA_Pin;
 80015e8:	f240 2302 	movw	r3, #514	; 0x202
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	480b      	ldr	r0, [pc, #44]	; (8001630 <MX_GPIO_Init+0xf0>)
 8001602:	f002 f883 	bl	800370c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001606:	2320      	movs	r3, #32
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160a:	2301      	movs	r3, #1
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001612:	2300      	movs	r3, #0
 8001614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001620:	f002 f874 	bl	800370c <HAL_GPIO_Init>

}
 8001624:	bf00      	nop
 8001626:	3728      	adds	r7, #40	; 0x28
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000
 8001630:	48000800 	.word	0x48000800
 8001634:	10210000 	.word	0x10210000

08001638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800164e:	4b0f      	ldr	r3, [pc, #60]	; (800168c <HAL_MspInit+0x44>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <HAL_MspInit+0x44>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6613      	str	r3, [r2, #96]	; 0x60
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_MspInit+0x44>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <HAL_MspInit+0x44>)
 8001668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166a:	4a08      	ldr	r2, [pc, #32]	; (800168c <HAL_MspInit+0x44>)
 800166c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001670:	6593      	str	r3, [r2, #88]	; 0x58
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <HAL_MspInit+0x44>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000

08001690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	; 0x28
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a15      	ldr	r2, [pc, #84]	; (8001704 <HAL_ADC_MspInit+0x74>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d123      	bne.n	80016fa <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	4a14      	ldr	r2, [pc, #80]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016be:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ca:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ce:	4a0e      	ldr	r2, [pc, #56]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016d0:	f043 0304 	orr.w	r3, r3, #4
 80016d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <HAL_ADC_MspInit+0x78>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016e2:	2301      	movs	r3, #1
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016e6:	230b      	movs	r3, #11
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4805      	ldr	r0, [pc, #20]	; (800170c <HAL_ADC_MspInit+0x7c>)
 80016f6:	f002 f809 	bl	800370c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016fa:	bf00      	nop
 80016fc:	3728      	adds	r7, #40	; 0x28
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	50040000 	.word	0x50040000
 8001708:	40021000 	.word	0x40021000
 800170c:	48000800 	.word	0x48000800

08001710 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	; 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a25      	ldr	r2, [pc, #148]	; (80017c4 <HAL_SPI_MspInit+0xb4>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d144      	bne.n	80017bc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001732:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001736:	4a24      	ldr	r2, [pc, #144]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800173c:	6593      	str	r3, [r2, #88]	; 0x58
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001742:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001746:	613b      	str	r3, [r7, #16]
 8001748:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800174a:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174e:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001756:	4b1c      	ldr	r3, [pc, #112]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175a:	f003 0304 	and.w	r3, r3, #4
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	4b19      	ldr	r3, [pc, #100]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001766:	4a18      	ldr	r2, [pc, #96]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176e:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <HAL_SPI_MspInit+0xb8>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800177a:	230c      	movs	r3, #12
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800178a:	2305      	movs	r3, #5
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	480d      	ldr	r0, [pc, #52]	; (80017cc <HAL_SPI_MspInit+0xbc>)
 8001796:	f001 ffb9 	bl	800370c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800179a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800179e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017ac:	2305      	movs	r3, #5
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4806      	ldr	r0, [pc, #24]	; (80017d0 <HAL_SPI_MspInit+0xc0>)
 80017b8:	f001 ffa8 	bl	800370c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	; 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40003800 	.word	0x40003800
 80017c8:	40021000 	.word	0x40021000
 80017cc:	48000800 	.word	0x48000800
 80017d0:	48000400 	.word	0x48000400

080017d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017e4:	d114      	bne.n	8001810 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 80017e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ea:	4a14      	ldr	r2, [pc, #80]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	6593      	str	r3, [r2, #88]	; 0x58
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017fe:	2200      	movs	r2, #0
 8001800:	2100      	movs	r1, #0
 8001802:	201c      	movs	r0, #28
 8001804:	f001 fda3 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001808:	201c      	movs	r0, #28
 800180a:	f001 fdbc 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800180e:	e010      	b.n	8001832 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_TIM_Base_MspInit+0x6c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d10b      	bne.n	8001832 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181e:	4a07      	ldr	r2, [pc, #28]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	6593      	str	r3, [r2, #88]	; 0x58
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_TIM_Base_MspInit+0x68>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000
 8001840:	40000400 	.word	0x40000400

08001844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08c      	sub	sp, #48	; 0x30
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184c:	f107 031c 	add.w	r3, r7, #28
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a5d      	ldr	r2, [pc, #372]	; (80019d8 <HAL_UART_MspInit+0x194>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d12a      	bne.n	80018bc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001866:	4b5d      	ldr	r3, [pc, #372]	; (80019dc <HAL_UART_MspInit+0x198>)
 8001868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186a:	4a5c      	ldr	r2, [pc, #368]	; (80019dc <HAL_UART_MspInit+0x198>)
 800186c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001870:	6613      	str	r3, [r2, #96]	; 0x60
 8001872:	4b5a      	ldr	r3, [pc, #360]	; (80019dc <HAL_UART_MspInit+0x198>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800187a:	61bb      	str	r3, [r7, #24]
 800187c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	4b57      	ldr	r3, [pc, #348]	; (80019dc <HAL_UART_MspInit+0x198>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	4a56      	ldr	r2, [pc, #344]	; (80019dc <HAL_UART_MspInit+0x198>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188a:	4b54      	ldr	r3, [pc, #336]	; (80019dc <HAL_UART_MspInit+0x198>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001896:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800189a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018a8:	2307      	movs	r3, #7
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	4619      	mov	r1, r3
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f001 ff29 	bl	800370c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018ba:	e088      	b.n	80019ce <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART2)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a47      	ldr	r2, [pc, #284]	; (80019e0 <HAL_UART_MspInit+0x19c>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	f040 8083 	bne.w	80019ce <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018c8:	4b44      	ldr	r3, [pc, #272]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018cc:	4a43      	ldr	r2, [pc, #268]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d2:	6593      	str	r3, [r2, #88]	; 0x58
 80018d4:	4b41      	ldr	r3, [pc, #260]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	4b3e      	ldr	r3, [pc, #248]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e4:	4a3d      	ldr	r2, [pc, #244]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ec:	4b3b      	ldr	r3, [pc, #236]	; (80019dc <HAL_UART_MspInit+0x198>)
 80018ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018f8:	230c      	movs	r3, #12
 80018fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fc:	2302      	movs	r3, #2
 80018fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001908:	2307      	movs	r3, #7
 800190a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	4619      	mov	r1, r3
 8001912:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001916:	f001 fef9 	bl	800370c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800191a:	4b32      	ldr	r3, [pc, #200]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 800191c:	4a32      	ldr	r2, [pc, #200]	; (80019e8 <HAL_UART_MspInit+0x1a4>)
 800191e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001920:	4b30      	ldr	r3, [pc, #192]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001922:	2202      	movs	r2, #2
 8001924:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001926:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001932:	4b2c      	ldr	r3, [pc, #176]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001934:	2280      	movs	r2, #128	; 0x80
 8001936:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001938:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800193e:	4b29      	ldr	r3, [pc, #164]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001944:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001946:	2220      	movs	r2, #32
 8001948:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001950:	4824      	ldr	r0, [pc, #144]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001952:	f001 fd33 	bl	80033bc <HAL_DMA_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 800195c:	f7ff fe6c 	bl	8001638 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a20      	ldr	r2, [pc, #128]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001964:	66da      	str	r2, [r3, #108]	; 0x6c
 8001966:	4a1f      	ldr	r2, [pc, #124]	; (80019e4 <HAL_UART_MspInit+0x1a0>)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800196c:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 800196e:	4a20      	ldr	r2, [pc, #128]	; (80019f0 <HAL_UART_MspInit+0x1ac>)
 8001970:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001972:	4b1e      	ldr	r3, [pc, #120]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 8001974:	2202      	movs	r2, #2
 8001976:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001978:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 800197a:	2210      	movs	r2, #16
 800197c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800197e:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 8001980:	2200      	movs	r2, #0
 8001982:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 8001986:	2280      	movs	r2, #128	; 0x80
 8001988:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800198a:	4b18      	ldr	r3, [pc, #96]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 800198c:	2200      	movs	r2, #0
 800198e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001990:	4b16      	ldr	r3, [pc, #88]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 8001992:	2200      	movs	r2, #0
 8001994:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 8001998:	2220      	movs	r2, #32
 800199a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800199c:	4b13      	ldr	r3, [pc, #76]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 800199e:	2200      	movs	r2, #0
 80019a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80019a2:	4812      	ldr	r0, [pc, #72]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 80019a4:	f001 fd0a 	bl	80033bc <HAL_DMA_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <HAL_UART_MspInit+0x16e>
      Error_Handler();
 80019ae:	f7ff fe43 	bl	8001638 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a0d      	ldr	r2, [pc, #52]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 80019b6:	669a      	str	r2, [r3, #104]	; 0x68
 80019b8:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <HAL_UART_MspInit+0x1a8>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2100      	movs	r1, #0
 80019c2:	2026      	movs	r0, #38	; 0x26
 80019c4:	f001 fcc3 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019c8:	2026      	movs	r0, #38	; 0x26
 80019ca:	f001 fcdc 	bl	8003386 <HAL_NVIC_EnableIRQ>
}
 80019ce:	bf00      	nop
 80019d0:	3730      	adds	r7, #48	; 0x30
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40013800 	.word	0x40013800
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40004400 	.word	0x40004400
 80019e4:	2000045c 	.word	0x2000045c
 80019e8:	4002006c 	.word	0x4002006c
 80019ec:	200004a4 	.word	0x200004a4
 80019f0:	40020080 	.word	0x40020080

080019f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <MemManage_Handler+0x4>

08001a0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a12:	e7fe      	b.n	8001a12 <BusFault_Handler+0x4>

08001a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <UsageFault_Handler+0x4>

08001a1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a48:	f000 f990 	bl	8001d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001a54:	4802      	ldr	r0, [pc, #8]	; (8001a60 <DMA1_Channel6_IRQHandler+0x10>)
 8001a56:	f001 fdaa 	bl	80035ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000045c 	.word	0x2000045c

08001a64 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001a68:	4802      	ldr	r0, [pc, #8]	; (8001a74 <DMA1_Channel7_IRQHandler+0x10>)
 8001a6a:	f001 fda0 	bl	80035ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200004a4 	.word	0x200004a4

08001a78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a7c:	4802      	ldr	r0, [pc, #8]	; (8001a88 <TIM2_IRQHandler+0x10>)
 8001a7e:	f003 fce7 	bl	8005450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200002c4 	.word	0x200002c4

08001a8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a90:	4802      	ldr	r0, [pc, #8]	; (8001a9c <USART2_IRQHandler+0x10>)
 8001a92:	f004 f9b1 	bl	8005df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200003dc 	.word	0x200003dc

08001aa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
	return 1;
 8001aa4:	2301      	movs	r3, #1
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_kill>:

int _kill(int pid, int sig)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001aba:	f004 ff6d 	bl	8006998 <__errno>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2216      	movs	r2, #22
 8001ac2:	601a      	str	r2, [r3, #0]
	return -1;
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_exit>:

void _exit (int status)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff ffe7 	bl	8001ab0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ae2:	e7fe      	b.n	8001ae2 <_exit+0x12>

08001ae4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	e00a      	b.n	8001b0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001af6:	f3af 8000 	nop.w
 8001afa:	4601      	mov	r1, r0
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	60ba      	str	r2, [r7, #8]
 8001b02:	b2ca      	uxtb	r2, r1
 8001b04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	dbf0      	blt.n	8001af6 <_read+0x12>
	}

return len;
 8001b14:	687b      	ldr	r3, [r7, #4]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
	return -1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
 8001b3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b46:	605a      	str	r2, [r3, #4]
	return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <_isatty>:

int _isatty(int file)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
	return 0;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
	...

08001b88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b90:	4a14      	ldr	r2, [pc, #80]	; (8001be4 <_sbrk+0x5c>)
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <_sbrk+0x60>)
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d102      	bne.n	8001baa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <_sbrk+0x64>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <_sbrk+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d207      	bcs.n	8001bc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb8:	f004 feee 	bl	8006998 <__errno>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	e009      	b.n	8001bdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a05      	ldr	r2, [pc, #20]	; (8001bec <_sbrk+0x64>)
 8001bd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20018000 	.word	0x20018000
 8001be8:	00000400 	.word	0x00000400
 8001bec:	200004ec 	.word	0x200004ec
 8001bf0:	20000508 	.word	0x20000508

08001bf4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf8:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <SystemInit+0x64>)
 8001bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bfe:	4a16      	ldr	r2, [pc, #88]	; (8001c58 <SystemInit+0x64>)
 8001c00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <SystemInit+0x68>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a13      	ldr	r2, [pc, #76]	; (8001c5c <SystemInit+0x68>)
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <SystemInit+0x68>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <SystemInit+0x68>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a0f      	ldr	r2, [pc, #60]	; (8001c5c <SystemInit+0x68>)
 8001c20:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001c24:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001c28:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <SystemInit+0x68>)
 8001c2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c30:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c32:	4b0a      	ldr	r3, [pc, #40]	; (8001c5c <SystemInit+0x68>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a09      	ldr	r2, [pc, #36]	; (8001c5c <SystemInit+0x68>)
 8001c38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001c3e:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <SystemInit+0x68>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c44:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <SystemInit+0x64>)
 8001c46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c4a:	609a      	str	r2, [r3, #8]
#endif
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000ed00 	.word	0xe000ed00
 8001c5c:	40021000 	.word	0x40021000

08001c60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c64:	f7ff ffc6 	bl	8001bf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001c68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001c6a:	e003      	b.n	8001c74 <LoopCopyDataInit>

08001c6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001c6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001c70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001c72:	3104      	adds	r1, #4

08001c74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001c74:	480a      	ldr	r0, [pc, #40]	; (8001ca0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001c76:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001c78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001c7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001c7c:	d3f6      	bcc.n	8001c6c <CopyDataInit>
	ldr	r2, =_sbss
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ca8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001c80:	e002      	b.n	8001c88 <LoopFillZerobss>

08001c82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001c82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001c84:	f842 3b04 	str.w	r3, [r2], #4

08001c88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001c88:	4b08      	ldr	r3, [pc, #32]	; (8001cac <LoopForever+0x16>)
	cmp	r2, r3
 8001c8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001c8c:	d3f9      	bcc.n	8001c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c8e:	f004 fe89 	bl	80069a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c92:	f7ff f9c5 	bl	8001020 <main>

08001c96 <LoopForever>:

LoopForever:
    b LoopForever
 8001c96:	e7fe      	b.n	8001c96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c98:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001c9c:	0800b7f4 	.word	0x0800b7f4
	ldr	r0, =_sdata
 8001ca0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001ca4:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001ca8:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001cac:	20000504 	.word	0x20000504

08001cb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cb0:	e7fe      	b.n	8001cb0 <ADC1_2_IRQHandler>
	...

08001cb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <HAL_Init+0x3c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a0b      	ldr	r2, [pc, #44]	; (8001cf0 <HAL_Init+0x3c>)
 8001cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cca:	2003      	movs	r0, #3
 8001ccc:	f001 fb34 	bl	8003338 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f000 f80f 	bl	8001cf4 <HAL_InitTick>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	71fb      	strb	r3, [r7, #7]
 8001ce0:	e001      	b.n	8001ce6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ce2:	f7ff fcb1 	bl	8001648 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40022000 	.word	0x40022000

08001cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d00:	4b17      	ldr	r3, [pc, #92]	; (8001d60 <HAL_InitTick+0x6c>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <HAL_InitTick+0x70>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b14      	ldr	r3, [pc, #80]	; (8001d60 <HAL_InitTick+0x6c>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f001 fb3f 	bl	80033a2 <HAL_SYSTICK_Config>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10f      	bne.n	8001d4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b0f      	cmp	r3, #15
 8001d2e:	d809      	bhi.n	8001d44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d30:	2200      	movs	r2, #0
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	f04f 30ff 	mov.w	r0, #4294967295
 8001d38:	f001 fb09 	bl	800334e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d3c:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <HAL_InitTick+0x74>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e007      	b.n	8001d54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
 8001d48:	e004      	b.n	8001d54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	73fb      	strb	r3, [r7, #15]
 8001d4e:	e001      	b.n	8001d54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000008 	.word	0x20000008
 8001d64:	20000000 	.word	0x20000000
 8001d68:	20000004 	.word	0x20000004

08001d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <HAL_IncTick+0x20>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_IncTick+0x24>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <HAL_IncTick+0x24>)
 8001d7e:	6013      	str	r3, [r2, #0]
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	20000008 	.word	0x20000008
 8001d90:	200004f0 	.word	0x200004f0

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200004f0 	.word	0x200004f0

08001dac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	609a      	str	r2, [r3, #8]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3360      	adds	r3, #96	; 0x60
 8001e26:	461a      	mov	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <LL_ADC_SetOffset+0x44>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	4313      	orrs	r3, r2
 8001e44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e4c:	bf00      	nop
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	03fff000 	.word	0x03fff000

08001e5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3360      	adds	r3, #96	; 0x60
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3360      	adds	r3, #96	; 0x60
 8001e98:	461a      	mov	r2, r3
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	431a      	orrs	r2, r3
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001eb2:	bf00      	nop
 8001eb4:	371c      	adds	r7, #28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b087      	sub	sp, #28
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3330      	adds	r3, #48	; 0x30
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	0a1b      	lsrs	r3, r3, #8
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	4413      	add	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f003 031f 	and.w	r3, r3, #31
 8001ee8:	211f      	movs	r1, #31
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	401a      	ands	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0e9b      	lsrs	r3, r3, #26
 8001ef6:	f003 011f 	and.w	r1, r3, #31
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	f003 031f 	and.w	r3, r3, #31
 8001f00:	fa01 f303 	lsl.w	r3, r1, r3
 8001f04:	431a      	orrs	r2, r3
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f0a:	bf00      	nop
 8001f0c:	371c      	adds	r7, #28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b087      	sub	sp, #28
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	3314      	adds	r3, #20
 8001f26:	461a      	mov	r2, r3
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	0e5b      	lsrs	r3, r3, #25
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	f003 0304 	and.w	r3, r3, #4
 8001f32:	4413      	add	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	0d1b      	lsrs	r3, r3, #20
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	2107      	movs	r1, #7
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	0d1b      	lsrs	r3, r3, #20
 8001f50:	f003 031f 	and.w	r3, r3, #31
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f60:	bf00      	nop
 8001f62:	371c      	adds	r7, #28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f84:	43db      	mvns	r3, r3
 8001f86:	401a      	ands	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f003 0318 	and.w	r3, r3, #24
 8001f8e:	4908      	ldr	r1, [pc, #32]	; (8001fb0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f90:	40d9      	lsrs	r1, r3
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	400b      	ands	r3, r1
 8001f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fa2:	bf00      	nop
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	0007ffff 	.word	0x0007ffff

08001fb4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 031f 	and.w	r3, r3, #31
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001fe0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6093      	str	r3, [r2, #8]
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002004:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002008:	d101      	bne.n	800200e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800202c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002030:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002054:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002058:	d101      	bne.n	800205e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800207c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020a8:	f043 0202 	orr.w	r2, r3, #2
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <LL_ADC_IsEnabled+0x18>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <LL_ADC_IsEnabled+0x1a>
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d101      	bne.n	80020fa <LL_ADC_IsDisableOngoing+0x18>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <LL_ADC_IsDisableOngoing+0x1a>
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002118:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800211c:	f043 0204 	orr.w	r2, r3, #4
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b04      	cmp	r3, #4
 8002142:	d101      	bne.n	8002148 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002144:	2301      	movs	r3, #1
 8002146:	e000      	b.n	800214a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b08      	cmp	r3, #8
 8002168:	d101      	bne.n	800216e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002184:	2300      	movs	r3, #0
 8002186:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002188:	2300      	movs	r3, #0
 800218a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e134      	b.n	8002400 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d109      	bne.n	80021b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff fa73 	bl	8001690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ff19 	bl	8001ff4 <LL_ADC_IsDeepPowerDownEnabled>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d004      	beq.n	80021d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff feff 	bl	8001fd0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff ff34 	bl	8002044 <LL_ADC_IsInternalRegulatorEnabled>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d113      	bne.n	800220a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff ff18 	bl	800201c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80021ec:	4b86      	ldr	r3, [pc, #536]	; (8002408 <HAL_ADC_Init+0x28c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	099b      	lsrs	r3, r3, #6
 80021f2:	4a86      	ldr	r2, [pc, #536]	; (800240c <HAL_ADC_Init+0x290>)
 80021f4:	fba2 2303 	umull	r2, r3, r2, r3
 80021f8:	099b      	lsrs	r3, r3, #6
 80021fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021fc:	e002      	b.n	8002204 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3b01      	subs	r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f9      	bne.n	80021fe <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ff18 	bl	8002044 <LL_ADC_IsInternalRegulatorEnabled>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10d      	bne.n	8002236 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800221e:	f043 0210 	orr.w	r2, r3, #16
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222a:	f043 0201 	orr.w	r2, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ff78 	bl	8002130 <LL_ADC_REG_IsConversionOngoing>
 8002240:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002246:	f003 0310 	and.w	r3, r3, #16
 800224a:	2b00      	cmp	r3, #0
 800224c:	f040 80cf 	bne.w	80023ee <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	2b00      	cmp	r3, #0
 8002254:	f040 80cb 	bne.w	80023ee <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002260:	f043 0202 	orr.w	r2, r3, #2
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff25 	bl	80020bc <LL_ADC_IsEnabled>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d115      	bne.n	80022a4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002278:	4865      	ldr	r0, [pc, #404]	; (8002410 <HAL_ADC_Init+0x294>)
 800227a:	f7ff ff1f 	bl	80020bc <LL_ADC_IsEnabled>
 800227e:	4604      	mov	r4, r0
 8002280:	4864      	ldr	r0, [pc, #400]	; (8002414 <HAL_ADC_Init+0x298>)
 8002282:	f7ff ff1b 	bl	80020bc <LL_ADC_IsEnabled>
 8002286:	4603      	mov	r3, r0
 8002288:	431c      	orrs	r4, r3
 800228a:	4863      	ldr	r0, [pc, #396]	; (8002418 <HAL_ADC_Init+0x29c>)
 800228c:	f7ff ff16 	bl	80020bc <LL_ADC_IsEnabled>
 8002290:	4603      	mov	r3, r0
 8002292:	4323      	orrs	r3, r4
 8002294:	2b00      	cmp	r3, #0
 8002296:	d105      	bne.n	80022a4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4619      	mov	r1, r3
 800229e:	485f      	ldr	r0, [pc, #380]	; (800241c <HAL_ADC_Init+0x2a0>)
 80022a0:	f7ff fd84 	bl	8001dac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	7e5b      	ldrb	r3, [r3, #25]
 80022a8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022ae:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80022b4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80022ba:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d106      	bne.n	80022e0 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d6:	3b01      	subs	r3, #1
 80022d8:	045b      	lsls	r3, r3, #17
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d009      	beq.n	80022fc <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ec:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	4b47      	ldr	r3, [pc, #284]	; (8002420 <HAL_ADC_Init+0x2a4>)
 8002304:	4013      	ands	r3, r2
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	69b9      	ldr	r1, [r7, #24]
 800230c:	430b      	orrs	r3, r1
 800230e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff ff0b 	bl	8002130 <LL_ADC_REG_IsConversionOngoing>
 800231a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff ff18 	bl	8002156 <LL_ADC_INJ_IsConversionOngoing>
 8002326:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d13d      	bne.n	80023aa <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d13a      	bne.n	80023aa <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002338:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002340:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002350:	f023 0302 	bic.w	r3, r3, #2
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	69b9      	ldr	r1, [r7, #24]
 800235a:	430b      	orrs	r3, r1
 800235c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002364:	2b01      	cmp	r3, #1
 8002366:	d118      	bne.n	800239a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002372:	f023 0304 	bic.w	r3, r3, #4
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800237e:	4311      	orrs	r1, r2
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002384:	4311      	orrs	r1, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800238a:	430a      	orrs	r2, r1
 800238c:	431a      	orrs	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0201 	orr.w	r2, r2, #1
 8002396:	611a      	str	r2, [r3, #16]
 8002398:	e007      	b.n	80023aa <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 0201 	bic.w	r2, r2, #1
 80023a8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d10c      	bne.n	80023cc <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	f023 010f 	bic.w	r1, r3, #15
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	1e5a      	subs	r2, r3, #1
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	631a      	str	r2, [r3, #48]	; 0x30
 80023ca:	e007      	b.n	80023dc <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 020f 	bic.w	r2, r2, #15
 80023da:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e0:	f023 0303 	bic.w	r3, r3, #3
 80023e4:	f043 0201 	orr.w	r2, r3, #1
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	655a      	str	r2, [r3, #84]	; 0x54
 80023ec:	e007      	b.n	80023fe <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f2:	f043 0210 	orr.w	r2, r3, #16
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3724      	adds	r7, #36	; 0x24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd90      	pop	{r4, r7, pc}
 8002408:	20000000 	.word	0x20000000
 800240c:	053e2d63 	.word	0x053e2d63
 8002410:	50040000 	.word	0x50040000
 8002414:	50040100 	.word	0x50040100
 8002418:	50040200 	.word	0x50040200
 800241c:	50040300 	.word	0x50040300
 8002420:	fff0c007 	.word	0xfff0c007

08002424 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800242c:	4857      	ldr	r0, [pc, #348]	; (800258c <HAL_ADC_Start+0x168>)
 800242e:	f7ff fdc1 	bl	8001fb4 <LL_ADC_GetMultimode>
 8002432:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fe79 	bl	8002130 <LL_ADC_REG_IsConversionOngoing>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	f040 809c 	bne.w	800257e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_ADC_Start+0x30>
 8002450:	2302      	movs	r3, #2
 8002452:	e097      	b.n	8002584 <HAL_ADC_Start+0x160>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 fc89 	bl	8002d74 <ADC_Enable>
 8002462:	4603      	mov	r3, r0
 8002464:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002466:	7dfb      	ldrb	r3, [r7, #23]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f040 8083 	bne.w	8002574 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002472:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002476:	f023 0301 	bic.w	r3, r3, #1
 800247a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a42      	ldr	r2, [pc, #264]	; (8002590 <HAL_ADC_Start+0x16c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d002      	beq.n	8002492 <HAL_ADC_Start+0x6e>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	e000      	b.n	8002494 <HAL_ADC_Start+0x70>
 8002492:	4b40      	ldr	r3, [pc, #256]	; (8002594 <HAL_ADC_Start+0x170>)
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	4293      	cmp	r3, r2
 800249a:	d002      	beq.n	80024a2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d105      	bne.n	80024ae <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ba:	d106      	bne.n	80024ca <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c0:	f023 0206 	bic.w	r2, r3, #6
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	659a      	str	r2, [r3, #88]	; 0x58
 80024c8:	e002      	b.n	80024d0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	221c      	movs	r2, #28
 80024d6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a2a      	ldr	r2, [pc, #168]	; (8002590 <HAL_ADC_Start+0x16c>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d002      	beq.n	80024f0 <HAL_ADC_Start+0xcc>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	e000      	b.n	80024f2 <HAL_ADC_Start+0xce>
 80024f0:	4b28      	ldr	r3, [pc, #160]	; (8002594 <HAL_ADC_Start+0x170>)
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d008      	beq.n	800250c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	2b05      	cmp	r3, #5
 8002504:	d002      	beq.n	800250c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	2b09      	cmp	r3, #9
 800250a:	d114      	bne.n	8002536 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d007      	beq.n	800252a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002522:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fdea 	bl	8002108 <LL_ADC_REG_StartConversion>
 8002534:	e025      	b.n	8002582 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a12      	ldr	r2, [pc, #72]	; (8002590 <HAL_ADC_Start+0x16c>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d002      	beq.n	8002552 <HAL_ADC_Start+0x12e>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	e000      	b.n	8002554 <HAL_ADC_Start+0x130>
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <HAL_ADC_Start+0x170>)
 8002554:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00f      	beq.n	8002582 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002566:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800256a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	655a      	str	r2, [r3, #84]	; 0x54
 8002572:	e006      	b.n	8002582 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800257c:	e001      	b.n	8002582 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800257e:	2302      	movs	r3, #2
 8002580:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002582:	7dfb      	ldrb	r3, [r7, #23]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	50040300 	.word	0x50040300
 8002590:	50040100 	.word	0x50040100
 8002594:	50040000 	.word	0x50040000

08002598 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b0b6      	sub	sp, #216	; 0xd8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_ConfigChannel+0x22>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e3c6      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x7b0>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff fdb2 	bl	8002130 <LL_ADC_REG_IsConversionOngoing>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 83a7 	bne.w	8002d22 <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b05      	cmp	r3, #5
 80025da:	d824      	bhi.n	8002626 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	3b02      	subs	r3, #2
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d81b      	bhi.n	800261e <HAL_ADC_ConfigChannel+0x86>
 80025e6:	a201      	add	r2, pc, #4	; (adr r2, 80025ec <HAL_ADC_ConfigChannel+0x54>)
 80025e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ec:	080025fd 	.word	0x080025fd
 80025f0:	08002605 	.word	0x08002605
 80025f4:	0800260d 	.word	0x0800260d
 80025f8:	08002615 	.word	0x08002615
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	220c      	movs	r2, #12
 8002600:	605a      	str	r2, [r3, #4]
          break;
 8002602:	e011      	b.n	8002628 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2212      	movs	r2, #18
 8002608:	605a      	str	r2, [r3, #4]
          break;
 800260a:	e00d      	b.n	8002628 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	2218      	movs	r2, #24
 8002610:	605a      	str	r2, [r3, #4]
          break;
 8002612:	e009      	b.n	8002628 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	f44f 7280 	mov.w	r2, #256	; 0x100
 800261a:	605a      	str	r2, [r3, #4]
          break;
 800261c:	e004      	b.n	8002628 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	2206      	movs	r2, #6
 8002622:	605a      	str	r2, [r3, #4]
          break;
 8002624:	e000      	b.n	8002628 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002626:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6818      	ldr	r0, [r3, #0]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	f7ff fc42 	bl	8001ebe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff fd76 	bl	8002130 <LL_ADC_REG_IsConversionOngoing>
 8002644:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff fd82 	bl	8002156 <LL_ADC_INJ_IsConversionOngoing>
 8002652:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002656:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800265a:	2b00      	cmp	r3, #0
 800265c:	f040 81a6 	bne.w	80029ac <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002660:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002664:	2b00      	cmp	r3, #0
 8002666:	f040 81a1 	bne.w	80029ac <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	6819      	ldr	r1, [r3, #0]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	461a      	mov	r2, r3
 8002678:	f7ff fc4d 	bl	8001f16 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	695a      	ldr	r2, [r3, #20]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	08db      	lsrs	r3, r3, #3
 8002688:	f003 0303 	and.w	r3, r3, #3
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	2b04      	cmp	r3, #4
 800269c:	d00a      	beq.n	80026b4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6919      	ldr	r1, [r3, #16]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80026ae:	f7ff fbb1 	bl	8001e14 <LL_ADC_SetOffset>
 80026b2:	e17b      	b.n	80029ac <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff fbce 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 80026c0:	4603      	mov	r3, r0
 80026c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10a      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x148>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2100      	movs	r1, #0
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fbc3 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 80026d6:	4603      	mov	r3, r0
 80026d8:	0e9b      	lsrs	r3, r3, #26
 80026da:	f003 021f 	and.w	r2, r3, #31
 80026de:	e01e      	b.n	800271e <HAL_ADC_ConfigChannel+0x186>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2100      	movs	r1, #0
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff fbb8 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80026f6:	fa93 f3a3 	rbit	r3, r3
 80026fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002702:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002706:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800270e:	2320      	movs	r3, #32
 8002710:	e004      	b.n	800271c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002712:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	b2db      	uxtb	r3, r3
 800271c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002726:	2b00      	cmp	r3, #0
 8002728:	d105      	bne.n	8002736 <HAL_ADC_ConfigChannel+0x19e>
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0e9b      	lsrs	r3, r3, #26
 8002730:	f003 031f 	and.w	r3, r3, #31
 8002734:	e018      	b.n	8002768 <HAL_ADC_ConfigChannel+0x1d0>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002742:	fa93 f3a3 	rbit	r3, r3
 8002746:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800274a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800274e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002752:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800275a:	2320      	movs	r3, #32
 800275c:	e004      	b.n	8002768 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800275e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002762:	fab3 f383 	clz	r3, r3
 8002766:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002768:	429a      	cmp	r2, r3
 800276a:	d106      	bne.n	800277a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fb87 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2101      	movs	r1, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fb6b 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800278c:	2b00      	cmp	r3, #0
 800278e:	d10a      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x20e>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2101      	movs	r1, #1
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff fb60 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	0e9b      	lsrs	r3, r3, #26
 80027a0:	f003 021f 	and.w	r2, r3, #31
 80027a4:	e01e      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x24c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2101      	movs	r1, #1
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fb55 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80027c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80027cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80027d4:	2320      	movs	r3, #32
 80027d6:	e004      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80027d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027dc:	fab3 f383 	clz	r3, r3
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d105      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x264>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0e9b      	lsrs	r3, r3, #26
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	e018      	b.n	800282e <HAL_ADC_ConfigChannel+0x296>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002808:	fa93 f3a3 	rbit	r3, r3
 800280c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002810:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002814:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002818:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002820:	2320      	movs	r3, #32
 8002822:	e004      	b.n	800282e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002824:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002828:	fab3 f383 	clz	r3, r3
 800282c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800282e:	429a      	cmp	r2, r3
 8002830:	d106      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2200      	movs	r2, #0
 8002838:	2101      	movs	r1, #1
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fb24 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2102      	movs	r1, #2
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fb08 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800284c:	4603      	mov	r3, r0
 800284e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10a      	bne.n	800286c <HAL_ADC_ConfigChannel+0x2d4>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2102      	movs	r1, #2
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fafd 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002862:	4603      	mov	r3, r0
 8002864:	0e9b      	lsrs	r3, r3, #26
 8002866:	f003 021f 	and.w	r2, r3, #31
 800286a:	e01e      	b.n	80028aa <HAL_ADC_ConfigChannel+0x312>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2102      	movs	r1, #2
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff faf2 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800288a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800288e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002892:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800289a:	2320      	movs	r3, #32
 800289c:	e004      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800289e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028a2:	fab3 f383 	clz	r3, r3
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x32a>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	0e9b      	lsrs	r3, r3, #26
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	e016      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x358>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80028d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80028da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80028e2:	2320      	movs	r3, #32
 80028e4:	e004      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80028e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d106      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2102      	movs	r1, #2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff fac3 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2103      	movs	r1, #3
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff faa7 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800290e:	4603      	mov	r3, r0
 8002910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002914:	2b00      	cmp	r3, #0
 8002916:	d10a      	bne.n	800292e <HAL_ADC_ConfigChannel+0x396>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2103      	movs	r1, #3
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff fa9c 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002924:	4603      	mov	r3, r0
 8002926:	0e9b      	lsrs	r3, r3, #26
 8002928:	f003 021f 	and.w	r2, r3, #31
 800292c:	e017      	b.n	800295e <HAL_ADC_ConfigChannel+0x3c6>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2103      	movs	r1, #3
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fa91 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800293a:	4603      	mov	r3, r0
 800293c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002940:	fa93 f3a3 	rbit	r3, r3
 8002944:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002948:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800294a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002950:	2320      	movs	r3, #32
 8002952:	e003      	b.n	800295c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002954:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002956:	fab3 f383 	clz	r3, r3
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x3de>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	0e9b      	lsrs	r3, r3, #26
 8002970:	f003 031f 	and.w	r3, r3, #31
 8002974:	e011      	b.n	800299a <HAL_ADC_ConfigChannel+0x402>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800297e:	fa93 f3a3 	rbit	r3, r3
 8002982:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002984:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002986:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800298e:	2320      	movs	r3, #32
 8002990:	e003      	b.n	800299a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002994:	fab3 f383 	clz	r3, r3
 8002998:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800299a:	429a      	cmp	r2, r3
 800299c:	d106      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2200      	movs	r2, #0
 80029a4:	2103      	movs	r1, #3
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fa6e 	bl	8001e88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fb83 	bl	80020bc <LL_ADC_IsEnabled>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f040 813f 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6818      	ldr	r0, [r3, #0]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	6819      	ldr	r1, [r3, #0]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	461a      	mov	r2, r3
 80029cc:	f7ff face 	bl	8001f6c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	4a8e      	ldr	r2, [pc, #568]	; (8002c10 <HAL_ADC_ConfigChannel+0x678>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	f040 8130 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10b      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x46c>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	0e9b      	lsrs	r3, r3, #26
 80029f2:	3301      	adds	r3, #1
 80029f4:	f003 031f 	and.w	r3, r3, #31
 80029f8:	2b09      	cmp	r3, #9
 80029fa:	bf94      	ite	ls
 80029fc:	2301      	movls	r3, #1
 80029fe:	2300      	movhi	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	e019      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x4a0>
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a0c:	fa93 f3a3 	rbit	r3, r3
 8002a10:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002a12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a14:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002a16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	e003      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002a20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a22:	fab3 f383 	clz	r3, r3
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2b09      	cmp	r3, #9
 8002a30:	bf94      	ite	ls
 8002a32:	2301      	movls	r3, #1
 8002a34:	2300      	movhi	r3, #0
 8002a36:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d079      	beq.n	8002b30 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d107      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x4c0>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	3301      	adds	r3, #1
 8002a50:	069b      	lsls	r3, r3, #26
 8002a52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a56:	e015      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x4ec>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a60:	fa93 f3a3 	rbit	r3, r3
 8002a64:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a68:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002a6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002a70:	2320      	movs	r3, #32
 8002a72:	e003      	b.n	8002a7c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002a74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	069b      	lsls	r3, r3, #26
 8002a80:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d109      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x50c>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	0e9b      	lsrs	r3, r3, #26
 8002a96:	3301      	adds	r3, #1
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	e017      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x53c>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aac:	fa93 f3a3 	rbit	r3, r3
 8002ab0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ab2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ab4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002abc:	2320      	movs	r3, #32
 8002abe:	e003      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002ac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	3301      	adds	r3, #1
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	2101      	movs	r1, #1
 8002ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad4:	ea42 0103 	orr.w	r1, r2, r3
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10a      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x562>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	0e9b      	lsrs	r3, r3, #26
 8002aea:	3301      	adds	r3, #1
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	051b      	lsls	r3, r3, #20
 8002af8:	e018      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x594>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b02:	fa93 f3a3 	rbit	r3, r3
 8002b06:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002b12:	2320      	movs	r3, #32
 8002b14:	e003      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b18:	fab3 f383 	clz	r3, r3
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	3301      	adds	r3, #1
 8002b20:	f003 021f 	and.w	r2, r3, #31
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	e080      	b.n	8002c32 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d107      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x5b4>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	0e9b      	lsrs	r3, r3, #26
 8002b42:	3301      	adds	r3, #1
 8002b44:	069b      	lsls	r3, r3, #26
 8002b46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b4a:	e015      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x5e0>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b54:	fa93 f3a3 	rbit	r3, r3
 8002b58:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b5c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002b64:	2320      	movs	r3, #32
 8002b66:	e003      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b6a:	fab3 f383 	clz	r3, r3
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	3301      	adds	r3, #1
 8002b72:	069b      	lsls	r3, r3, #26
 8002b74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x600>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	0e9b      	lsrs	r3, r3, #26
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	e017      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x630>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	fa93 f3a3 	rbit	r3, r3
 8002ba4:	61fb      	str	r3, [r7, #28]
  return result;
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	e003      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	ea42 0103 	orr.w	r1, r2, r3
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10d      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x65c>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	0e9b      	lsrs	r3, r3, #26
 8002bde:	3301      	adds	r3, #1
 8002be0:	f003 021f 	and.w	r2, r3, #31
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	3b1e      	subs	r3, #30
 8002bec:	051b      	lsls	r3, r3, #20
 8002bee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bf2:	e01d      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x698>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	613b      	str	r3, [r7, #16]
  return result;
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d103      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002c0c:	2320      	movs	r3, #32
 8002c0e:	e005      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x684>
 8002c10:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	fab3 f383 	clz	r3, r3
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f003 021f 	and.w	r2, r3, #31
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	3b1e      	subs	r3, #30
 8002c2a:	051b      	lsls	r3, r3, #20
 8002c2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c30:	430b      	orrs	r3, r1
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	6892      	ldr	r2, [r2, #8]
 8002c36:	4619      	mov	r1, r3
 8002c38:	f7ff f96d 	bl	8001f16 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b43      	ldr	r3, [pc, #268]	; (8002d50 <HAL_ADC_ConfigChannel+0x7b8>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d079      	beq.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c48:	4842      	ldr	r0, [pc, #264]	; (8002d54 <HAL_ADC_ConfigChannel+0x7bc>)
 8002c4a:	f7ff f8d5 	bl	8001df8 <LL_ADC_GetCommonPathInternalCh>
 8002c4e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a40      	ldr	r2, [pc, #256]	; (8002d58 <HAL_ADC_ConfigChannel+0x7c0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d12b      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d125      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a3b      	ldr	r2, [pc, #236]	; (8002d5c <HAL_ADC_ConfigChannel+0x7c4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d004      	beq.n	8002c7c <HAL_ADC_ConfigChannel+0x6e4>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a3a      	ldr	r2, [pc, #232]	; (8002d60 <HAL_ADC_ConfigChannel+0x7c8>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d15c      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c84:	4619      	mov	r1, r3
 8002c86:	4833      	ldr	r0, [pc, #204]	; (8002d54 <HAL_ADC_ConfigChannel+0x7bc>)
 8002c88:	f7ff f8a3 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002c8c:	4b35      	ldr	r3, [pc, #212]	; (8002d64 <HAL_ADC_ConfigChannel+0x7cc>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	4a35      	ldr	r2, [pc, #212]	; (8002d68 <HAL_ADC_ConfigChannel+0x7d0>)
 8002c94:	fba2 2303 	umull	r2, r3, r2, r3
 8002c98:	099a      	lsrs	r2, r3, #6
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	4413      	add	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ca4:	e002      	b.n	8002cac <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f9      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cb2:	e040      	b.n	8002d36 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a2c      	ldr	r2, [pc, #176]	; (8002d6c <HAL_ADC_ConfigChannel+0x7d4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d118      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x758>
 8002cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002cc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d112      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a23      	ldr	r2, [pc, #140]	; (8002d5c <HAL_ADC_ConfigChannel+0x7c4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d004      	beq.n	8002cde <HAL_ADC_ConfigChannel+0x746>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a21      	ldr	r2, [pc, #132]	; (8002d60 <HAL_ADC_ConfigChannel+0x7c8>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d12d      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ce2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	481a      	ldr	r0, [pc, #104]	; (8002d54 <HAL_ADC_ConfigChannel+0x7bc>)
 8002cea:	f7ff f872 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cee:	e024      	b.n	8002d3a <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a1e      	ldr	r2, [pc, #120]	; (8002d70 <HAL_ADC_ConfigChannel+0x7d8>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d120      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d11a      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <HAL_ADC_ConfigChannel+0x7c4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d115      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d18:	4619      	mov	r1, r3
 8002d1a:	480e      	ldr	r0, [pc, #56]	; (8002d54 <HAL_ADC_ConfigChannel+0x7bc>)
 8002d1c:	f7ff f859 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
 8002d20:	e00c      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d26:	f043 0220 	orr.w	r2, r3, #32
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002d34:	e002      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d36:	bf00      	nop
 8002d38:	e000      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d3a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d44:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	37d8      	adds	r7, #216	; 0xd8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	80080000 	.word	0x80080000
 8002d54:	50040300 	.word	0x50040300
 8002d58:	c7520000 	.word	0xc7520000
 8002d5c:	50040000 	.word	0x50040000
 8002d60:	50040200 	.word	0x50040200
 8002d64:	20000000 	.word	0x20000000
 8002d68:	053e2d63 	.word	0x053e2d63
 8002d6c:	cb840000 	.word	0xcb840000
 8002d70:	80000001 	.word	0x80000001

08002d74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff f99b 	bl	80020bc <LL_ADC_IsEnabled>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d146      	bne.n	8002e1a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	4b24      	ldr	r3, [pc, #144]	; (8002e24 <ADC_Enable+0xb0>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00d      	beq.n	8002db6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d9e:	f043 0210 	orr.w	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002daa:	f043 0201 	orr.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e032      	b.n	8002e1c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff f956 	bl	800206c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002dc0:	f7fe ffe8 	bl	8001d94 <HAL_GetTick>
 8002dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dc6:	e021      	b.n	8002e0c <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff f975 	bl	80020bc <LL_ADC_IsEnabled>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d104      	bne.n	8002de2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff f945 	bl	800206c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002de2:	f7fe ffd7 	bl	8001d94 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d90d      	bls.n	8002e0c <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df4:	f043 0210 	orr.w	r2, r3, #16
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e00:	f043 0201 	orr.w	r2, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e007      	b.n	8002e1c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d1d6      	bne.n	8002dc8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	8000003f 	.word	0x8000003f

08002e28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff f954 	bl	80020e2 <LL_ADC_IsDisableOngoing>
 8002e3a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff f93b 	bl	80020bc <LL_ADC_IsEnabled>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d040      	beq.n	8002ece <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d13d      	bne.n	8002ece <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 030d 	and.w	r3, r3, #13
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d10c      	bne.n	8002e7a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff f915 	bl	8002094 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2203      	movs	r2, #3
 8002e70:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e72:	f7fe ff8f 	bl	8001d94 <HAL_GetTick>
 8002e76:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e78:	e022      	b.n	8002ec0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7e:	f043 0210 	orr.w	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e01c      	b.n	8002ed0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e96:	f7fe ff7d 	bl	8001d94 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d90d      	bls.n	8002ec0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea8:	f043 0210 	orr.w	r2, r3, #16
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb4:	f043 0201 	orr.w	r2, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e007      	b.n	8002ed0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e3      	bne.n	8002e96 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <LL_ADC_IsEnabled>:
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d101      	bne.n	8002ef0 <LL_ADC_IsEnabled+0x18>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <LL_ADC_IsEnabled+0x1a>
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <LL_ADC_StartCalibration>:
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002f10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	609a      	str	r2, [r3, #8]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <LL_ADC_IsCalibrationOnGoing>:
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002f40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f44:	d101      	bne.n	8002f4a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 0304 	and.w	r3, r3, #4
 8002f68:	2b04      	cmp	r3, #4
 8002f6a:	d101      	bne.n	8002f70 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e000      	b.n	8002f72 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b084      	sub	sp, #16
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_ADCEx_Calibration_Start+0x1c>
 8002f96:	2302      	movs	r3, #2
 8002f98:	e04d      	b.n	8003036 <HAL_ADCEx_Calibration_Start+0xb8>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff ff40 	bl	8002e28 <ADC_Disable>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d136      	bne.n	8003020 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fba:	f023 0302 	bic.w	r3, r3, #2
 8002fbe:	f043 0202 	orr.w	r2, r3, #2
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6839      	ldr	r1, [r7, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff96 	bl	8002efe <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002fd2:	e014      	b.n	8002ffe <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002fe0:	d30d      	bcc.n	8002ffe <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe6:	f023 0312 	bic.w	r3, r3, #18
 8002fea:	f043 0210 	orr.w	r2, r3, #16
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e01b      	b.n	8003036 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff ff94 	bl	8002f30 <LL_ADC_IsCalibrationOnGoing>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1e2      	bne.n	8002fd4 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003012:	f023 0303 	bic.w	r3, r3, #3
 8003016:	f043 0201 	orr.w	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	655a      	str	r2, [r3, #84]	; 0x54
 800301e:	e005      	b.n	800302c <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003024:	f043 0210 	orr.w	r2, r3, #16
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003034:	7bfb      	ldrb	r3, [r7, #15]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003040:	b590      	push	{r4, r7, lr}
 8003042:	b09f      	sub	sp, #124	; 0x7c
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800305a:	2302      	movs	r3, #2
 800305c:	e08f      	b.n	800317e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a47      	ldr	r2, [pc, #284]	; (8003188 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d102      	bne.n	8003076 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003070:	4b46      	ldr	r3, [pc, #280]	; (800318c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003072:	60bb      	str	r3, [r7, #8]
 8003074:	e001      	b.n	800307a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003076:	2300      	movs	r3, #0
 8003078:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10b      	bne.n	8003098 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003084:	f043 0220 	orr.w	r2, r3, #32
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e072      	b.n	800317e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff ff5c 	bl	8002f58 <LL_ADC_REG_IsConversionOngoing>
 80030a0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff ff56 	bl	8002f58 <LL_ADC_REG_IsConversionOngoing>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d154      	bne.n	800315c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80030b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d151      	bne.n	800315c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030b8:	4b35      	ldr	r3, [pc, #212]	; (8003190 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030ba:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d02c      	beq.n	800311e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80030c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	6859      	ldr	r1, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030d6:	035b      	lsls	r3, r3, #13
 80030d8:	430b      	orrs	r3, r1
 80030da:	431a      	orrs	r2, r3
 80030dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030e0:	4829      	ldr	r0, [pc, #164]	; (8003188 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80030e2:	f7ff fef9 	bl	8002ed8 <LL_ADC_IsEnabled>
 80030e6:	4604      	mov	r4, r0
 80030e8:	4828      	ldr	r0, [pc, #160]	; (800318c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80030ea:	f7ff fef5 	bl	8002ed8 <LL_ADC_IsEnabled>
 80030ee:	4603      	mov	r3, r0
 80030f0:	431c      	orrs	r4, r3
 80030f2:	4828      	ldr	r0, [pc, #160]	; (8003194 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030f4:	f7ff fef0 	bl	8002ed8 <LL_ADC_IsEnabled>
 80030f8:	4603      	mov	r3, r0
 80030fa:	4323      	orrs	r3, r4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d137      	bne.n	8003170 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003100:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003108:	f023 030f 	bic.w	r3, r3, #15
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	6811      	ldr	r1, [r2, #0]
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	6892      	ldr	r2, [r2, #8]
 8003114:	430a      	orrs	r2, r1
 8003116:	431a      	orrs	r2, r3
 8003118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800311a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800311c:	e028      	b.n	8003170 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800311e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003126:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003128:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800312a:	4817      	ldr	r0, [pc, #92]	; (8003188 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800312c:	f7ff fed4 	bl	8002ed8 <LL_ADC_IsEnabled>
 8003130:	4604      	mov	r4, r0
 8003132:	4816      	ldr	r0, [pc, #88]	; (800318c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003134:	f7ff fed0 	bl	8002ed8 <LL_ADC_IsEnabled>
 8003138:	4603      	mov	r3, r0
 800313a:	431c      	orrs	r4, r3
 800313c:	4815      	ldr	r0, [pc, #84]	; (8003194 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800313e:	f7ff fecb 	bl	8002ed8 <LL_ADC_IsEnabled>
 8003142:	4603      	mov	r3, r0
 8003144:	4323      	orrs	r3, r4
 8003146:	2b00      	cmp	r3, #0
 8003148:	d112      	bne.n	8003170 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800314a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003152:	f023 030f 	bic.w	r3, r3, #15
 8003156:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003158:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800315a:	e009      	b.n	8003170 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003160:	f043 0220 	orr.w	r2, r3, #32
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800316e:	e000      	b.n	8003172 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003170:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800317a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800317e:	4618      	mov	r0, r3
 8003180:	377c      	adds	r7, #124	; 0x7c
 8003182:	46bd      	mov	sp, r7
 8003184:	bd90      	pop	{r4, r7, pc}
 8003186:	bf00      	nop
 8003188:	50040000 	.word	0x50040000
 800318c:	50040100 	.word	0x50040100
 8003190:	50040300 	.word	0x50040300
 8003194:	50040200 	.word	0x50040200

08003198 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <__NVIC_SetPriorityGrouping+0x44>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031b4:	4013      	ands	r3, r2
 80031b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ca:	4a04      	ldr	r2, [pc, #16]	; (80031dc <__NVIC_SetPriorityGrouping+0x44>)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	60d3      	str	r3, [r2, #12]
}
 80031d0:	bf00      	nop
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	e000ed00 	.word	0xe000ed00

080031e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <__NVIC_GetPriorityGrouping+0x18>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	0a1b      	lsrs	r3, r3, #8
 80031ea:	f003 0307 	and.w	r3, r3, #7
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	2b00      	cmp	r3, #0
 800320c:	db0b      	blt.n	8003226 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	f003 021f 	and.w	r2, r3, #31
 8003214:	4907      	ldr	r1, [pc, #28]	; (8003234 <__NVIC_EnableIRQ+0x38>)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	095b      	lsrs	r3, r3, #5
 800321c:	2001      	movs	r0, #1
 800321e:	fa00 f202 	lsl.w	r2, r0, r2
 8003222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000e100 	.word	0xe000e100

08003238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	6039      	str	r1, [r7, #0]
 8003242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003248:	2b00      	cmp	r3, #0
 800324a:	db0a      	blt.n	8003262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	b2da      	uxtb	r2, r3
 8003250:	490c      	ldr	r1, [pc, #48]	; (8003284 <__NVIC_SetPriority+0x4c>)
 8003252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003256:	0112      	lsls	r2, r2, #4
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	440b      	add	r3, r1
 800325c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003260:	e00a      	b.n	8003278 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	b2da      	uxtb	r2, r3
 8003266:	4908      	ldr	r1, [pc, #32]	; (8003288 <__NVIC_SetPriority+0x50>)
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	3b04      	subs	r3, #4
 8003270:	0112      	lsls	r2, r2, #4
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	440b      	add	r3, r1
 8003276:	761a      	strb	r2, [r3, #24]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000e100 	.word	0xe000e100
 8003288:	e000ed00 	.word	0xe000ed00

0800328c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800328c:	b480      	push	{r7}
 800328e:	b089      	sub	sp, #36	; 0x24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f1c3 0307 	rsb	r3, r3, #7
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	bf28      	it	cs
 80032aa:	2304      	movcs	r3, #4
 80032ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	3304      	adds	r3, #4
 80032b2:	2b06      	cmp	r3, #6
 80032b4:	d902      	bls.n	80032bc <NVIC_EncodePriority+0x30>
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	3b03      	subs	r3, #3
 80032ba:	e000      	b.n	80032be <NVIC_EncodePriority+0x32>
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c0:	f04f 32ff 	mov.w	r2, #4294967295
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43da      	mvns	r2, r3
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	401a      	ands	r2, r3
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032d4:	f04f 31ff 	mov.w	r1, #4294967295
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	43d9      	mvns	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e4:	4313      	orrs	r3, r2
         );
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3724      	adds	r7, #36	; 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003304:	d301      	bcc.n	800330a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003306:	2301      	movs	r3, #1
 8003308:	e00f      	b.n	800332a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800330a:	4a0a      	ldr	r2, [pc, #40]	; (8003334 <SysTick_Config+0x40>)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003312:	210f      	movs	r1, #15
 8003314:	f04f 30ff 	mov.w	r0, #4294967295
 8003318:	f7ff ff8e 	bl	8003238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800331c:	4b05      	ldr	r3, [pc, #20]	; (8003334 <SysTick_Config+0x40>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003322:	4b04      	ldr	r3, [pc, #16]	; (8003334 <SysTick_Config+0x40>)
 8003324:	2207      	movs	r2, #7
 8003326:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	e000e010 	.word	0xe000e010

08003338 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7ff ff29 	bl	8003198 <__NVIC_SetPriorityGrouping>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b086      	sub	sp, #24
 8003352:	af00      	add	r7, sp, #0
 8003354:	4603      	mov	r3, r0
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003360:	f7ff ff3e 	bl	80031e0 <__NVIC_GetPriorityGrouping>
 8003364:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	68b9      	ldr	r1, [r7, #8]
 800336a:	6978      	ldr	r0, [r7, #20]
 800336c:	f7ff ff8e 	bl	800328c <NVIC_EncodePriority>
 8003370:	4602      	mov	r2, r0
 8003372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff5d 	bl	8003238 <__NVIC_SetPriority>
}
 800337e:	bf00      	nop
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	4603      	mov	r3, r0
 800338e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff31 	bl	80031fc <__NVIC_EnableIRQ>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b082      	sub	sp, #8
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ffa2 	bl	80032f4 <SysTick_Config>
 80033b0:	4603      	mov	r3, r0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e098      	b.n	8003500 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	4b4d      	ldr	r3, [pc, #308]	; (800350c <HAL_DMA_Init+0x150>)
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d80f      	bhi.n	80033fa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4b4b      	ldr	r3, [pc, #300]	; (8003510 <HAL_DMA_Init+0x154>)
 80033e2:	4413      	add	r3, r2
 80033e4:	4a4b      	ldr	r2, [pc, #300]	; (8003514 <HAL_DMA_Init+0x158>)
 80033e6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ea:	091b      	lsrs	r3, r3, #4
 80033ec:	009a      	lsls	r2, r3, #2
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a48      	ldr	r2, [pc, #288]	; (8003518 <HAL_DMA_Init+0x15c>)
 80033f6:	641a      	str	r2, [r3, #64]	; 0x40
 80033f8:	e00e      	b.n	8003418 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	461a      	mov	r2, r3
 8003400:	4b46      	ldr	r3, [pc, #280]	; (800351c <HAL_DMA_Init+0x160>)
 8003402:	4413      	add	r3, r2
 8003404:	4a43      	ldr	r2, [pc, #268]	; (8003514 <HAL_DMA_Init+0x158>)
 8003406:	fba2 2303 	umull	r2, r3, r2, r3
 800340a:	091b      	lsrs	r3, r3, #4
 800340c:	009a      	lsls	r2, r3, #2
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a42      	ldr	r2, [pc, #264]	; (8003520 <HAL_DMA_Init+0x164>)
 8003416:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800342e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003432:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800343c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003448:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003454:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	4313      	orrs	r3, r2
 8003460:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003472:	d039      	beq.n	80034e8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	4a27      	ldr	r2, [pc, #156]	; (8003518 <HAL_DMA_Init+0x15c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d11a      	bne.n	80034b4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800347e:	4b29      	ldr	r3, [pc, #164]	; (8003524 <HAL_DMA_Init+0x168>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003486:	f003 031c 	and.w	r3, r3, #28
 800348a:	210f      	movs	r1, #15
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	4924      	ldr	r1, [pc, #144]	; (8003524 <HAL_DMA_Init+0x168>)
 8003494:	4013      	ands	r3, r2
 8003496:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003498:	4b22      	ldr	r3, [pc, #136]	; (8003524 <HAL_DMA_Init+0x168>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a4:	f003 031c 	and.w	r3, r3, #28
 80034a8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ac:	491d      	ldr	r1, [pc, #116]	; (8003524 <HAL_DMA_Init+0x168>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
 80034b2:	e019      	b.n	80034e8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034b4:	4b1c      	ldr	r3, [pc, #112]	; (8003528 <HAL_DMA_Init+0x16c>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034bc:	f003 031c 	and.w	r3, r3, #28
 80034c0:	210f      	movs	r1, #15
 80034c2:	fa01 f303 	lsl.w	r3, r1, r3
 80034c6:	43db      	mvns	r3, r3
 80034c8:	4917      	ldr	r1, [pc, #92]	; (8003528 <HAL_DMA_Init+0x16c>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <HAL_DMA_Init+0x16c>)
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6859      	ldr	r1, [r3, #4]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034da:	f003 031c 	and.w	r3, r3, #28
 80034de:	fa01 f303 	lsl.w	r3, r1, r3
 80034e2:	4911      	ldr	r1, [pc, #68]	; (8003528 <HAL_DMA_Init+0x16c>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	40020407 	.word	0x40020407
 8003510:	bffdfff8 	.word	0xbffdfff8
 8003514:	cccccccd 	.word	0xcccccccd
 8003518:	40020000 	.word	0x40020000
 800351c:	bffdfbf8 	.word	0xbffdfbf8
 8003520:	40020400 	.word	0x40020400
 8003524:	400200a8 	.word	0x400200a8
 8003528:	400204a8 	.word	0x400204a8

0800352c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d005      	beq.n	8003550 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2204      	movs	r2, #4
 8003548:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
 800354e:	e029      	b.n	80035a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 020e 	bic.w	r2, r2, #14
 800355e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003574:	f003 021c 	and.w	r2, r3, #28
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	2101      	movs	r1, #1
 800357e:	fa01 f202 	lsl.w	r2, r1, r2
 8003582:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	4798      	blx	r3
    }
  }
  return status;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ca:	f003 031c 	and.w	r3, r3, #28
 80035ce:	2204      	movs	r2, #4
 80035d0:	409a      	lsls	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d026      	beq.n	8003628 <HAL_DMA_IRQHandler+0x7a>
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d021      	beq.n	8003628 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0320 	and.w	r3, r3, #32
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d107      	bne.n	8003602 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0204 	bic.w	r2, r2, #4
 8003600:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	f003 021c 	and.w	r2, r3, #28
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2104      	movs	r1, #4
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	2b00      	cmp	r3, #0
 800361c:	d071      	beq.n	8003702 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003626:	e06c      	b.n	8003702 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362c:	f003 031c 	and.w	r3, r3, #28
 8003630:	2202      	movs	r2, #2
 8003632:	409a      	lsls	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4013      	ands	r3, r2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d02e      	beq.n	800369a <HAL_DMA_IRQHandler+0xec>
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d029      	beq.n	800369a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10b      	bne.n	800366c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 020a 	bic.w	r2, r2, #10
 8003662:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003670:	f003 021c 	and.w	r2, r3, #28
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003678:	2102      	movs	r1, #2
 800367a:	fa01 f202 	lsl.w	r2, r1, r2
 800367e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368c:	2b00      	cmp	r3, #0
 800368e:	d038      	beq.n	8003702 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003698:	e033      	b.n	8003702 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369e:	f003 031c 	and.w	r3, r3, #28
 80036a2:	2208      	movs	r2, #8
 80036a4:	409a      	lsls	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4013      	ands	r3, r2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d02a      	beq.n	8003704 <HAL_DMA_IRQHandler+0x156>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f003 0308 	and.w	r3, r3, #8
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d025      	beq.n	8003704 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 020e 	bic.w	r2, r2, #14
 80036c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036cc:	f003 021c 	and.w	r2, r3, #28
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	2101      	movs	r1, #1
 80036d6:	fa01 f202 	lsl.w	r2, r1, r2
 80036da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d004      	beq.n	8003704 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003702:	bf00      	nop
 8003704:	bf00      	nop
}
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800370c:	b480      	push	{r7}
 800370e:	b087      	sub	sp, #28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800371a:	e17f      	b.n	8003a1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	fa01 f303 	lsl.w	r3, r1, r3
 8003728:	4013      	ands	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 8171 	beq.w	8003a16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d00b      	beq.n	8003754 <HAL_GPIO_Init+0x48>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2b02      	cmp	r3, #2
 8003742:	d007      	beq.n	8003754 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003748:	2b11      	cmp	r3, #17
 800374a:	d003      	beq.n	8003754 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	2b12      	cmp	r3, #18
 8003752:	d130      	bne.n	80037b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	2203      	movs	r2, #3
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43db      	mvns	r3, r3
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800378a:	2201      	movs	r2, #1
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	43db      	mvns	r3, r3
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 0201 	and.w	r2, r3, #1
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 0303 	and.w	r3, r3, #3
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d118      	bne.n	80037f4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80037c8:	2201      	movs	r2, #1
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4013      	ands	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	08db      	lsrs	r3, r3, #3
 80037de:	f003 0201 	and.w	r2, r3, #1
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	2203      	movs	r2, #3
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d003      	beq.n	8003834 <HAL_GPIO_Init+0x128>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	2b12      	cmp	r3, #18
 8003832:	d123      	bne.n	800387c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	08da      	lsrs	r2, r3, #3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3208      	adds	r2, #8
 800383c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003840:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	220f      	movs	r2, #15
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	08da      	lsrs	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3208      	adds	r2, #8
 8003876:	6939      	ldr	r1, [r7, #16]
 8003878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2203      	movs	r2, #3
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0203 	and.w	r2, r3, #3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 80ac 	beq.w	8003a16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038be:	4b5f      	ldr	r3, [pc, #380]	; (8003a3c <HAL_GPIO_Init+0x330>)
 80038c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c2:	4a5e      	ldr	r2, [pc, #376]	; (8003a3c <HAL_GPIO_Init+0x330>)
 80038c4:	f043 0301 	orr.w	r3, r3, #1
 80038c8:	6613      	str	r3, [r2, #96]	; 0x60
 80038ca:	4b5c      	ldr	r3, [pc, #368]	; (8003a3c <HAL_GPIO_Init+0x330>)
 80038cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038d6:	4a5a      	ldr	r2, [pc, #360]	; (8003a40 <HAL_GPIO_Init+0x334>)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	089b      	lsrs	r3, r3, #2
 80038dc:	3302      	adds	r3, #2
 80038de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	220f      	movs	r2, #15
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003900:	d025      	beq.n	800394e <HAL_GPIO_Init+0x242>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4f      	ldr	r2, [pc, #316]	; (8003a44 <HAL_GPIO_Init+0x338>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d01f      	beq.n	800394a <HAL_GPIO_Init+0x23e>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4e      	ldr	r2, [pc, #312]	; (8003a48 <HAL_GPIO_Init+0x33c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d019      	beq.n	8003946 <HAL_GPIO_Init+0x23a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4d      	ldr	r2, [pc, #308]	; (8003a4c <HAL_GPIO_Init+0x340>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d013      	beq.n	8003942 <HAL_GPIO_Init+0x236>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4c      	ldr	r2, [pc, #304]	; (8003a50 <HAL_GPIO_Init+0x344>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00d      	beq.n	800393e <HAL_GPIO_Init+0x232>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a4b      	ldr	r2, [pc, #300]	; (8003a54 <HAL_GPIO_Init+0x348>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <HAL_GPIO_Init+0x22e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a4a      	ldr	r2, [pc, #296]	; (8003a58 <HAL_GPIO_Init+0x34c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d101      	bne.n	8003936 <HAL_GPIO_Init+0x22a>
 8003932:	2306      	movs	r3, #6
 8003934:	e00c      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003936:	2307      	movs	r3, #7
 8003938:	e00a      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800393a:	2305      	movs	r3, #5
 800393c:	e008      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800393e:	2304      	movs	r3, #4
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003942:	2303      	movs	r3, #3
 8003944:	e004      	b.n	8003950 <HAL_GPIO_Init+0x244>
 8003946:	2302      	movs	r3, #2
 8003948:	e002      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_GPIO_Init+0x244>
 800394e:	2300      	movs	r3, #0
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	f002 0203 	and.w	r2, r2, #3
 8003956:	0092      	lsls	r2, r2, #2
 8003958:	4093      	lsls	r3, r2
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003960:	4937      	ldr	r1, [pc, #220]	; (8003a40 <HAL_GPIO_Init+0x334>)
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	089b      	lsrs	r3, r3, #2
 8003966:	3302      	adds	r3, #2
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800396e:	4b3b      	ldr	r3, [pc, #236]	; (8003a5c <HAL_GPIO_Init+0x350>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003992:	4a32      	ldr	r2, [pc, #200]	; (8003a5c <HAL_GPIO_Init+0x350>)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003998:	4b30      	ldr	r3, [pc, #192]	; (8003a5c <HAL_GPIO_Init+0x350>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4013      	ands	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039bc:	4a27      	ldr	r2, [pc, #156]	; (8003a5c <HAL_GPIO_Init+0x350>)
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039c2:	4b26      	ldr	r3, [pc, #152]	; (8003a5c <HAL_GPIO_Init+0x350>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80039e6:	4a1d      	ldr	r2, [pc, #116]	; (8003a5c <HAL_GPIO_Init+0x350>)
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80039ec:	4b1b      	ldr	r3, [pc, #108]	; (8003a5c <HAL_GPIO_Init+0x350>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	43db      	mvns	r3, r3
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	4013      	ands	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a10:	4a12      	ldr	r2, [pc, #72]	; (8003a5c <HAL_GPIO_Init+0x350>)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa22 f303 	lsr.w	r3, r2, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f47f ae78 	bne.w	800371c <HAL_GPIO_Init+0x10>
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	371c      	adds	r7, #28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40010000 	.word	0x40010000
 8003a44:	48000400 	.word	0x48000400
 8003a48:	48000800 	.word	0x48000800
 8003a4c:	48000c00 	.word	0x48000c00
 8003a50:	48001000 	.word	0x48001000
 8003a54:	48001400 	.word	0x48001400
 8003a58:	48001800 	.word	0x48001800
 8003a5c:	40010400 	.word	0x40010400

08003a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a70:	787b      	ldrb	r3, [r7, #1]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a76:	887a      	ldrh	r2, [r7, #2]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a7c:	e002      	b.n	8003a84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a7e:	887a      	ldrh	r2, [r7, #2]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a94:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40007000 	.word	0x40007000

08003aac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aba:	d130      	bne.n	8003b1e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003abc:	4b23      	ldr	r3, [pc, #140]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ac8:	d038      	beq.n	8003b3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aca:	4b20      	ldr	r3, [pc, #128]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ad2:	4a1e      	ldr	r2, [pc, #120]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ad4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ad8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ada:	4b1d      	ldr	r3, [pc, #116]	; (8003b50 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2232      	movs	r2, #50	; 0x32
 8003ae0:	fb02 f303 	mul.w	r3, r2, r3
 8003ae4:	4a1b      	ldr	r2, [pc, #108]	; (8003b54 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	0c9b      	lsrs	r3, r3, #18
 8003aec:	3301      	adds	r3, #1
 8003aee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003af0:	e002      	b.n	8003af8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003af8:	4b14      	ldr	r3, [pc, #80]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003afa:	695b      	ldr	r3, [r3, #20]
 8003afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b04:	d102      	bne.n	8003b0c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1f2      	bne.n	8003af2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b0c:	4b0f      	ldr	r3, [pc, #60]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b18:	d110      	bne.n	8003b3c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e00f      	b.n	8003b3e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b1e:	4b0b      	ldr	r3, [pc, #44]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b2a:	d007      	beq.n	8003b3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b2c:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b34:	4a05      	ldr	r2, [pc, #20]	; (8003b4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b3a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40007000 	.word	0x40007000
 8003b50:	20000000 	.word	0x20000000
 8003b54:	431bde83 	.word	0x431bde83

08003b58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e3d8      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b6a:	4b97      	ldr	r3, [pc, #604]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b74:	4b94      	ldr	r3, [pc, #592]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 80e4 	beq.w	8003d54 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d007      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x4a>
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	f040 808b 	bne.w	8003cb0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	f040 8087 	bne.w	8003cb0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ba2:	4b89      	ldr	r3, [pc, #548]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_RCC_OscConfig+0x62>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e3b0      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1a      	ldr	r2, [r3, #32]
 8003bbe:	4b82      	ldr	r3, [pc, #520]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d004      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x7c>
 8003bca:	4b7f      	ldr	r3, [pc, #508]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bd2:	e005      	b.n	8003be0 <HAL_RCC_OscConfig+0x88>
 8003bd4:	4b7c      	ldr	r3, [pc, #496]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bda:	091b      	lsrs	r3, r3, #4
 8003bdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d223      	bcs.n	8003c2c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 fd43 	bl	8004674 <RCC_SetFlashLatencyFromMSIRange>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e391      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bf8:	4b73      	ldr	r3, [pc, #460]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a72      	ldr	r2, [pc, #456]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003bfe:	f043 0308 	orr.w	r3, r3, #8
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	4b70      	ldr	r3, [pc, #448]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	496d      	ldr	r1, [pc, #436]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c16:	4b6c      	ldr	r3, [pc, #432]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	021b      	lsls	r3, r3, #8
 8003c24:	4968      	ldr	r1, [pc, #416]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	604b      	str	r3, [r1, #4]
 8003c2a:	e025      	b.n	8003c78 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c2c:	4b66      	ldr	r3, [pc, #408]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a65      	ldr	r2, [pc, #404]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c32:	f043 0308 	orr.w	r3, r3, #8
 8003c36:	6013      	str	r3, [r2, #0]
 8003c38:	4b63      	ldr	r3, [pc, #396]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	4960      	ldr	r1, [pc, #384]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c4a:	4b5f      	ldr	r3, [pc, #380]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	021b      	lsls	r3, r3, #8
 8003c58:	495b      	ldr	r1, [pc, #364]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d109      	bne.n	8003c78 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 fd03 	bl	8004674 <RCC_SetFlashLatencyFromMSIRange>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e351      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c78:	f000 fc38 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	4b52      	ldr	r3, [pc, #328]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	091b      	lsrs	r3, r3, #4
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	4950      	ldr	r1, [pc, #320]	; (8003dcc <HAL_RCC_OscConfig+0x274>)
 8003c8a:	5ccb      	ldrb	r3, [r1, r3]
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	4a4e      	ldr	r2, [pc, #312]	; (8003dd0 <HAL_RCC_OscConfig+0x278>)
 8003c96:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c98:	4b4e      	ldr	r3, [pc, #312]	; (8003dd4 <HAL_RCC_OscConfig+0x27c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fe f829 	bl	8001cf4 <HAL_InitTick>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d052      	beq.n	8003d52 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	e335      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d032      	beq.n	8003d1e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003cb8:	4b43      	ldr	r3, [pc, #268]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a42      	ldr	r2, [pc, #264]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cc4:	f7fe f866 	bl	8001d94 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ccc:	f7fe f862 	bl	8001d94 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e31e      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cde:	4b3a      	ldr	r3, [pc, #232]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d0f0      	beq.n	8003ccc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cea:	4b37      	ldr	r3, [pc, #220]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a36      	ldr	r2, [pc, #216]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cf0:	f043 0308 	orr.w	r3, r3, #8
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	4b34      	ldr	r3, [pc, #208]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	4931      	ldr	r1, [pc, #196]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d08:	4b2f      	ldr	r3, [pc, #188]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	69db      	ldr	r3, [r3, #28]
 8003d14:	021b      	lsls	r3, r3, #8
 8003d16:	492c      	ldr	r1, [pc, #176]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
 8003d1c:	e01a      	b.n	8003d54 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d1e:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a29      	ldr	r2, [pc, #164]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d2a:	f7fe f833 	bl	8001d94 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d32:	f7fe f82f 	bl	8001d94 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e2eb      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d44:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1f0      	bne.n	8003d32 <HAL_RCC_OscConfig+0x1da>
 8003d50:	e000      	b.n	8003d54 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d52:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d074      	beq.n	8003e4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d005      	beq.n	8003d72 <HAL_RCC_OscConfig+0x21a>
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	2b0c      	cmp	r3, #12
 8003d6a:	d10e      	bne.n	8003d8a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2b03      	cmp	r3, #3
 8003d70:	d10b      	bne.n	8003d8a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d72:	4b15      	ldr	r3, [pc, #84]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d064      	beq.n	8003e48 <HAL_RCC_OscConfig+0x2f0>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d160      	bne.n	8003e48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e2c8      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d92:	d106      	bne.n	8003da2 <HAL_RCC_OscConfig+0x24a>
 8003d94:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a0b      	ldr	r2, [pc, #44]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	e026      	b.n	8003df0 <HAL_RCC_OscConfig+0x298>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003daa:	d115      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x280>
 8003dac:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a05      	ldr	r2, [pc, #20]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003db2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003db6:	6013      	str	r3, [r2, #0]
 8003db8:	4b03      	ldr	r3, [pc, #12]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a02      	ldr	r2, [pc, #8]	; (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003dbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	e014      	b.n	8003df0 <HAL_RCC_OscConfig+0x298>
 8003dc6:	bf00      	nop
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	0800b2f8 	.word	0x0800b2f8
 8003dd0:	20000000 	.word	0x20000000
 8003dd4:	20000004 	.word	0x20000004
 8003dd8:	4ba0      	ldr	r3, [pc, #640]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a9f      	ldr	r2, [pc, #636]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	4b9d      	ldr	r3, [pc, #628]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a9c      	ldr	r2, [pc, #624]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fd ffcc 	bl	8001d94 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e00:	f7fd ffc8 	bl	8001d94 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	; 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e284      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e12:	4b92      	ldr	r3, [pc, #584]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0x2a8>
 8003e1e:	e014      	b.n	8003e4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fd ffb8 	bl	8001d94 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e28:	f7fd ffb4 	bl	8001d94 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b64      	cmp	r3, #100	; 0x64
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e270      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e3a:	4b88      	ldr	r3, [pc, #544]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0x2d0>
 8003e46:	e000      	b.n	8003e4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d060      	beq.n	8003f18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d005      	beq.n	8003e68 <HAL_RCC_OscConfig+0x310>
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	2b0c      	cmp	r3, #12
 8003e60:	d119      	bne.n	8003e96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d116      	bne.n	8003e96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e68:	4b7c      	ldr	r3, [pc, #496]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d005      	beq.n	8003e80 <HAL_RCC_OscConfig+0x328>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e24d      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e80:	4b76      	ldr	r3, [pc, #472]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	061b      	lsls	r3, r3, #24
 8003e8e:	4973      	ldr	r1, [pc, #460]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e94:	e040      	b.n	8003f18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d023      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e9e:	4b6f      	ldr	r3, [pc, #444]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a6e      	ldr	r2, [pc, #440]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eaa:	f7fd ff73 	bl	8001d94 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb2:	f7fd ff6f 	bl	8001d94 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e22b      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec4:	4b65      	ldr	r3, [pc, #404]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed0:	4b62      	ldr	r3, [pc, #392]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	495f      	ldr	r1, [pc, #380]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	604b      	str	r3, [r1, #4]
 8003ee4:	e018      	b.n	8003f18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ee6:	4b5d      	ldr	r3, [pc, #372]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a5c      	ldr	r2, [pc, #368]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003eec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef2:	f7fd ff4f 	bl	8001d94 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003efa:	f7fd ff4b 	bl	8001d94 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e207      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f0c:	4b53      	ldr	r3, [pc, #332]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0308 	and.w	r3, r3, #8
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d03c      	beq.n	8003f9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d01c      	beq.n	8003f66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f2c:	4b4b      	ldr	r3, [pc, #300]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f32:	4a4a      	ldr	r2, [pc, #296]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fd ff2a 	bl	8001d94 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fd ff26 	bl	8001d94 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e1e2      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f56:	4b41      	ldr	r3, [pc, #260]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0ef      	beq.n	8003f44 <HAL_RCC_OscConfig+0x3ec>
 8003f64:	e01b      	b.n	8003f9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f66:	4b3d      	ldr	r3, [pc, #244]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f6c:	4a3b      	ldr	r2, [pc, #236]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f6e:	f023 0301 	bic.w	r3, r3, #1
 8003f72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f76:	f7fd ff0d 	bl	8001d94 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f7e:	f7fd ff09 	bl	8001d94 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e1c5      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f90:	4b32      	ldr	r3, [pc, #200]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1ef      	bne.n	8003f7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0304 	and.w	r3, r3, #4
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f000 80a6 	beq.w	80040f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fac:	2300      	movs	r3, #0
 8003fae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003fb0:	4b2a      	ldr	r3, [pc, #168]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10d      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fbc:	4b27      	ldr	r3, [pc, #156]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc0:	4a26      	ldr	r2, [pc, #152]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	6593      	str	r3, [r2, #88]	; 0x58
 8003fc8:	4b24      	ldr	r3, [pc, #144]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8003fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fd0:	60bb      	str	r3, [r7, #8]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fd8:	4b21      	ldr	r3, [pc, #132]	; (8004060 <HAL_RCC_OscConfig+0x508>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d118      	bne.n	8004016 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fe4:	4b1e      	ldr	r3, [pc, #120]	; (8004060 <HAL_RCC_OscConfig+0x508>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a1d      	ldr	r2, [pc, #116]	; (8004060 <HAL_RCC_OscConfig+0x508>)
 8003fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ff0:	f7fd fed0 	bl	8001d94 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff8:	f7fd fecc 	bl	8001d94 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e188      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800400a:	4b15      	ldr	r3, [pc, #84]	; (8004060 <HAL_RCC_OscConfig+0x508>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0f0      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d108      	bne.n	8004030 <HAL_RCC_OscConfig+0x4d8>
 800401e:	4b0f      	ldr	r3, [pc, #60]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8004020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004024:	4a0d      	ldr	r2, [pc, #52]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800402e:	e029      	b.n	8004084 <HAL_RCC_OscConfig+0x52c>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b05      	cmp	r3, #5
 8004036:	d115      	bne.n	8004064 <HAL_RCC_OscConfig+0x50c>
 8004038:	4b08      	ldr	r3, [pc, #32]	; (800405c <HAL_RCC_OscConfig+0x504>)
 800403a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403e:	4a07      	ldr	r2, [pc, #28]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8004040:	f043 0304 	orr.w	r3, r3, #4
 8004044:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004048:	4b04      	ldr	r3, [pc, #16]	; (800405c <HAL_RCC_OscConfig+0x504>)
 800404a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404e:	4a03      	ldr	r2, [pc, #12]	; (800405c <HAL_RCC_OscConfig+0x504>)
 8004050:	f043 0301 	orr.w	r3, r3, #1
 8004054:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004058:	e014      	b.n	8004084 <HAL_RCC_OscConfig+0x52c>
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000
 8004060:	40007000 	.word	0x40007000
 8004064:	4b91      	ldr	r3, [pc, #580]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406a:	4a90      	ldr	r2, [pc, #576]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004074:	4b8d      	ldr	r3, [pc, #564]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	4a8c      	ldr	r2, [pc, #560]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800407c:	f023 0304 	bic.w	r3, r3, #4
 8004080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d016      	beq.n	80040ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408c:	f7fd fe82 	bl	8001d94 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004092:	e00a      	b.n	80040aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004094:	f7fd fe7e 	bl	8001d94 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e138      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040aa:	4b80      	ldr	r3, [pc, #512]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80040ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0ed      	beq.n	8004094 <HAL_RCC_OscConfig+0x53c>
 80040b8:	e015      	b.n	80040e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fd fe6b 	bl	8001d94 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040c0:	e00a      	b.n	80040d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c2:	f7fd fe67 	bl	8001d94 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e121      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040d8:	4b74      	ldr	r3, [pc, #464]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80040da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1ed      	bne.n	80040c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040e6:	7ffb      	ldrb	r3, [r7, #31]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d105      	bne.n	80040f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ec:	4b6f      	ldr	r3, [pc, #444]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80040ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f0:	4a6e      	ldr	r2, [pc, #440]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80040f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040f6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 810c 	beq.w	800431a <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004106:	2b02      	cmp	r3, #2
 8004108:	f040 80d4 	bne.w	80042b4 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800410c:	4b67      	ldr	r3, [pc, #412]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f003 0203 	and.w	r2, r3, #3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411c:	429a      	cmp	r2, r3
 800411e:	d130      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412a:	3b01      	subs	r3, #1
 800412c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800412e:	429a      	cmp	r2, r3
 8004130:	d127      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800413e:	429a      	cmp	r2, r3
 8004140:	d11f      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800414c:	2a07      	cmp	r2, #7
 800414e:	bf14      	ite	ne
 8004150:	2201      	movne	r2, #1
 8004152:	2200      	moveq	r2, #0
 8004154:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004156:	4293      	cmp	r3, r2
 8004158:	d113      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004164:	085b      	lsrs	r3, r3, #1
 8004166:	3b01      	subs	r3, #1
 8004168:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800416a:	429a      	cmp	r2, r3
 800416c:	d109      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004178:	085b      	lsrs	r3, r3, #1
 800417a:	3b01      	subs	r3, #1
 800417c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800417e:	429a      	cmp	r2, r3
 8004180:	d06e      	beq.n	8004260 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	2b0c      	cmp	r3, #12
 8004186:	d069      	beq.n	800425c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004188:	4b48      	ldr	r3, [pc, #288]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d105      	bne.n	80041a0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004194:	4b45      	ldr	r3, [pc, #276]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e0bb      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80041a4:	4b41      	ldr	r3, [pc, #260]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a40      	ldr	r2, [pc, #256]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80041aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041ae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041b0:	f7fd fdf0 	bl	8001d94 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b8:	f7fd fdec 	bl	8001d94 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e0a8      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041ca:	4b38      	ldr	r3, [pc, #224]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1f0      	bne.n	80041b8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041d6:	4b35      	ldr	r3, [pc, #212]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <HAL_RCC_OscConfig+0x758>)
 80041dc:	4013      	ands	r3, r2
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041e6:	3a01      	subs	r2, #1
 80041e8:	0112      	lsls	r2, r2, #4
 80041ea:	4311      	orrs	r1, r2
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041f0:	0212      	lsls	r2, r2, #8
 80041f2:	4311      	orrs	r1, r2
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041f8:	0852      	lsrs	r2, r2, #1
 80041fa:	3a01      	subs	r2, #1
 80041fc:	0552      	lsls	r2, r2, #21
 80041fe:	4311      	orrs	r1, r2
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004204:	0852      	lsrs	r2, r2, #1
 8004206:	3a01      	subs	r2, #1
 8004208:	0652      	lsls	r2, r2, #25
 800420a:	4311      	orrs	r1, r2
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004210:	0912      	lsrs	r2, r2, #4
 8004212:	0452      	lsls	r2, r2, #17
 8004214:	430a      	orrs	r2, r1
 8004216:	4925      	ldr	r1, [pc, #148]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004218:	4313      	orrs	r3, r2
 800421a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800421c:	4b23      	ldr	r3, [pc, #140]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a22      	ldr	r2, [pc, #136]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004222:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004226:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004228:	4b20      	ldr	r3, [pc, #128]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a1f      	ldr	r2, [pc, #124]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800422e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004232:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004234:	f7fd fdae 	bl	8001d94 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800423c:	f7fd fdaa 	bl	8001d94 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e066      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800424e:	4b17      	ldr	r3, [pc, #92]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800425a:	e05e      	b.n	800431a <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e05d      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004260:	4b12      	ldr	r3, [pc, #72]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d156      	bne.n	800431a <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800426c:	4b0f      	ldr	r3, [pc, #60]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a0e      	ldr	r2, [pc, #56]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 8004272:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004276:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004278:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4a0b      	ldr	r2, [pc, #44]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 800427e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004282:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004284:	f7fd fd86 	bl	8001d94 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fd fd82 	bl	8001d94 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e03e      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800429e:	4b03      	ldr	r3, [pc, #12]	; (80042ac <HAL_RCC_OscConfig+0x754>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0f0      	beq.n	800428c <HAL_RCC_OscConfig+0x734>
 80042aa:	e036      	b.n	800431a <HAL_RCC_OscConfig+0x7c2>
 80042ac:	40021000 	.word	0x40021000
 80042b0:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b0c      	cmp	r3, #12
 80042b8:	d02d      	beq.n	8004316 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ba:	4b1a      	ldr	r3, [pc, #104]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a19      	ldr	r2, [pc, #100]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042c4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80042c6:	4b17      	ldr	r3, [pc, #92]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80042d2:	4b14      	ldr	r3, [pc, #80]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	4a13      	ldr	r2, [pc, #76]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042d8:	f023 0303 	bic.w	r3, r3, #3
 80042dc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042de:	4b11      	ldr	r3, [pc, #68]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	4a10      	ldr	r2, [pc, #64]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 80042e4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80042e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ec:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ee:	f7fd fd51 	bl	8001d94 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042f4:	e008      	b.n	8004308 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f6:	f7fd fd4d 	bl	8001d94 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e009      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <HAL_RCC_OscConfig+0x7cc>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1f0      	bne.n	80042f6 <HAL_RCC_OscConfig+0x79e>
 8004314:	e001      	b.n	800431a <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000

08004328 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0c8      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800433c:	4b66      	ldr	r3, [pc, #408]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	429a      	cmp	r2, r3
 8004348:	d910      	bls.n	800436c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800434a:	4b63      	ldr	r3, [pc, #396]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f023 0207 	bic.w	r2, r3, #7
 8004352:	4961      	ldr	r1, [pc, #388]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	4313      	orrs	r3, r2
 8004358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800435a:	4b5f      	ldr	r3, [pc, #380]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0307 	and.w	r3, r3, #7
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	429a      	cmp	r2, r3
 8004366:	d001      	beq.n	800436c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0b0      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d04c      	beq.n	8004412 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	2b03      	cmp	r3, #3
 800437e:	d107      	bne.n	8004390 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004380:	4b56      	ldr	r3, [pc, #344]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d121      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e09e      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	2b02      	cmp	r3, #2
 8004396:	d107      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004398:	4b50      	ldr	r3, [pc, #320]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d115      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e092      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d107      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043b0:	4b4a      	ldr	r3, [pc, #296]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d109      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e086      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043c0:	4b46      	ldr	r3, [pc, #280]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e07e      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043d0:	4b42      	ldr	r3, [pc, #264]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f023 0203 	bic.w	r2, r3, #3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	493f      	ldr	r1, [pc, #252]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043e2:	f7fd fcd7 	bl	8001d94 <HAL_GetTick>
 80043e6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ea:	f7fd fcd3 	bl	8001d94 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e066      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004400:	4b36      	ldr	r3, [pc, #216]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f003 020c 	and.w	r2, r3, #12
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	429a      	cmp	r2, r3
 8004410:	d1eb      	bne.n	80043ea <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d008      	beq.n	8004430 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441e:	4b2f      	ldr	r3, [pc, #188]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	492c      	ldr	r1, [pc, #176]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800442c:	4313      	orrs	r3, r2
 800442e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004430:	4b29      	ldr	r3, [pc, #164]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d210      	bcs.n	8004460 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443e:	4b26      	ldr	r3, [pc, #152]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f023 0207 	bic.w	r2, r3, #7
 8004446:	4924      	ldr	r1, [pc, #144]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	4313      	orrs	r3, r2
 800444c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800444e:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <HAL_RCC_ClockConfig+0x1b0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	683a      	ldr	r2, [r7, #0]
 8004458:	429a      	cmp	r2, r3
 800445a:	d001      	beq.n	8004460 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e036      	b.n	80044ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0304 	and.w	r3, r3, #4
 8004468:	2b00      	cmp	r3, #0
 800446a:	d008      	beq.n	800447e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800446c:	4b1b      	ldr	r3, [pc, #108]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	4918      	ldr	r1, [pc, #96]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d009      	beq.n	800449e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800448a:	4b14      	ldr	r3, [pc, #80]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4910      	ldr	r1, [pc, #64]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 800449a:	4313      	orrs	r3, r2
 800449c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800449e:	f000 f825 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80044a2:	4602      	mov	r2, r0
 80044a4:	4b0d      	ldr	r3, [pc, #52]	; (80044dc <HAL_RCC_ClockConfig+0x1b4>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	091b      	lsrs	r3, r3, #4
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	490c      	ldr	r1, [pc, #48]	; (80044e0 <HAL_RCC_ClockConfig+0x1b8>)
 80044b0:	5ccb      	ldrb	r3, [r1, r3]
 80044b2:	f003 031f 	and.w	r3, r3, #31
 80044b6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ba:	4a0a      	ldr	r2, [pc, #40]	; (80044e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80044be:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <HAL_RCC_ClockConfig+0x1c0>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fd fc16 	bl	8001cf4 <HAL_InitTick>
 80044c8:	4603      	mov	r3, r0
 80044ca:	72fb      	strb	r3, [r7, #11]

  return status;
 80044cc:	7afb      	ldrb	r3, [r7, #11]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	40022000 	.word	0x40022000
 80044dc:	40021000 	.word	0x40021000
 80044e0:	0800b2f8 	.word	0x0800b2f8
 80044e4:	20000000 	.word	0x20000000
 80044e8:	20000004 	.word	0x20000004

080044ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b089      	sub	sp, #36	; 0x24
 80044f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
 80044f6:	2300      	movs	r3, #0
 80044f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044fa:	4b3e      	ldr	r3, [pc, #248]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 030c 	and.w	r3, r3, #12
 8004502:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004504:	4b3b      	ldr	r3, [pc, #236]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0303 	and.w	r3, r3, #3
 800450c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d005      	beq.n	8004520 <HAL_RCC_GetSysClockFreq+0x34>
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	2b0c      	cmp	r3, #12
 8004518:	d121      	bne.n	800455e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d11e      	bne.n	800455e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004520:	4b34      	ldr	r3, [pc, #208]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0308 	and.w	r3, r3, #8
 8004528:	2b00      	cmp	r3, #0
 800452a:	d107      	bne.n	800453c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800452c:	4b31      	ldr	r3, [pc, #196]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800452e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004532:	0a1b      	lsrs	r3, r3, #8
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	61fb      	str	r3, [r7, #28]
 800453a:	e005      	b.n	8004548 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800453c:	4b2d      	ldr	r3, [pc, #180]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	091b      	lsrs	r3, r3, #4
 8004542:	f003 030f 	and.w	r3, r3, #15
 8004546:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004548:	4a2b      	ldr	r2, [pc, #172]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004550:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10d      	bne.n	8004574 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800455c:	e00a      	b.n	8004574 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	2b04      	cmp	r3, #4
 8004562:	d102      	bne.n	800456a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004564:	4b25      	ldr	r3, [pc, #148]	; (80045fc <HAL_RCC_GetSysClockFreq+0x110>)
 8004566:	61bb      	str	r3, [r7, #24]
 8004568:	e004      	b.n	8004574 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b08      	cmp	r3, #8
 800456e:	d101      	bne.n	8004574 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004570:	4b23      	ldr	r3, [pc, #140]	; (8004600 <HAL_RCC_GetSysClockFreq+0x114>)
 8004572:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	2b0c      	cmp	r3, #12
 8004578:	d134      	bne.n	80045e4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800457a:	4b1e      	ldr	r3, [pc, #120]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d003      	beq.n	8004592 <HAL_RCC_GetSysClockFreq+0xa6>
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2b03      	cmp	r3, #3
 800458e:	d003      	beq.n	8004598 <HAL_RCC_GetSysClockFreq+0xac>
 8004590:	e005      	b.n	800459e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004592:	4b1a      	ldr	r3, [pc, #104]	; (80045fc <HAL_RCC_GetSysClockFreq+0x110>)
 8004594:	617b      	str	r3, [r7, #20]
      break;
 8004596:	e005      	b.n	80045a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004598:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_RCC_GetSysClockFreq+0x114>)
 800459a:	617b      	str	r3, [r7, #20]
      break;
 800459c:	e002      	b.n	80045a4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	617b      	str	r3, [r7, #20]
      break;
 80045a2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045a4:	4b13      	ldr	r3, [pc, #76]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	3301      	adds	r3, #1
 80045b0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80045b2:	4b10      	ldr	r3, [pc, #64]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	0a1b      	lsrs	r3, r3, #8
 80045b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	fb03 f202 	mul.w	r2, r3, r2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045ca:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	0e5b      	lsrs	r3, r3, #25
 80045d0:	f003 0303 	and.w	r3, r3, #3
 80045d4:	3301      	adds	r3, #1
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045e4:	69bb      	ldr	r3, [r7, #24]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3724      	adds	r7, #36	; 0x24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40021000 	.word	0x40021000
 80045f8:	0800b310 	.word	0x0800b310
 80045fc:	00f42400 	.word	0x00f42400
 8004600:	007a1200 	.word	0x007a1200

08004604 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004604:	b480      	push	{r7}
 8004606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004608:	4b03      	ldr	r3, [pc, #12]	; (8004618 <HAL_RCC_GetHCLKFreq+0x14>)
 800460a:	681b      	ldr	r3, [r3, #0]
}
 800460c:	4618      	mov	r0, r3
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20000000 	.word	0x20000000

0800461c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004620:	f7ff fff0 	bl	8004604 <HAL_RCC_GetHCLKFreq>
 8004624:	4602      	mov	r2, r0
 8004626:	4b06      	ldr	r3, [pc, #24]	; (8004640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	0a1b      	lsrs	r3, r3, #8
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	4904      	ldr	r1, [pc, #16]	; (8004644 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004632:	5ccb      	ldrb	r3, [r1, r3]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800463c:	4618      	mov	r0, r3
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40021000 	.word	0x40021000
 8004644:	0800b308 	.word	0x0800b308

08004648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800464c:	f7ff ffda 	bl	8004604 <HAL_RCC_GetHCLKFreq>
 8004650:	4602      	mov	r2, r0
 8004652:	4b06      	ldr	r3, [pc, #24]	; (800466c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	0adb      	lsrs	r3, r3, #11
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	4904      	ldr	r1, [pc, #16]	; (8004670 <HAL_RCC_GetPCLK2Freq+0x28>)
 800465e:	5ccb      	ldrb	r3, [r1, r3]
 8004660:	f003 031f 	and.w	r3, r3, #31
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004668:	4618      	mov	r0, r3
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40021000 	.word	0x40021000
 8004670:	0800b308 	.word	0x0800b308

08004674 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800467c:	2300      	movs	r3, #0
 800467e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004680:	4b2a      	ldr	r3, [pc, #168]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800468c:	f7ff fa00 	bl	8003a90 <HAL_PWREx_GetVoltageRange>
 8004690:	6178      	str	r0, [r7, #20]
 8004692:	e014      	b.n	80046be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004694:	4b25      	ldr	r3, [pc, #148]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004698:	4a24      	ldr	r2, [pc, #144]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800469a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800469e:	6593      	str	r3, [r2, #88]	; 0x58
 80046a0:	4b22      	ldr	r3, [pc, #136]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046ac:	f7ff f9f0 	bl	8003a90 <HAL_PWREx_GetVoltageRange>
 80046b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046b2:	4b1e      	ldr	r3, [pc, #120]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046b6:	4a1d      	ldr	r2, [pc, #116]	; (800472c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c4:	d10b      	bne.n	80046de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b80      	cmp	r3, #128	; 0x80
 80046ca:	d919      	bls.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2ba0      	cmp	r3, #160	; 0xa0
 80046d0:	d902      	bls.n	80046d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046d2:	2302      	movs	r3, #2
 80046d4:	613b      	str	r3, [r7, #16]
 80046d6:	e013      	b.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046d8:	2301      	movs	r3, #1
 80046da:	613b      	str	r3, [r7, #16]
 80046dc:	e010      	b.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b80      	cmp	r3, #128	; 0x80
 80046e2:	d902      	bls.n	80046ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046e4:	2303      	movs	r3, #3
 80046e6:	613b      	str	r3, [r7, #16]
 80046e8:	e00a      	b.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b80      	cmp	r3, #128	; 0x80
 80046ee:	d102      	bne.n	80046f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046f0:	2302      	movs	r3, #2
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e004      	b.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b70      	cmp	r3, #112	; 0x70
 80046fa:	d101      	bne.n	8004700 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046fc:	2301      	movs	r3, #1
 80046fe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004700:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f023 0207 	bic.w	r2, r3, #7
 8004708:	4909      	ldr	r1, [pc, #36]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	4313      	orrs	r3, r2
 800470e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004710:	4b07      	ldr	r3, [pc, #28]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	429a      	cmp	r2, r3
 800471c:	d001      	beq.n	8004722 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e000      	b.n	8004724 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40021000 	.word	0x40021000
 8004730:	40022000 	.word	0x40022000

08004734 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800473c:	2300      	movs	r3, #0
 800473e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004740:	2300      	movs	r3, #0
 8004742:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800474c:	2b00      	cmp	r3, #0
 800474e:	d041      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004754:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004758:	d02a      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800475a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800475e:	d824      	bhi.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004760:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004764:	d008      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004766:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800476a:	d81e      	bhi.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x76>
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004770:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004774:	d010      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004776:	e018      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004778:	4b86      	ldr	r3, [pc, #536]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a85      	ldr	r2, [pc, #532]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004782:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004784:	e015      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3304      	adds	r3, #4
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fabb 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004796:	e00c      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3320      	adds	r3, #32
 800479c:	2100      	movs	r1, #0
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fba6 	bl	8004ef0 <RCCEx_PLLSAI2_Config>
 80047a4:	4603      	mov	r3, r0
 80047a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047a8:	e003      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	74fb      	strb	r3, [r7, #19]
      break;
 80047ae:	e000      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80047b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10b      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047b8:	4b76      	ldr	r3, [pc, #472]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047c6:	4973      	ldr	r1, [pc, #460]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047ce:	e001      	b.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d041      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047e4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047e8:	d02a      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80047ea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047ee:	d824      	bhi.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80047f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047f4:	d008      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047fa:	d81e      	bhi.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004804:	d010      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004806:	e018      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004808:	4b62      	ldr	r3, [pc, #392]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a61      	ldr	r2, [pc, #388]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004812:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004814:	e015      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	3304      	adds	r3, #4
 800481a:	2100      	movs	r1, #0
 800481c:	4618      	mov	r0, r3
 800481e:	f000 fa73 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004822:	4603      	mov	r3, r0
 8004824:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004826:	e00c      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3320      	adds	r3, #32
 800482c:	2100      	movs	r1, #0
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fb5e 	bl	8004ef0 <RCCEx_PLLSAI2_Config>
 8004834:	4603      	mov	r3, r0
 8004836:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004838:	e003      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	74fb      	strb	r3, [r7, #19]
      break;
 800483e:	e000      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004840:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004842:	7cfb      	ldrb	r3, [r7, #19]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10b      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004848:	4b52      	ldr	r3, [pc, #328]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004856:	494f      	ldr	r1, [pc, #316]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800485e:	e001      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80a0 	beq.w	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004872:	2300      	movs	r3, #0
 8004874:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004876:	4b47      	ldr	r3, [pc, #284]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004886:	2300      	movs	r3, #0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00d      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800488c:	4b41      	ldr	r3, [pc, #260]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	4a40      	ldr	r2, [pc, #256]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004896:	6593      	str	r3, [r2, #88]	; 0x58
 8004898:	4b3e      	ldr	r3, [pc, #248]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048a4:	2301      	movs	r3, #1
 80048a6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048a8:	4b3b      	ldr	r3, [pc, #236]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a3a      	ldr	r2, [pc, #232]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048b4:	f7fd fa6e 	bl	8001d94 <HAL_GetTick>
 80048b8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048ba:	e009      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048bc:	f7fd fa6a 	bl	8001d94 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d902      	bls.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	74fb      	strb	r3, [r7, #19]
        break;
 80048ce:	e005      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048d0:	4b31      	ldr	r3, [pc, #196]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ef      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80048dc:	7cfb      	ldrb	r3, [r7, #19]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d15c      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048e2:	4b2c      	ldr	r3, [pc, #176]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d01f      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d019      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004900:	4b24      	ldr	r3, [pc, #144]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800490a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800490c:	4b21      	ldr	r3, [pc, #132]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800490e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004912:	4a20      	ldr	r2, [pc, #128]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004918:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800491c:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800491e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004922:	4a1c      	ldr	r2, [pc, #112]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004924:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004928:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800492c:	4a19      	ldr	r2, [pc, #100]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d016      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493e:	f7fd fa29 	bl	8001d94 <HAL_GetTick>
 8004942:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004944:	e00b      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004946:	f7fd fa25 	bl	8001d94 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	f241 3288 	movw	r2, #5000	; 0x1388
 8004954:	4293      	cmp	r3, r2
 8004956:	d902      	bls.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	74fb      	strb	r3, [r7, #19]
            break;
 800495c:	e006      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495e:	4b0d      	ldr	r3, [pc, #52]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0ec      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800496c:	7cfb      	ldrb	r3, [r7, #19]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10c      	bne.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004972:	4b08      	ldr	r3, [pc, #32]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004978:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004982:	4904      	ldr	r1, [pc, #16]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800498a:	e009      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800498c:	7cfb      	ldrb	r3, [r7, #19]
 800498e:	74bb      	strb	r3, [r7, #18]
 8004990:	e006      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004992:	bf00      	nop
 8004994:	40021000 	.word	0x40021000
 8004998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800499c:	7cfb      	ldrb	r3, [r7, #19]
 800499e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049a0:	7c7b      	ldrb	r3, [r7, #17]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d105      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a6:	4b9e      	ldr	r3, [pc, #632]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049aa:	4a9d      	ldr	r2, [pc, #628]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049be:	4b98      	ldr	r3, [pc, #608]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c4:	f023 0203 	bic.w	r2, r3, #3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049cc:	4994      	ldr	r1, [pc, #592]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049e0:	4b8f      	ldr	r3, [pc, #572]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e6:	f023 020c 	bic.w	r2, r3, #12
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ee:	498c      	ldr	r1, [pc, #560]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a02:	4b87      	ldr	r3, [pc, #540]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a08:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a10:	4983      	ldr	r1, [pc, #524]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a24:	4b7e      	ldr	r3, [pc, #504]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a32:	497b      	ldr	r1, [pc, #492]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0310 	and.w	r3, r3, #16
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a46:	4b76      	ldr	r3, [pc, #472]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a54:	4972      	ldr	r1, [pc, #456]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a68:	4b6d      	ldr	r3, [pc, #436]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a6e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a76:	496a      	ldr	r1, [pc, #424]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a8a:	4b65      	ldr	r3, [pc, #404]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a90:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a98:	4961      	ldr	r1, [pc, #388]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004aac:	4b5c      	ldr	r3, [pc, #368]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aba:	4959      	ldr	r1, [pc, #356]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ace:	4b54      	ldr	r3, [pc, #336]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004adc:	4950      	ldr	r1, [pc, #320]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004af0:	4b4b      	ldr	r3, [pc, #300]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afe:	4948      	ldr	r1, [pc, #288]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b12:	4b43      	ldr	r3, [pc, #268]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b20:	493f      	ldr	r1, [pc, #252]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d028      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b34:	4b3a      	ldr	r3, [pc, #232]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b42:	4937      	ldr	r1, [pc, #220]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b52:	d106      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b54:	4b32      	ldr	r3, [pc, #200]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a31      	ldr	r2, [pc, #196]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b5e:	60d3      	str	r3, [r2, #12]
 8004b60:	e011      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b6a:	d10c      	bne.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	2101      	movs	r1, #1
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 f8c8 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b7c:	7cfb      	ldrb	r3, [r7, #19]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b82:	7cfb      	ldrb	r3, [r7, #19]
 8004b84:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d028      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b92:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b98:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba0:	491f      	ldr	r1, [pc, #124]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bb0:	d106      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb2:	4b1b      	ldr	r3, [pc, #108]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	4a1a      	ldr	r2, [pc, #104]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bbc:	60d3      	str	r3, [r2, #12]
 8004bbe:	e011      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bc8:	d10c      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	3304      	adds	r3, #4
 8004bce:	2101      	movs	r1, #1
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f000 f899 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bda:	7cfb      	ldrb	r3, [r7, #19]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004be0:	7cfb      	ldrb	r3, [r7, #19]
 8004be2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d02b      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bfe:	4908      	ldr	r1, [pc, #32]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c0e:	d109      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	4a02      	ldr	r2, [pc, #8]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c1a:	60d3      	str	r3, [r2, #12]
 8004c1c:	e014      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c1e:	bf00      	nop
 8004c20:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	3304      	adds	r3, #4
 8004c32:	2101      	movs	r1, #1
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 f867 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c3e:	7cfb      	ldrb	r3, [r7, #19]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c44:	7cfb      	ldrb	r3, [r7, #19]
 8004c46:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d02f      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c54:	4b2b      	ldr	r3, [pc, #172]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c62:	4928      	ldr	r1, [pc, #160]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c72:	d10d      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3304      	adds	r3, #4
 8004c78:	2102      	movs	r1, #2
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 f844 	bl	8004d08 <RCCEx_PLLSAI1_Config>
 8004c80:	4603      	mov	r3, r0
 8004c82:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c84:	7cfb      	ldrb	r3, [r7, #19]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d014      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c8a:	7cfb      	ldrb	r3, [r7, #19]
 8004c8c:	74bb      	strb	r3, [r7, #18]
 8004c8e:	e011      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c98:	d10c      	bne.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3320      	adds	r3, #32
 8004c9e:	2102      	movs	r1, #2
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 f925 	bl	8004ef0 <RCCEx_PLLSAI2_Config>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004caa:	7cfb      	ldrb	r3, [r7, #19]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cb0:	7cfb      	ldrb	r3, [r7, #19]
 8004cb2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00a      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cc0:	4b10      	ldr	r3, [pc, #64]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cce:	490d      	ldr	r1, [pc, #52]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00b      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ce2:	4b08      	ldr	r3, [pc, #32]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cf2:	4904      	ldr	r1, [pc, #16]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004cfa:	7cbb      	ldrb	r3, [r7, #18]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40021000 	.word	0x40021000

08004d08 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d12:	2300      	movs	r3, #0
 8004d14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d16:	4b75      	ldr	r3, [pc, #468]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d018      	beq.n	8004d54 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d22:	4b72      	ldr	r3, [pc, #456]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f003 0203 	and.w	r2, r3, #3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d10d      	bne.n	8004d4e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
       ||
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d009      	beq.n	8004d4e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d3a:	4b6c      	ldr	r3, [pc, #432]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	091b      	lsrs	r3, r3, #4
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
       ||
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d047      	beq.n	8004dde <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	73fb      	strb	r3, [r7, #15]
 8004d52:	e044      	b.n	8004dde <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b03      	cmp	r3, #3
 8004d5a:	d018      	beq.n	8004d8e <RCCEx_PLLSAI1_Config+0x86>
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d825      	bhi.n	8004dac <RCCEx_PLLSAI1_Config+0xa4>
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d002      	beq.n	8004d6a <RCCEx_PLLSAI1_Config+0x62>
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d009      	beq.n	8004d7c <RCCEx_PLLSAI1_Config+0x74>
 8004d68:	e020      	b.n	8004dac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d6a:	4b60      	ldr	r3, [pc, #384]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d11d      	bne.n	8004db2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d7a:	e01a      	b.n	8004db2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d7c:	4b5b      	ldr	r3, [pc, #364]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d116      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d8c:	e013      	b.n	8004db6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d8e:	4b57      	ldr	r3, [pc, #348]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10f      	bne.n	8004dba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d9a:	4b54      	ldr	r3, [pc, #336]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004daa:	e006      	b.n	8004dba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	73fb      	strb	r3, [r7, #15]
      break;
 8004db0:	e004      	b.n	8004dbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004db2:	bf00      	nop
 8004db4:	e002      	b.n	8004dbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dba:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d10d      	bne.n	8004dde <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dc2:	4b4a      	ldr	r3, [pc, #296]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6819      	ldr	r1, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	4944      	ldr	r1, [pc, #272]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d17d      	bne.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004de4:	4b41      	ldr	r3, [pc, #260]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a40      	ldr	r2, [pc, #256]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df0:	f7fc ffd0 	bl	8001d94 <HAL_GetTick>
 8004df4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004df6:	e009      	b.n	8004e0c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004df8:	f7fc ffcc 	bl	8001d94 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d902      	bls.n	8004e0c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	73fb      	strb	r3, [r7, #15]
        break;
 8004e0a:	e005      	b.n	8004e18 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e0c:	4b37      	ldr	r3, [pc, #220]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1ef      	bne.n	8004df8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e18:	7bfb      	ldrb	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d160      	bne.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d111      	bne.n	8004e48 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e24:	4b31      	ldr	r3, [pc, #196]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	6892      	ldr	r2, [r2, #8]
 8004e34:	0211      	lsls	r1, r2, #8
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	68d2      	ldr	r2, [r2, #12]
 8004e3a:	0912      	lsrs	r2, r2, #4
 8004e3c:	0452      	lsls	r2, r2, #17
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	492a      	ldr	r1, [pc, #168]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	610b      	str	r3, [r1, #16]
 8004e46:	e027      	b.n	8004e98 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d112      	bne.n	8004e74 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e4e:	4b27      	ldr	r3, [pc, #156]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e56:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6892      	ldr	r2, [r2, #8]
 8004e5e:	0211      	lsls	r1, r2, #8
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6912      	ldr	r2, [r2, #16]
 8004e64:	0852      	lsrs	r2, r2, #1
 8004e66:	3a01      	subs	r2, #1
 8004e68:	0552      	lsls	r2, r2, #21
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	491f      	ldr	r1, [pc, #124]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	610b      	str	r3, [r1, #16]
 8004e72:	e011      	b.n	8004e98 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e74:	4b1d      	ldr	r3, [pc, #116]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e7c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6892      	ldr	r2, [r2, #8]
 8004e84:	0211      	lsls	r1, r2, #8
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	6952      	ldr	r2, [r2, #20]
 8004e8a:	0852      	lsrs	r2, r2, #1
 8004e8c:	3a01      	subs	r2, #1
 8004e8e:	0652      	lsls	r2, r2, #25
 8004e90:	430a      	orrs	r2, r1
 8004e92:	4916      	ldr	r1, [pc, #88]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e98:	4b14      	ldr	r3, [pc, #80]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a13      	ldr	r2, [pc, #76]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ea2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea4:	f7fc ff76 	bl	8001d94 <HAL_GetTick>
 8004ea8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eaa:	e009      	b.n	8004ec0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004eac:	f7fc ff72 	bl	8001d94 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d902      	bls.n	8004ec0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	73fb      	strb	r3, [r7, #15]
          break;
 8004ebe:	e005      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ec0:	4b0a      	ldr	r3, [pc, #40]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0ef      	beq.n	8004eac <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d106      	bne.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ed2:	4b06      	ldr	r3, [pc, #24]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed4:	691a      	ldr	r2, [r3, #16]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	4904      	ldr	r1, [pc, #16]	; (8004eec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000

08004ef0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004efe:	4b6a      	ldr	r3, [pc, #424]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d018      	beq.n	8004f3c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f0a:	4b67      	ldr	r3, [pc, #412]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f003 0203 	and.w	r2, r3, #3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d10d      	bne.n	8004f36 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
       ||
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d009      	beq.n	8004f36 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f22:	4b61      	ldr	r3, [pc, #388]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	091b      	lsrs	r3, r3, #4
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
       ||
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d047      	beq.n	8004fc6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	73fb      	strb	r3, [r7, #15]
 8004f3a:	e044      	b.n	8004fc6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2b03      	cmp	r3, #3
 8004f42:	d018      	beq.n	8004f76 <RCCEx_PLLSAI2_Config+0x86>
 8004f44:	2b03      	cmp	r3, #3
 8004f46:	d825      	bhi.n	8004f94 <RCCEx_PLLSAI2_Config+0xa4>
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d002      	beq.n	8004f52 <RCCEx_PLLSAI2_Config+0x62>
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d009      	beq.n	8004f64 <RCCEx_PLLSAI2_Config+0x74>
 8004f50:	e020      	b.n	8004f94 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f52:	4b55      	ldr	r3, [pc, #340]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d11d      	bne.n	8004f9a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f62:	e01a      	b.n	8004f9a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f64:	4b50      	ldr	r3, [pc, #320]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d116      	bne.n	8004f9e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f74:	e013      	b.n	8004f9e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f76:	4b4c      	ldr	r3, [pc, #304]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10f      	bne.n	8004fa2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f82:	4b49      	ldr	r3, [pc, #292]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f92:	e006      	b.n	8004fa2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
      break;
 8004f98:	e004      	b.n	8004fa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f9a:	bf00      	nop
 8004f9c:	e002      	b.n	8004fa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f9e:	bf00      	nop
 8004fa0:	e000      	b.n	8004fa4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fa2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10d      	bne.n	8004fc6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004faa:	4b3f      	ldr	r3, [pc, #252]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6819      	ldr	r1, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	430b      	orrs	r3, r1
 8004fc0:	4939      	ldr	r1, [pc, #228]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d167      	bne.n	800509c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fcc:	4b36      	ldr	r3, [pc, #216]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a35      	ldr	r2, [pc, #212]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fd8:	f7fc fedc 	bl	8001d94 <HAL_GetTick>
 8004fdc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fde:	e009      	b.n	8004ff4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fe0:	f7fc fed8 	bl	8001d94 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d902      	bls.n	8004ff4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	73fb      	strb	r3, [r7, #15]
        break;
 8004ff2:	e005      	b.n	8005000 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ff4:	4b2c      	ldr	r3, [pc, #176]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1ef      	bne.n	8004fe0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005000:	7bfb      	ldrb	r3, [r7, #15]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d14a      	bne.n	800509c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d111      	bne.n	8005030 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800500c:	4b26      	ldr	r3, [pc, #152]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6892      	ldr	r2, [r2, #8]
 800501c:	0211      	lsls	r1, r2, #8
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	68d2      	ldr	r2, [r2, #12]
 8005022:	0912      	lsrs	r2, r2, #4
 8005024:	0452      	lsls	r2, r2, #17
 8005026:	430a      	orrs	r2, r1
 8005028:	491f      	ldr	r1, [pc, #124]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800502a:	4313      	orrs	r3, r2
 800502c:	614b      	str	r3, [r1, #20]
 800502e:	e011      	b.n	8005054 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005030:	4b1d      	ldr	r3, [pc, #116]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005038:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6892      	ldr	r2, [r2, #8]
 8005040:	0211      	lsls	r1, r2, #8
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6912      	ldr	r2, [r2, #16]
 8005046:	0852      	lsrs	r2, r2, #1
 8005048:	3a01      	subs	r2, #1
 800504a:	0652      	lsls	r2, r2, #25
 800504c:	430a      	orrs	r2, r1
 800504e:	4916      	ldr	r1, [pc, #88]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005050:	4313      	orrs	r3, r2
 8005052:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005054:	4b14      	ldr	r3, [pc, #80]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a13      	ldr	r2, [pc, #76]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800505a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800505e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005060:	f7fc fe98 	bl	8001d94 <HAL_GetTick>
 8005064:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005066:	e009      	b.n	800507c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005068:	f7fc fe94 	bl	8001d94 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d902      	bls.n	800507c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	73fb      	strb	r3, [r7, #15]
          break;
 800507a:	e005      	b.n	8005088 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800507c:	4b0a      	ldr	r3, [pc, #40]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0ef      	beq.n	8005068 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d106      	bne.n	800509c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800508e:	4b06      	ldr	r3, [pc, #24]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005090:	695a      	ldr	r2, [r3, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	4904      	ldr	r1, [pc, #16]	; (80050a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005098:	4313      	orrs	r3, r2
 800509a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800509c:	7bfb      	ldrb	r3, [r7, #15]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	40021000 	.word	0x40021000

080050ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e095      	b.n	80051ea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d108      	bne.n	80050d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ce:	d009      	beq.n	80050e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	61da      	str	r2, [r3, #28]
 80050d6:	e005      	b.n	80050e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d106      	bne.n	8005104 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7fc fb06 	bl	8001710 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800511a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005124:	d902      	bls.n	800512c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	e002      	b.n	8005132 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800512c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005130:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800513a:	d007      	beq.n	800514c <HAL_SPI_Init+0xa0>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005144:	d002      	beq.n	800514c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800515c:	431a      	orrs	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005184:	431a      	orrs	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a1b      	ldr	r3, [r3, #32]
 800518a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800518e:	ea42 0103 	orr.w	r1, r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005196:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	0c1b      	lsrs	r3, r3, #16
 80051a8:	f003 0204 	and.w	r2, r3, #4
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	f003 0310 	and.w	r3, r3, #16
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	431a      	orrs	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80051c8:	ea42 0103 	orr.w	r1, r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b082      	sub	sp, #8
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e049      	b.n	8005298 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d106      	bne.n	800521e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fc fadb 	bl	80017d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2202      	movs	r2, #2
 8005222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	3304      	adds	r3, #4
 800522e:	4619      	mov	r1, r3
 8005230:	4610      	mov	r0, r2
 8005232:	f000 fb25 	bl	8005880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3708      	adds	r7, #8
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d001      	beq.n	80052b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e047      	b.n	8005348 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a23      	ldr	r2, [pc, #140]	; (8005354 <HAL_TIM_Base_Start+0xb4>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d01d      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d2:	d018      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1f      	ldr	r2, [pc, #124]	; (8005358 <HAL_TIM_Base_Start+0xb8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1e      	ldr	r2, [pc, #120]	; (800535c <HAL_TIM_Base_Start+0xbc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00e      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1c      	ldr	r2, [pc, #112]	; (8005360 <HAL_TIM_Base_Start+0xc0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d009      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1b      	ldr	r2, [pc, #108]	; (8005364 <HAL_TIM_Base_Start+0xc4>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d004      	beq.n	8005306 <HAL_TIM_Base_Start+0x66>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a19      	ldr	r2, [pc, #100]	; (8005368 <HAL_TIM_Base_Start+0xc8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d115      	bne.n	8005332 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	4b17      	ldr	r3, [pc, #92]	; (800536c <HAL_TIM_Base_Start+0xcc>)
 800530e:	4013      	ands	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2b06      	cmp	r3, #6
 8005316:	d015      	beq.n	8005344 <HAL_TIM_Base_Start+0xa4>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800531e:	d011      	beq.n	8005344 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0201 	orr.w	r2, r2, #1
 800532e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005330:	e008      	b.n	8005344 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f042 0201 	orr.w	r2, r2, #1
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	e000      	b.n	8005346 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005344:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3714      	adds	r7, #20
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	40012c00 	.word	0x40012c00
 8005358:	40000400 	.word	0x40000400
 800535c:	40000800 	.word	0x40000800
 8005360:	40000c00 	.word	0x40000c00
 8005364:	40013400 	.word	0x40013400
 8005368:	40014000 	.word	0x40014000
 800536c:	00010007 	.word	0x00010007

08005370 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	d001      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e04f      	b.n	8005428 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0201 	orr.w	r2, r2, #1
 800539e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a23      	ldr	r2, [pc, #140]	; (8005434 <HAL_TIM_Base_Start_IT+0xc4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d01d      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053b2:	d018      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <HAL_TIM_Base_Start_IT+0xc8>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d013      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a1e      	ldr	r2, [pc, #120]	; (800543c <HAL_TIM_Base_Start_IT+0xcc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00e      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1c      	ldr	r2, [pc, #112]	; (8005440 <HAL_TIM_Base_Start_IT+0xd0>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a1b      	ldr	r2, [pc, #108]	; (8005444 <HAL_TIM_Base_Start_IT+0xd4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d004      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a19      	ldr	r2, [pc, #100]	; (8005448 <HAL_TIM_Base_Start_IT+0xd8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d115      	bne.n	8005412 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	4b17      	ldr	r3, [pc, #92]	; (800544c <HAL_TIM_Base_Start_IT+0xdc>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2b06      	cmp	r3, #6
 80053f6:	d015      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fe:	d011      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f042 0201 	orr.w	r2, r2, #1
 800540e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005410:	e008      	b.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0201 	orr.w	r2, r2, #1
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	e000      	b.n	8005426 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005424:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	40012c00 	.word	0x40012c00
 8005438:	40000400 	.word	0x40000400
 800543c:	40000800 	.word	0x40000800
 8005440:	40000c00 	.word	0x40000c00
 8005444:	40013400 	.word	0x40013400
 8005448:	40014000 	.word	0x40014000
 800544c:	00010007 	.word	0x00010007

08005450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b02      	cmp	r3, #2
 8005464:	d122      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d11b      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0202 	mvn.w	r2, #2
 800547c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f9d5 	bl	8005842 <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f9c7 	bl	800582e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 f9d8 	bl	8005856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d122      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d11b      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0204 	mvn.w	r2, #4
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f9ab 	bl	8005842 <HAL_TIM_IC_CaptureCallback>
 80054ec:	e005      	b.n	80054fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f99d 	bl	800582e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f9ae 	bl	8005856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0308 	and.w	r3, r3, #8
 800550a:	2b08      	cmp	r3, #8
 800550c:	d122      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b08      	cmp	r3, #8
 800551a:	d11b      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0208 	mvn.w	r2, #8
 8005524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2204      	movs	r2, #4
 800552a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f981 	bl	8005842 <HAL_TIM_IC_CaptureCallback>
 8005540:	e005      	b.n	800554e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f973 	bl	800582e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f984 	bl	8005856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	2b10      	cmp	r3, #16
 8005560:	d122      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f003 0310 	and.w	r3, r3, #16
 800556c:	2b10      	cmp	r3, #16
 800556e:	d11b      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f06f 0210 	mvn.w	r2, #16
 8005578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2208      	movs	r2, #8
 800557e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f957 	bl	8005842 <HAL_TIM_IC_CaptureCallback>
 8005594:	e005      	b.n	80055a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f949 	bl	800582e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f95a 	bl	8005856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0201 	mvn.w	r2, #1
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f923 	bl	800581a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055de:	2b80      	cmp	r3, #128	; 0x80
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ec:	2b80      	cmp	r3, #128	; 0x80
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fb06 	bl	8005c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800560e:	d10e      	bne.n	800562e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561a:	2b80      	cmp	r3, #128	; 0x80
 800561c:	d107      	bne.n	800562e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 faf9 	bl	8005c20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b40      	cmp	r3, #64	; 0x40
 800563a:	d10e      	bne.n	800565a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005646:	2b40      	cmp	r3, #64	; 0x40
 8005648:	d107      	bne.n	800565a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f908 	bl	800586a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	f003 0320 	and.w	r3, r3, #32
 8005664:	2b20      	cmp	r3, #32
 8005666:	d10e      	bne.n	8005686 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b20      	cmp	r3, #32
 8005674:	d107      	bne.n	8005686 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f06f 0220 	mvn.w	r2, #32
 800567e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 fab9 	bl	8005bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005686:	bf00      	nop
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b084      	sub	sp, #16
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
 8005696:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_TIM_ConfigClockSource+0x18>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0b5      	b.n	8005812 <HAL_TIM_ConfigClockSource+0x184>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056c4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056c8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056d0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056e2:	d03e      	beq.n	8005762 <HAL_TIM_ConfigClockSource+0xd4>
 80056e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056e8:	f200 8087 	bhi.w	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 80056ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f0:	f000 8085 	beq.w	80057fe <HAL_TIM_ConfigClockSource+0x170>
 80056f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f8:	d87f      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 80056fa:	2b70      	cmp	r3, #112	; 0x70
 80056fc:	d01a      	beq.n	8005734 <HAL_TIM_ConfigClockSource+0xa6>
 80056fe:	2b70      	cmp	r3, #112	; 0x70
 8005700:	d87b      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 8005702:	2b60      	cmp	r3, #96	; 0x60
 8005704:	d050      	beq.n	80057a8 <HAL_TIM_ConfigClockSource+0x11a>
 8005706:	2b60      	cmp	r3, #96	; 0x60
 8005708:	d877      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 800570a:	2b50      	cmp	r3, #80	; 0x50
 800570c:	d03c      	beq.n	8005788 <HAL_TIM_ConfigClockSource+0xfa>
 800570e:	2b50      	cmp	r3, #80	; 0x50
 8005710:	d873      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 8005712:	2b40      	cmp	r3, #64	; 0x40
 8005714:	d058      	beq.n	80057c8 <HAL_TIM_ConfigClockSource+0x13a>
 8005716:	2b40      	cmp	r3, #64	; 0x40
 8005718:	d86f      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 800571a:	2b30      	cmp	r3, #48	; 0x30
 800571c:	d064      	beq.n	80057e8 <HAL_TIM_ConfigClockSource+0x15a>
 800571e:	2b30      	cmp	r3, #48	; 0x30
 8005720:	d86b      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 8005722:	2b20      	cmp	r3, #32
 8005724:	d060      	beq.n	80057e8 <HAL_TIM_ConfigClockSource+0x15a>
 8005726:	2b20      	cmp	r3, #32
 8005728:	d867      	bhi.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
 800572a:	2b00      	cmp	r3, #0
 800572c:	d05c      	beq.n	80057e8 <HAL_TIM_ConfigClockSource+0x15a>
 800572e:	2b10      	cmp	r3, #16
 8005730:	d05a      	beq.n	80057e8 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005732:	e062      	b.n	80057fa <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	6899      	ldr	r1, [r3, #8]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f000 f9b0 	bl	8005aa8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005756:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	609a      	str	r2, [r3, #8]
      break;
 8005760:	e04e      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	6899      	ldr	r1, [r3, #8]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f000 f999 	bl	8005aa8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005784:	609a      	str	r2, [r3, #8]
      break;
 8005786:	e03b      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6818      	ldr	r0, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6859      	ldr	r1, [r3, #4]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	461a      	mov	r2, r3
 8005796:	f000 f90d 	bl	80059b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2150      	movs	r1, #80	; 0x50
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 f966 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 80057a6:	e02b      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6818      	ldr	r0, [r3, #0]
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	6859      	ldr	r1, [r3, #4]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	461a      	mov	r2, r3
 80057b6:	f000 f92c 	bl	8005a12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2160      	movs	r1, #96	; 0x60
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 f956 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 80057c6:	e01b      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6818      	ldr	r0, [r3, #0]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	6859      	ldr	r1, [r3, #4]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	461a      	mov	r2, r3
 80057d6:	f000 f8ed 	bl	80059b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2140      	movs	r1, #64	; 0x40
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 f946 	bl	8005a72 <TIM_ITRx_SetConfig>
      break;
 80057e6:	e00b      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4619      	mov	r1, r3
 80057f2:	4610      	mov	r0, r2
 80057f4:	f000 f93d 	bl	8005a72 <TIM_ITRx_SetConfig>
        break;
 80057f8:	e002      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80057fa:	bf00      	nop
 80057fc:	e000      	b.n	8005800 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80057fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005822:	bf00      	nop
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800584a:	bf00      	nop
 800584c:	370c      	adds	r7, #12
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr

08005856 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005856:	b480      	push	{r7}
 8005858:	b083      	sub	sp, #12
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr

0800586a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800586a:	b480      	push	{r7}
 800586c:	b083      	sub	sp, #12
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005872:	bf00      	nop
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
	...

08005880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a40      	ldr	r2, [pc, #256]	; (8005994 <TIM_Base_SetConfig+0x114>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d013      	beq.n	80058c0 <TIM_Base_SetConfig+0x40>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589e:	d00f      	beq.n	80058c0 <TIM_Base_SetConfig+0x40>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a3d      	ldr	r2, [pc, #244]	; (8005998 <TIM_Base_SetConfig+0x118>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00b      	beq.n	80058c0 <TIM_Base_SetConfig+0x40>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a3c      	ldr	r2, [pc, #240]	; (800599c <TIM_Base_SetConfig+0x11c>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d007      	beq.n	80058c0 <TIM_Base_SetConfig+0x40>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a3b      	ldr	r2, [pc, #236]	; (80059a0 <TIM_Base_SetConfig+0x120>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d003      	beq.n	80058c0 <TIM_Base_SetConfig+0x40>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a3a      	ldr	r2, [pc, #232]	; (80059a4 <TIM_Base_SetConfig+0x124>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d108      	bne.n	80058d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a2f      	ldr	r2, [pc, #188]	; (8005994 <TIM_Base_SetConfig+0x114>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d01f      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058e0:	d01b      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a2c      	ldr	r2, [pc, #176]	; (8005998 <TIM_Base_SetConfig+0x118>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d017      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a2b      	ldr	r2, [pc, #172]	; (800599c <TIM_Base_SetConfig+0x11c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d013      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a2a      	ldr	r2, [pc, #168]	; (80059a0 <TIM_Base_SetConfig+0x120>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d00f      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a29      	ldr	r2, [pc, #164]	; (80059a4 <TIM_Base_SetConfig+0x124>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d00b      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a28      	ldr	r2, [pc, #160]	; (80059a8 <TIM_Base_SetConfig+0x128>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d007      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a27      	ldr	r2, [pc, #156]	; (80059ac <TIM_Base_SetConfig+0x12c>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d003      	beq.n	800591a <TIM_Base_SetConfig+0x9a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a26      	ldr	r2, [pc, #152]	; (80059b0 <TIM_Base_SetConfig+0x130>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d108      	bne.n	800592c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	689a      	ldr	r2, [r3, #8]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a10      	ldr	r2, [pc, #64]	; (8005994 <TIM_Base_SetConfig+0x114>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_Base_SetConfig+0xf8>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a12      	ldr	r2, [pc, #72]	; (80059a4 <TIM_Base_SetConfig+0x124>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00b      	beq.n	8005978 <TIM_Base_SetConfig+0xf8>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a11      	ldr	r2, [pc, #68]	; (80059a8 <TIM_Base_SetConfig+0x128>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_Base_SetConfig+0xf8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a10      	ldr	r2, [pc, #64]	; (80059ac <TIM_Base_SetConfig+0x12c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_Base_SetConfig+0xf8>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a0f      	ldr	r2, [pc, #60]	; (80059b0 <TIM_Base_SetConfig+0x130>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d103      	bne.n	8005980 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	691a      	ldr	r2, [r3, #16]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	615a      	str	r2, [r3, #20]
}
 8005986:	bf00      	nop
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	40012c00 	.word	0x40012c00
 8005998:	40000400 	.word	0x40000400
 800599c:	40000800 	.word	0x40000800
 80059a0:	40000c00 	.word	0x40000c00
 80059a4:	40013400 	.word	0x40013400
 80059a8:	40014000 	.word	0x40014000
 80059ac:	40014400 	.word	0x40014400
 80059b0:	40014800 	.word	0x40014800

080059b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a1b      	ldr	r3, [r3, #32]
 80059c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	f023 0201 	bic.w	r2, r3, #1
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f023 030a 	bic.w	r3, r3, #10
 80059f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	621a      	str	r2, [r3, #32]
}
 8005a06:	bf00      	nop
 8005a08:	371c      	adds	r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b087      	sub	sp, #28
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	f023 0210 	bic.w	r2, r3, #16
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6a1b      	ldr	r3, [r3, #32]
 8005a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	031b      	lsls	r3, r3, #12
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	011b      	lsls	r3, r3, #4
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	621a      	str	r2, [r3, #32]
}
 8005a66:	bf00      	nop
 8005a68:	371c      	adds	r7, #28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b085      	sub	sp, #20
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f043 0307 	orr.w	r3, r3, #7
 8005a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	609a      	str	r2, [r3, #8]
}
 8005a9c:	bf00      	nop
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
 8005ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	021a      	lsls	r2, r3, #8
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	431a      	orrs	r2, r3
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	609a      	str	r2, [r3, #8]
}
 8005adc:	bf00      	nop
 8005ade:	371c      	adds	r7, #28
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b085      	sub	sp, #20
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005afc:	2302      	movs	r3, #2
 8005afe:	e068      	b.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a2e      	ldr	r2, [pc, #184]	; (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d004      	beq.n	8005b34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a2d      	ldr	r2, [pc, #180]	; (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d108      	bne.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a1e      	ldr	r2, [pc, #120]	; (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d01d      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b72:	d018      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a1b      	ldr	r2, [pc, #108]	; (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d013      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a1a      	ldr	r2, [pc, #104]	; (8005bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00e      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a18      	ldr	r2, [pc, #96]	; (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d009      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a13      	ldr	r2, [pc, #76]	; (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d004      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a14      	ldr	r2, [pc, #80]	; (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d10c      	bne.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	40012c00 	.word	0x40012c00
 8005be4:	40013400 	.word	0x40013400
 8005be8:	40000400 	.word	0x40000400
 8005bec:	40000800 	.word	0x40000800
 8005bf0:	40000c00 	.word	0x40000c00
 8005bf4:	40014000 	.word	0x40014000

08005bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e040      	b.n	8005cc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d106      	bne.n	8005c5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fb fdf4 	bl	8001844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2224      	movs	r2, #36	; 0x24
 8005c60:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 0201 	bic.w	r2, r2, #1
 8005c70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 fa1a 	bl	80060ac <UART_SetConfig>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d101      	bne.n	8005c82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e022      	b.n	8005cc8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d002      	beq.n	8005c90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 fcc8 	bl	8006620 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 fd4f 	bl	8006764 <UART_CheckIdleState>
 8005cc6:	4603      	mov	r3, r0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	; 0x28
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ce4:	2b20      	cmp	r3, #32
 8005ce6:	f040 8081 	bne.w	8005dec <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d002      	beq.n	8005cf6 <HAL_UART_Transmit+0x26>
 8005cf0:	88fb      	ldrh	r3, [r7, #6]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e079      	b.n	8005dee <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_UART_Transmit+0x38>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e072      	b.n	8005dee <HAL_UART_Transmit+0x11e>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2221      	movs	r2, #33	; 0x21
 8005d1a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005d1c:	f7fc f83a 	bl	8001d94 <HAL_GetTick>
 8005d20:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	88fa      	ldrh	r2, [r7, #6]
 8005d26:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	88fa      	ldrh	r2, [r7, #6]
 8005d2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d3a:	d108      	bne.n	8005d4e <HAL_UART_Transmit+0x7e>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d104      	bne.n	8005d4e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005d44:	2300      	movs	r3, #0
 8005d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	e003      	b.n	8005d56 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8005d5e:	e02d      	b.n	8005dbc <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	2200      	movs	r2, #0
 8005d68:	2180      	movs	r1, #128	; 0x80
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 fd3f 	bl	80067ee <UART_WaitOnFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e039      	b.n	8005dee <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10b      	bne.n	8005d98 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	881a      	ldrh	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d8c:	b292      	uxth	r2, r2
 8005d8e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	3302      	adds	r3, #2
 8005d94:	61bb      	str	r3, [r7, #24]
 8005d96:	e008      	b.n	8005daa <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	781a      	ldrb	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	b292      	uxth	r2, r2
 8005da2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	3301      	adds	r3, #1
 8005da8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	3b01      	subs	r3, #1
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1cb      	bne.n	8005d60 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	2140      	movs	r1, #64	; 0x40
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 fd0b 	bl	80067ee <UART_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e005      	b.n	8005dee <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2220      	movs	r2, #32
 8005de6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	e000      	b.n	8005dee <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005dec:	2302      	movs	r3, #2
  }
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3720      	adds	r7, #32
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
	...

08005df8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005e18:	69fa      	ldr	r2, [r7, #28]
 8005e1a:	f640 030f 	movw	r3, #2063	; 0x80f
 8005e1e:	4013      	ands	r3, r2
 8005e20:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d113      	bne.n	8005e50 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00e      	beq.n	8005e50 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	f003 0320 	and.w	r3, r3, #32
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d009      	beq.n	8005e50 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 8113 	beq.w	800606c <HAL_UART_IRQHandler+0x274>
      {
        huart->RxISR(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	4798      	blx	r3
      }
      return;
 8005e4e:	e10d      	b.n	800606c <HAL_UART_IRQHandler+0x274>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 80d6 	beq.w	8006004 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d105      	bne.n	8005e6e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	4b85      	ldr	r3, [pc, #532]	; (800607c <HAL_UART_IRQHandler+0x284>)
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 80cb 	beq.w	8006004 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	f003 0301 	and.w	r3, r3, #1
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00e      	beq.n	8005e96 <HAL_UART_IRQHandler+0x9e>
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d009      	beq.n	8005e96 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2201      	movs	r2, #1
 8005e88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e8e:	f043 0201 	orr.w	r2, r3, #1
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	f003 0302 	and.w	r3, r3, #2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00e      	beq.n	8005ebe <HAL_UART_IRQHandler+0xc6>
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d009      	beq.n	8005ebe <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005eb6:	f043 0204 	orr.w	r2, r3, #4
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00e      	beq.n	8005ee6 <HAL_UART_IRQHandler+0xee>
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d009      	beq.n	8005ee6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2204      	movs	r2, #4
 8005ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ede:	f043 0202 	orr.w	r2, r3, #2
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d013      	beq.n	8005f18 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d104      	bne.n	8005f04 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d009      	beq.n	8005f18 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2208      	movs	r2, #8
 8005f0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f10:	f043 0208 	orr.w	r2, r3, #8
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00f      	beq.n	8005f42 <HAL_UART_IRQHandler+0x14a>
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00a      	beq.n	8005f42 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f3a:	f043 0220 	orr.w	r2, r3, #32
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 8092 	beq.w	8006070 <HAL_UART_IRQHandler+0x278>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	f003 0320 	and.w	r3, r3, #32
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00c      	beq.n	8005f70 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	f003 0320 	and.w	r3, r3, #32
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d007      	beq.n	8005f70 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d003      	beq.n	8005f70 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f74:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f80:	2b40      	cmp	r3, #64	; 0x40
 8005f82:	d004      	beq.n	8005f8e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d031      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fca8 	bl	80068e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9e:	2b40      	cmp	r3, #64	; 0x40
 8005fa0:	d123      	bne.n	8005fea <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fb0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d013      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fbe:	4a30      	ldr	r2, [pc, #192]	; (8006080 <HAL_UART_IRQHandler+0x288>)
 8005fc0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fd fab0 	bl	800352c <HAL_DMA_Abort_IT>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d016      	beq.n	8006000 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005fdc:	4610      	mov	r0, r2
 8005fde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe0:	e00e      	b.n	8006000 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f858 	bl	8006098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe8:	e00a      	b.n	8006000 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f854 	bl	8006098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff0:	e006      	b.n	8006000 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f850 	bl	8006098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005ffe:	e037      	b.n	8006070 <HAL_UART_IRQHandler+0x278>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006000:	bf00      	nop
    return;
 8006002:	e035      	b.n	8006070 <HAL_UART_IRQHandler+0x278>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00d      	beq.n	800602a <HAL_UART_IRQHandler+0x232>
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006020:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 fcad 	bl	8006982 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006028:	e025      	b.n	8006076 <HAL_UART_IRQHandler+0x27e>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006030:	2b00      	cmp	r3, #0
 8006032:	d00d      	beq.n	8006050 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800603a:	2b00      	cmp	r3, #0
 800603c:	d008      	beq.n	8006050 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006042:	2b00      	cmp	r3, #0
 8006044:	d016      	beq.n	8006074 <HAL_UART_IRQHandler+0x27c>
    {
      huart->TxISR(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	4798      	blx	r3
    }
    return;
 800604e:	e011      	b.n	8006074 <HAL_UART_IRQHandler+0x27c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00d      	beq.n	8006076 <HAL_UART_IRQHandler+0x27e>
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006060:	2b00      	cmp	r3, #0
 8006062:	d008      	beq.n	8006076 <HAL_UART_IRQHandler+0x27e>
  {
    UART_EndTransmit_IT(huart);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 fc73 	bl	8006950 <UART_EndTransmit_IT>
    return;
 800606a:	e004      	b.n	8006076 <HAL_UART_IRQHandler+0x27e>
      return;
 800606c:	bf00      	nop
 800606e:	e002      	b.n	8006076 <HAL_UART_IRQHandler+0x27e>
    return;
 8006070:	bf00      	nop
 8006072:	e000      	b.n	8006076 <HAL_UART_IRQHandler+0x27e>
    return;
 8006074:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006076:	3720      	adds	r7, #32
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	04000120 	.word	0x04000120
 8006080:	08006925 	.word	0x08006925

08006084 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060b0:	b08a      	sub	sp, #40	; 0x28
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689a      	ldr	r2, [r3, #8]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	431a      	orrs	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	431a      	orrs	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	4ba4      	ldr	r3, [pc, #656]	; (800636c <UART_SetConfig+0x2c0>)
 80060dc:	4013      	ands	r3, r2
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	6812      	ldr	r2, [r2, #0]
 80060e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060e4:	430b      	orrs	r3, r1
 80060e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a99      	ldr	r2, [pc, #612]	; (8006370 <UART_SetConfig+0x2c4>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d004      	beq.n	8006118 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006114:	4313      	orrs	r3, r2
 8006116:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006128:	430a      	orrs	r2, r1
 800612a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a90      	ldr	r2, [pc, #576]	; (8006374 <UART_SetConfig+0x2c8>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d126      	bne.n	8006184 <UART_SetConfig+0xd8>
 8006136:	4b90      	ldr	r3, [pc, #576]	; (8006378 <UART_SetConfig+0x2cc>)
 8006138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800613c:	f003 0303 	and.w	r3, r3, #3
 8006140:	2b03      	cmp	r3, #3
 8006142:	d81b      	bhi.n	800617c <UART_SetConfig+0xd0>
 8006144:	a201      	add	r2, pc, #4	; (adr r2, 800614c <UART_SetConfig+0xa0>)
 8006146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614a:	bf00      	nop
 800614c:	0800615d 	.word	0x0800615d
 8006150:	0800616d 	.word	0x0800616d
 8006154:	08006165 	.word	0x08006165
 8006158:	08006175 	.word	0x08006175
 800615c:	2301      	movs	r3, #1
 800615e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006162:	e116      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006164:	2302      	movs	r3, #2
 8006166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800616a:	e112      	b.n	8006392 <UART_SetConfig+0x2e6>
 800616c:	2304      	movs	r3, #4
 800616e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006172:	e10e      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006174:	2308      	movs	r3, #8
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800617a:	e10a      	b.n	8006392 <UART_SetConfig+0x2e6>
 800617c:	2310      	movs	r3, #16
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006182:	e106      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a7c      	ldr	r2, [pc, #496]	; (800637c <UART_SetConfig+0x2d0>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d138      	bne.n	8006200 <UART_SetConfig+0x154>
 800618e:	4b7a      	ldr	r3, [pc, #488]	; (8006378 <UART_SetConfig+0x2cc>)
 8006190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006194:	f003 030c 	and.w	r3, r3, #12
 8006198:	2b0c      	cmp	r3, #12
 800619a:	d82d      	bhi.n	80061f8 <UART_SetConfig+0x14c>
 800619c:	a201      	add	r2, pc, #4	; (adr r2, 80061a4 <UART_SetConfig+0xf8>)
 800619e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a2:	bf00      	nop
 80061a4:	080061d9 	.word	0x080061d9
 80061a8:	080061f9 	.word	0x080061f9
 80061ac:	080061f9 	.word	0x080061f9
 80061b0:	080061f9 	.word	0x080061f9
 80061b4:	080061e9 	.word	0x080061e9
 80061b8:	080061f9 	.word	0x080061f9
 80061bc:	080061f9 	.word	0x080061f9
 80061c0:	080061f9 	.word	0x080061f9
 80061c4:	080061e1 	.word	0x080061e1
 80061c8:	080061f9 	.word	0x080061f9
 80061cc:	080061f9 	.word	0x080061f9
 80061d0:	080061f9 	.word	0x080061f9
 80061d4:	080061f1 	.word	0x080061f1
 80061d8:	2300      	movs	r3, #0
 80061da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061de:	e0d8      	b.n	8006392 <UART_SetConfig+0x2e6>
 80061e0:	2302      	movs	r3, #2
 80061e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061e6:	e0d4      	b.n	8006392 <UART_SetConfig+0x2e6>
 80061e8:	2304      	movs	r3, #4
 80061ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061ee:	e0d0      	b.n	8006392 <UART_SetConfig+0x2e6>
 80061f0:	2308      	movs	r3, #8
 80061f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061f6:	e0cc      	b.n	8006392 <UART_SetConfig+0x2e6>
 80061f8:	2310      	movs	r3, #16
 80061fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061fe:	e0c8      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a5e      	ldr	r2, [pc, #376]	; (8006380 <UART_SetConfig+0x2d4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d125      	bne.n	8006256 <UART_SetConfig+0x1aa>
 800620a:	4b5b      	ldr	r3, [pc, #364]	; (8006378 <UART_SetConfig+0x2cc>)
 800620c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006210:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006214:	2b30      	cmp	r3, #48	; 0x30
 8006216:	d016      	beq.n	8006246 <UART_SetConfig+0x19a>
 8006218:	2b30      	cmp	r3, #48	; 0x30
 800621a:	d818      	bhi.n	800624e <UART_SetConfig+0x1a2>
 800621c:	2b20      	cmp	r3, #32
 800621e:	d00a      	beq.n	8006236 <UART_SetConfig+0x18a>
 8006220:	2b20      	cmp	r3, #32
 8006222:	d814      	bhi.n	800624e <UART_SetConfig+0x1a2>
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <UART_SetConfig+0x182>
 8006228:	2b10      	cmp	r3, #16
 800622a:	d008      	beq.n	800623e <UART_SetConfig+0x192>
 800622c:	e00f      	b.n	800624e <UART_SetConfig+0x1a2>
 800622e:	2300      	movs	r3, #0
 8006230:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006234:	e0ad      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006236:	2302      	movs	r3, #2
 8006238:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800623c:	e0a9      	b.n	8006392 <UART_SetConfig+0x2e6>
 800623e:	2304      	movs	r3, #4
 8006240:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006244:	e0a5      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006246:	2308      	movs	r3, #8
 8006248:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800624c:	e0a1      	b.n	8006392 <UART_SetConfig+0x2e6>
 800624e:	2310      	movs	r3, #16
 8006250:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006254:	e09d      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a4a      	ldr	r2, [pc, #296]	; (8006384 <UART_SetConfig+0x2d8>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d125      	bne.n	80062ac <UART_SetConfig+0x200>
 8006260:	4b45      	ldr	r3, [pc, #276]	; (8006378 <UART_SetConfig+0x2cc>)
 8006262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006266:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800626a:	2bc0      	cmp	r3, #192	; 0xc0
 800626c:	d016      	beq.n	800629c <UART_SetConfig+0x1f0>
 800626e:	2bc0      	cmp	r3, #192	; 0xc0
 8006270:	d818      	bhi.n	80062a4 <UART_SetConfig+0x1f8>
 8006272:	2b80      	cmp	r3, #128	; 0x80
 8006274:	d00a      	beq.n	800628c <UART_SetConfig+0x1e0>
 8006276:	2b80      	cmp	r3, #128	; 0x80
 8006278:	d814      	bhi.n	80062a4 <UART_SetConfig+0x1f8>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <UART_SetConfig+0x1d8>
 800627e:	2b40      	cmp	r3, #64	; 0x40
 8006280:	d008      	beq.n	8006294 <UART_SetConfig+0x1e8>
 8006282:	e00f      	b.n	80062a4 <UART_SetConfig+0x1f8>
 8006284:	2300      	movs	r3, #0
 8006286:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800628a:	e082      	b.n	8006392 <UART_SetConfig+0x2e6>
 800628c:	2302      	movs	r3, #2
 800628e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006292:	e07e      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006294:	2304      	movs	r3, #4
 8006296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800629a:	e07a      	b.n	8006392 <UART_SetConfig+0x2e6>
 800629c:	2308      	movs	r3, #8
 800629e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062a2:	e076      	b.n	8006392 <UART_SetConfig+0x2e6>
 80062a4:	2310      	movs	r3, #16
 80062a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062aa:	e072      	b.n	8006392 <UART_SetConfig+0x2e6>
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a35      	ldr	r2, [pc, #212]	; (8006388 <UART_SetConfig+0x2dc>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d12a      	bne.n	800630c <UART_SetConfig+0x260>
 80062b6:	4b30      	ldr	r3, [pc, #192]	; (8006378 <UART_SetConfig+0x2cc>)
 80062b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062c4:	d01a      	beq.n	80062fc <UART_SetConfig+0x250>
 80062c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062ca:	d81b      	bhi.n	8006304 <UART_SetConfig+0x258>
 80062cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d0:	d00c      	beq.n	80062ec <UART_SetConfig+0x240>
 80062d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d6:	d815      	bhi.n	8006304 <UART_SetConfig+0x258>
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <UART_SetConfig+0x238>
 80062dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e0:	d008      	beq.n	80062f4 <UART_SetConfig+0x248>
 80062e2:	e00f      	b.n	8006304 <UART_SetConfig+0x258>
 80062e4:	2300      	movs	r3, #0
 80062e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ea:	e052      	b.n	8006392 <UART_SetConfig+0x2e6>
 80062ec:	2302      	movs	r3, #2
 80062ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062f2:	e04e      	b.n	8006392 <UART_SetConfig+0x2e6>
 80062f4:	2304      	movs	r3, #4
 80062f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062fa:	e04a      	b.n	8006392 <UART_SetConfig+0x2e6>
 80062fc:	2308      	movs	r3, #8
 80062fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006302:	e046      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006304:	2310      	movs	r3, #16
 8006306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800630a:	e042      	b.n	8006392 <UART_SetConfig+0x2e6>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a17      	ldr	r2, [pc, #92]	; (8006370 <UART_SetConfig+0x2c4>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d13a      	bne.n	800638c <UART_SetConfig+0x2e0>
 8006316:	4b18      	ldr	r3, [pc, #96]	; (8006378 <UART_SetConfig+0x2cc>)
 8006318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800631c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006320:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006324:	d01a      	beq.n	800635c <UART_SetConfig+0x2b0>
 8006326:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800632a:	d81b      	bhi.n	8006364 <UART_SetConfig+0x2b8>
 800632c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006330:	d00c      	beq.n	800634c <UART_SetConfig+0x2a0>
 8006332:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006336:	d815      	bhi.n	8006364 <UART_SetConfig+0x2b8>
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <UART_SetConfig+0x298>
 800633c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006340:	d008      	beq.n	8006354 <UART_SetConfig+0x2a8>
 8006342:	e00f      	b.n	8006364 <UART_SetConfig+0x2b8>
 8006344:	2300      	movs	r3, #0
 8006346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800634a:	e022      	b.n	8006392 <UART_SetConfig+0x2e6>
 800634c:	2302      	movs	r3, #2
 800634e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006352:	e01e      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006354:	2304      	movs	r3, #4
 8006356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800635a:	e01a      	b.n	8006392 <UART_SetConfig+0x2e6>
 800635c:	2308      	movs	r3, #8
 800635e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006362:	e016      	b.n	8006392 <UART_SetConfig+0x2e6>
 8006364:	2310      	movs	r3, #16
 8006366:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800636a:	e012      	b.n	8006392 <UART_SetConfig+0x2e6>
 800636c:	efff69f3 	.word	0xefff69f3
 8006370:	40008000 	.word	0x40008000
 8006374:	40013800 	.word	0x40013800
 8006378:	40021000 	.word	0x40021000
 800637c:	40004400 	.word	0x40004400
 8006380:	40004800 	.word	0x40004800
 8006384:	40004c00 	.word	0x40004c00
 8006388:	40005000 	.word	0x40005000
 800638c:	2310      	movs	r3, #16
 800638e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4aa0      	ldr	r2, [pc, #640]	; (8006618 <UART_SetConfig+0x56c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d17a      	bne.n	8006492 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800639c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d824      	bhi.n	80063ee <UART_SetConfig+0x342>
 80063a4:	a201      	add	r2, pc, #4	; (adr r2, 80063ac <UART_SetConfig+0x300>)
 80063a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063aa:	bf00      	nop
 80063ac:	080063d1 	.word	0x080063d1
 80063b0:	080063ef 	.word	0x080063ef
 80063b4:	080063d9 	.word	0x080063d9
 80063b8:	080063ef 	.word	0x080063ef
 80063bc:	080063df 	.word	0x080063df
 80063c0:	080063ef 	.word	0x080063ef
 80063c4:	080063ef 	.word	0x080063ef
 80063c8:	080063ef 	.word	0x080063ef
 80063cc:	080063e7 	.word	0x080063e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063d0:	f7fe f924 	bl	800461c <HAL_RCC_GetPCLK1Freq>
 80063d4:	61f8      	str	r0, [r7, #28]
        break;
 80063d6:	e010      	b.n	80063fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063d8:	4b90      	ldr	r3, [pc, #576]	; (800661c <UART_SetConfig+0x570>)
 80063da:	61fb      	str	r3, [r7, #28]
        break;
 80063dc:	e00d      	b.n	80063fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063de:	f7fe f885 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80063e2:	61f8      	str	r0, [r7, #28]
        break;
 80063e4:	e009      	b.n	80063fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ea:	61fb      	str	r3, [r7, #28]
        break;
 80063ec:	e005      	b.n	80063fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80063f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 80fd 	beq.w	80065fc <UART_SetConfig+0x550>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	4613      	mov	r3, r2
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	4413      	add	r3, r2
 800640c:	69fa      	ldr	r2, [r7, #28]
 800640e:	429a      	cmp	r2, r3
 8006410:	d305      	bcc.n	800641e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006418:	69fa      	ldr	r2, [r7, #28]
 800641a:	429a      	cmp	r2, r3
 800641c:	d903      	bls.n	8006426 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006424:	e0ea      	b.n	80065fc <UART_SetConfig+0x550>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2200      	movs	r2, #0
 800642a:	461c      	mov	r4, r3
 800642c:	4615      	mov	r5, r2
 800642e:	f04f 0200 	mov.w	r2, #0
 8006432:	f04f 0300 	mov.w	r3, #0
 8006436:	022b      	lsls	r3, r5, #8
 8006438:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800643c:	0222      	lsls	r2, r4, #8
 800643e:	68f9      	ldr	r1, [r7, #12]
 8006440:	6849      	ldr	r1, [r1, #4]
 8006442:	0849      	lsrs	r1, r1, #1
 8006444:	2000      	movs	r0, #0
 8006446:	4688      	mov	r8, r1
 8006448:	4681      	mov	r9, r0
 800644a:	eb12 0a08 	adds.w	sl, r2, r8
 800644e:	eb43 0b09 	adc.w	fp, r3, r9
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	603b      	str	r3, [r7, #0]
 800645a:	607a      	str	r2, [r7, #4]
 800645c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006460:	4650      	mov	r0, sl
 8006462:	4659      	mov	r1, fp
 8006464:	f7fa fc10 	bl	8000c88 <__aeabi_uldivmod>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	4613      	mov	r3, r2
 800646e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006476:	d308      	bcc.n	800648a <UART_SetConfig+0x3de>
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800647e:	d204      	bcs.n	800648a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	60da      	str	r2, [r3, #12]
 8006488:	e0b8      	b.n	80065fc <UART_SetConfig+0x550>
        }
        else
        {
          ret = HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006490:	e0b4      	b.n	80065fc <UART_SetConfig+0x550>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	69db      	ldr	r3, [r3, #28]
 8006496:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800649a:	d15f      	bne.n	800655c <UART_SetConfig+0x4b0>
  {
    switch (clocksource)
 800649c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d828      	bhi.n	80064f6 <UART_SetConfig+0x44a>
 80064a4:	a201      	add	r2, pc, #4	; (adr r2, 80064ac <UART_SetConfig+0x400>)
 80064a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064aa:	bf00      	nop
 80064ac:	080064d1 	.word	0x080064d1
 80064b0:	080064d9 	.word	0x080064d9
 80064b4:	080064e1 	.word	0x080064e1
 80064b8:	080064f7 	.word	0x080064f7
 80064bc:	080064e7 	.word	0x080064e7
 80064c0:	080064f7 	.word	0x080064f7
 80064c4:	080064f7 	.word	0x080064f7
 80064c8:	080064f7 	.word	0x080064f7
 80064cc:	080064ef 	.word	0x080064ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d0:	f7fe f8a4 	bl	800461c <HAL_RCC_GetPCLK1Freq>
 80064d4:	61f8      	str	r0, [r7, #28]
        break;
 80064d6:	e014      	b.n	8006502 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064d8:	f7fe f8b6 	bl	8004648 <HAL_RCC_GetPCLK2Freq>
 80064dc:	61f8      	str	r0, [r7, #28]
        break;
 80064de:	e010      	b.n	8006502 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e0:	4b4e      	ldr	r3, [pc, #312]	; (800661c <UART_SetConfig+0x570>)
 80064e2:	61fb      	str	r3, [r7, #28]
        break;
 80064e4:	e00d      	b.n	8006502 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064e6:	f7fe f801 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80064ea:	61f8      	str	r0, [r7, #28]
        break;
 80064ec:	e009      	b.n	8006502 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f2:	61fb      	str	r3, [r7, #28]
        break;
 80064f4:	e005      	b.n	8006502 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006500:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d079      	beq.n	80065fc <UART_SetConfig+0x550>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	005a      	lsls	r2, r3, #1
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	085b      	lsrs	r3, r3, #1
 8006512:	441a      	add	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	fbb2 f3f3 	udiv	r3, r2, r3
 800651c:	b29b      	uxth	r3, r3
 800651e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	2b0f      	cmp	r3, #15
 8006524:	d916      	bls.n	8006554 <UART_SetConfig+0x4a8>
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800652c:	d212      	bcs.n	8006554 <UART_SetConfig+0x4a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	b29b      	uxth	r3, r3
 8006532:	f023 030f 	bic.w	r3, r3, #15
 8006536:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	b29b      	uxth	r3, r3
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	b29a      	uxth	r2, r3
 8006544:	8afb      	ldrh	r3, [r7, #22]
 8006546:	4313      	orrs	r3, r2
 8006548:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	8afa      	ldrh	r2, [r7, #22]
 8006550:	60da      	str	r2, [r3, #12]
 8006552:	e053      	b.n	80065fc <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800655a:	e04f      	b.n	80065fc <UART_SetConfig+0x550>
      }
    }
  }
  else
  {
    switch (clocksource)
 800655c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006560:	2b08      	cmp	r3, #8
 8006562:	d828      	bhi.n	80065b6 <UART_SetConfig+0x50a>
 8006564:	a201      	add	r2, pc, #4	; (adr r2, 800656c <UART_SetConfig+0x4c0>)
 8006566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656a:	bf00      	nop
 800656c:	08006591 	.word	0x08006591
 8006570:	08006599 	.word	0x08006599
 8006574:	080065a1 	.word	0x080065a1
 8006578:	080065b7 	.word	0x080065b7
 800657c:	080065a7 	.word	0x080065a7
 8006580:	080065b7 	.word	0x080065b7
 8006584:	080065b7 	.word	0x080065b7
 8006588:	080065b7 	.word	0x080065b7
 800658c:	080065af 	.word	0x080065af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006590:	f7fe f844 	bl	800461c <HAL_RCC_GetPCLK1Freq>
 8006594:	61f8      	str	r0, [r7, #28]
        break;
 8006596:	e014      	b.n	80065c2 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006598:	f7fe f856 	bl	8004648 <HAL_RCC_GetPCLK2Freq>
 800659c:	61f8      	str	r0, [r7, #28]
        break;
 800659e:	e010      	b.n	80065c2 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065a0:	4b1e      	ldr	r3, [pc, #120]	; (800661c <UART_SetConfig+0x570>)
 80065a2:	61fb      	str	r3, [r7, #28]
        break;
 80065a4:	e00d      	b.n	80065c2 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065a6:	f7fd ffa1 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80065aa:	61f8      	str	r0, [r7, #28]
        break;
 80065ac:	e009      	b.n	80065c2 <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065b2:	61fb      	str	r3, [r7, #28]
        break;
 80065b4:	e005      	b.n	80065c2 <UART_SetConfig+0x516>
      default:
        pclk = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065c0:	bf00      	nop
    }

    if (pclk != 0U)
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d019      	beq.n	80065fc <UART_SetConfig+0x550>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	085a      	lsrs	r2, r3, #1
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	441a      	add	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065da:	b29b      	uxth	r3, r3
 80065dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	2b0f      	cmp	r3, #15
 80065e2:	d908      	bls.n	80065f6 <UART_SetConfig+0x54a>
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065ea:	d204      	bcs.n	80065f6 <UART_SetConfig+0x54a>
      {
        huart->Instance->BRR = usartdiv;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	60da      	str	r2, [r3, #12]
 80065f4:	e002      	b.n	80065fc <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006608:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800660c:	4618      	mov	r0, r3
 800660e:	3728      	adds	r7, #40	; 0x28
 8006610:	46bd      	mov	sp, r7
 8006612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006616:	bf00      	nop
 8006618:	40008000 	.word	0x40008000
 800661c:	00f42400 	.word	0x00f42400

08006620 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00a      	beq.n	800664a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664e:	f003 0302 	and.w	r3, r3, #2
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00a      	beq.n	800666c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006670:	f003 0304 	and.w	r3, r3, #4
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00a      	beq.n	800668e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006692:	f003 0308 	and.w	r3, r3, #8
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b4:	f003 0310 	and.w	r3, r3, #16
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	f003 0320 	and.w	r3, r3, #32
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d01a      	beq.n	8006736 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800671e:	d10a      	bne.n	8006736 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	605a      	str	r2, [r3, #4]
  }
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af02      	add	r7, sp, #8
 800676a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006772:	f7fb fb0f 	bl	8001d94 <HAL_GetTick>
 8006776:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b08      	cmp	r3, #8
 8006784:	d10e      	bne.n	80067a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006786:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800678a:	9300      	str	r3, [sp, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 f82a 	bl	80067ee <UART_WaitOnFlagUntilTimeout>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e020      	b.n	80067e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d10e      	bne.n	80067d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f814 	bl	80067ee <UART_WaitOnFlagUntilTimeout>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e00a      	b.n	80067e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2220      	movs	r2, #32
 80067da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b084      	sub	sp, #16
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	60f8      	str	r0, [r7, #12]
 80067f6:	60b9      	str	r1, [r7, #8]
 80067f8:	603b      	str	r3, [r7, #0]
 80067fa:	4613      	mov	r3, r2
 80067fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067fe:	e05d      	b.n	80068bc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006806:	d059      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006808:	f7fb fac4 	bl	8001d94 <HAL_GetTick>
 800680c:	4602      	mov	r2, r0
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	429a      	cmp	r2, r3
 8006816:	d302      	bcc.n	800681e <UART_WaitOnFlagUntilTimeout+0x30>
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d11b      	bne.n	8006856 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800682c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689a      	ldr	r2, [r3, #8]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 0201 	bic.w	r2, r2, #1
 800683c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2220      	movs	r2, #32
 8006842:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2220      	movs	r2, #32
 8006848:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e042      	b.n	80068dc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b00      	cmp	r3, #0
 8006862:	d02b      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	69db      	ldr	r3, [r3, #28]
 800686a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800686e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006872:	d123      	bne.n	80068bc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800687c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800688c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 0201 	bic.w	r2, r2, #1
 800689c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2220      	movs	r2, #32
 80068a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2220      	movs	r2, #32
 80068ae:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e00f      	b.n	80068dc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69da      	ldr	r2, [r3, #28]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	bf0c      	ite	eq
 80068cc:	2301      	moveq	r3, #1
 80068ce:	2300      	movne	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	461a      	mov	r2, r3
 80068d4:	79fb      	ldrb	r3, [r7, #7]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d092      	beq.n	8006800 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80068fa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689a      	ldr	r2, [r3, #8]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f022 0201 	bic.w	r2, r2, #1
 800690a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2220      	movs	r2, #32
 8006910:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006930:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f7ff fba8 	bl	8006098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006966:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f7ff fb85 	bl	8006084 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800697a:	bf00      	nop
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
	...

08006998 <__errno>:
 8006998:	4b01      	ldr	r3, [pc, #4]	; (80069a0 <__errno+0x8>)
 800699a:	6818      	ldr	r0, [r3, #0]
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	2000000c 	.word	0x2000000c

080069a4 <__libc_init_array>:
 80069a4:	b570      	push	{r4, r5, r6, lr}
 80069a6:	4d0d      	ldr	r5, [pc, #52]	; (80069dc <__libc_init_array+0x38>)
 80069a8:	4c0d      	ldr	r4, [pc, #52]	; (80069e0 <__libc_init_array+0x3c>)
 80069aa:	1b64      	subs	r4, r4, r5
 80069ac:	10a4      	asrs	r4, r4, #2
 80069ae:	2600      	movs	r6, #0
 80069b0:	42a6      	cmp	r6, r4
 80069b2:	d109      	bne.n	80069c8 <__libc_init_array+0x24>
 80069b4:	4d0b      	ldr	r5, [pc, #44]	; (80069e4 <__libc_init_array+0x40>)
 80069b6:	4c0c      	ldr	r4, [pc, #48]	; (80069e8 <__libc_init_array+0x44>)
 80069b8:	f004 fc92 	bl	800b2e0 <_init>
 80069bc:	1b64      	subs	r4, r4, r5
 80069be:	10a4      	asrs	r4, r4, #2
 80069c0:	2600      	movs	r6, #0
 80069c2:	42a6      	cmp	r6, r4
 80069c4:	d105      	bne.n	80069d2 <__libc_init_array+0x2e>
 80069c6:	bd70      	pop	{r4, r5, r6, pc}
 80069c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069cc:	4798      	blx	r3
 80069ce:	3601      	adds	r6, #1
 80069d0:	e7ee      	b.n	80069b0 <__libc_init_array+0xc>
 80069d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069d6:	4798      	blx	r3
 80069d8:	3601      	adds	r6, #1
 80069da:	e7f2      	b.n	80069c2 <__libc_init_array+0x1e>
 80069dc:	0800b7ec 	.word	0x0800b7ec
 80069e0:	0800b7ec 	.word	0x0800b7ec
 80069e4:	0800b7ec 	.word	0x0800b7ec
 80069e8:	0800b7f0 	.word	0x0800b7f0

080069ec <memset>:
 80069ec:	4402      	add	r2, r0
 80069ee:	4603      	mov	r3, r0
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d100      	bne.n	80069f6 <memset+0xa>
 80069f4:	4770      	bx	lr
 80069f6:	f803 1b01 	strb.w	r1, [r3], #1
 80069fa:	e7f9      	b.n	80069f0 <memset+0x4>

080069fc <__cvt>:
 80069fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a00:	ec55 4b10 	vmov	r4, r5, d0
 8006a04:	2d00      	cmp	r5, #0
 8006a06:	460e      	mov	r6, r1
 8006a08:	4619      	mov	r1, r3
 8006a0a:	462b      	mov	r3, r5
 8006a0c:	bfbb      	ittet	lt
 8006a0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a12:	461d      	movlt	r5, r3
 8006a14:	2300      	movge	r3, #0
 8006a16:	232d      	movlt	r3, #45	; 0x2d
 8006a18:	700b      	strb	r3, [r1, #0]
 8006a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a20:	4691      	mov	r9, r2
 8006a22:	f023 0820 	bic.w	r8, r3, #32
 8006a26:	bfbc      	itt	lt
 8006a28:	4622      	movlt	r2, r4
 8006a2a:	4614      	movlt	r4, r2
 8006a2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a30:	d005      	beq.n	8006a3e <__cvt+0x42>
 8006a32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a36:	d100      	bne.n	8006a3a <__cvt+0x3e>
 8006a38:	3601      	adds	r6, #1
 8006a3a:	2102      	movs	r1, #2
 8006a3c:	e000      	b.n	8006a40 <__cvt+0x44>
 8006a3e:	2103      	movs	r1, #3
 8006a40:	ab03      	add	r3, sp, #12
 8006a42:	9301      	str	r3, [sp, #4]
 8006a44:	ab02      	add	r3, sp, #8
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	ec45 4b10 	vmov	d0, r4, r5
 8006a4c:	4653      	mov	r3, sl
 8006a4e:	4632      	mov	r2, r6
 8006a50:	f001 fdae 	bl	80085b0 <_dtoa_r>
 8006a54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a58:	4607      	mov	r7, r0
 8006a5a:	d102      	bne.n	8006a62 <__cvt+0x66>
 8006a5c:	f019 0f01 	tst.w	r9, #1
 8006a60:	d022      	beq.n	8006aa8 <__cvt+0xac>
 8006a62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a66:	eb07 0906 	add.w	r9, r7, r6
 8006a6a:	d110      	bne.n	8006a8e <__cvt+0x92>
 8006a6c:	783b      	ldrb	r3, [r7, #0]
 8006a6e:	2b30      	cmp	r3, #48	; 0x30
 8006a70:	d10a      	bne.n	8006a88 <__cvt+0x8c>
 8006a72:	2200      	movs	r2, #0
 8006a74:	2300      	movs	r3, #0
 8006a76:	4620      	mov	r0, r4
 8006a78:	4629      	mov	r1, r5
 8006a7a:	f7fa f825 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a7e:	b918      	cbnz	r0, 8006a88 <__cvt+0x8c>
 8006a80:	f1c6 0601 	rsb	r6, r6, #1
 8006a84:	f8ca 6000 	str.w	r6, [sl]
 8006a88:	f8da 3000 	ldr.w	r3, [sl]
 8006a8c:	4499      	add	r9, r3
 8006a8e:	2200      	movs	r2, #0
 8006a90:	2300      	movs	r3, #0
 8006a92:	4620      	mov	r0, r4
 8006a94:	4629      	mov	r1, r5
 8006a96:	f7fa f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a9a:	b108      	cbz	r0, 8006aa0 <__cvt+0xa4>
 8006a9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006aa0:	2230      	movs	r2, #48	; 0x30
 8006aa2:	9b03      	ldr	r3, [sp, #12]
 8006aa4:	454b      	cmp	r3, r9
 8006aa6:	d307      	bcc.n	8006ab8 <__cvt+0xbc>
 8006aa8:	9b03      	ldr	r3, [sp, #12]
 8006aaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006aac:	1bdb      	subs	r3, r3, r7
 8006aae:	4638      	mov	r0, r7
 8006ab0:	6013      	str	r3, [r2, #0]
 8006ab2:	b004      	add	sp, #16
 8006ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ab8:	1c59      	adds	r1, r3, #1
 8006aba:	9103      	str	r1, [sp, #12]
 8006abc:	701a      	strb	r2, [r3, #0]
 8006abe:	e7f0      	b.n	8006aa2 <__cvt+0xa6>

08006ac0 <__exponent>:
 8006ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2900      	cmp	r1, #0
 8006ac6:	bfb8      	it	lt
 8006ac8:	4249      	neglt	r1, r1
 8006aca:	f803 2b02 	strb.w	r2, [r3], #2
 8006ace:	bfb4      	ite	lt
 8006ad0:	222d      	movlt	r2, #45	; 0x2d
 8006ad2:	222b      	movge	r2, #43	; 0x2b
 8006ad4:	2909      	cmp	r1, #9
 8006ad6:	7042      	strb	r2, [r0, #1]
 8006ad8:	dd2a      	ble.n	8006b30 <__exponent+0x70>
 8006ada:	f10d 0407 	add.w	r4, sp, #7
 8006ade:	46a4      	mov	ip, r4
 8006ae0:	270a      	movs	r7, #10
 8006ae2:	46a6      	mov	lr, r4
 8006ae4:	460a      	mov	r2, r1
 8006ae6:	fb91 f6f7 	sdiv	r6, r1, r7
 8006aea:	fb07 1516 	mls	r5, r7, r6, r1
 8006aee:	3530      	adds	r5, #48	; 0x30
 8006af0:	2a63      	cmp	r2, #99	; 0x63
 8006af2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006af6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006afa:	4631      	mov	r1, r6
 8006afc:	dcf1      	bgt.n	8006ae2 <__exponent+0x22>
 8006afe:	3130      	adds	r1, #48	; 0x30
 8006b00:	f1ae 0502 	sub.w	r5, lr, #2
 8006b04:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b08:	1c44      	adds	r4, r0, #1
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	4561      	cmp	r1, ip
 8006b0e:	d30a      	bcc.n	8006b26 <__exponent+0x66>
 8006b10:	f10d 0209 	add.w	r2, sp, #9
 8006b14:	eba2 020e 	sub.w	r2, r2, lr
 8006b18:	4565      	cmp	r5, ip
 8006b1a:	bf88      	it	hi
 8006b1c:	2200      	movhi	r2, #0
 8006b1e:	4413      	add	r3, r2
 8006b20:	1a18      	subs	r0, r3, r0
 8006b22:	b003      	add	sp, #12
 8006b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b2a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b2e:	e7ed      	b.n	8006b0c <__exponent+0x4c>
 8006b30:	2330      	movs	r3, #48	; 0x30
 8006b32:	3130      	adds	r1, #48	; 0x30
 8006b34:	7083      	strb	r3, [r0, #2]
 8006b36:	70c1      	strb	r1, [r0, #3]
 8006b38:	1d03      	adds	r3, r0, #4
 8006b3a:	e7f1      	b.n	8006b20 <__exponent+0x60>

08006b3c <_printf_float>:
 8006b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b40:	ed2d 8b02 	vpush	{d8}
 8006b44:	b08d      	sub	sp, #52	; 0x34
 8006b46:	460c      	mov	r4, r1
 8006b48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b4c:	4616      	mov	r6, r2
 8006b4e:	461f      	mov	r7, r3
 8006b50:	4605      	mov	r5, r0
 8006b52:	f002 fe8b 	bl	800986c <_localeconv_r>
 8006b56:	f8d0 a000 	ldr.w	sl, [r0]
 8006b5a:	4650      	mov	r0, sl
 8006b5c:	f7f9 fb38 	bl	80001d0 <strlen>
 8006b60:	2300      	movs	r3, #0
 8006b62:	930a      	str	r3, [sp, #40]	; 0x28
 8006b64:	6823      	ldr	r3, [r4, #0]
 8006b66:	9305      	str	r3, [sp, #20]
 8006b68:	f8d8 3000 	ldr.w	r3, [r8]
 8006b6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006b70:	3307      	adds	r3, #7
 8006b72:	f023 0307 	bic.w	r3, r3, #7
 8006b76:	f103 0208 	add.w	r2, r3, #8
 8006b7a:	f8c8 2000 	str.w	r2, [r8]
 8006b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b82:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006b86:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006b8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b8e:	9307      	str	r3, [sp, #28]
 8006b90:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b94:	ee08 0a10 	vmov	s16, r0
 8006b98:	4b9f      	ldr	r3, [pc, #636]	; (8006e18 <_printf_float+0x2dc>)
 8006b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba2:	f7f9 ffc3 	bl	8000b2c <__aeabi_dcmpun>
 8006ba6:	bb88      	cbnz	r0, 8006c0c <_printf_float+0xd0>
 8006ba8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bac:	4b9a      	ldr	r3, [pc, #616]	; (8006e18 <_printf_float+0x2dc>)
 8006bae:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb2:	f7f9 ff9d 	bl	8000af0 <__aeabi_dcmple>
 8006bb6:	bb48      	cbnz	r0, 8006c0c <_printf_float+0xd0>
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2300      	movs	r3, #0
 8006bbc:	4640      	mov	r0, r8
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	f7f9 ff8c 	bl	8000adc <__aeabi_dcmplt>
 8006bc4:	b110      	cbz	r0, 8006bcc <_printf_float+0x90>
 8006bc6:	232d      	movs	r3, #45	; 0x2d
 8006bc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bcc:	4b93      	ldr	r3, [pc, #588]	; (8006e1c <_printf_float+0x2e0>)
 8006bce:	4894      	ldr	r0, [pc, #592]	; (8006e20 <_printf_float+0x2e4>)
 8006bd0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006bd4:	bf94      	ite	ls
 8006bd6:	4698      	movls	r8, r3
 8006bd8:	4680      	movhi	r8, r0
 8006bda:	2303      	movs	r3, #3
 8006bdc:	6123      	str	r3, [r4, #16]
 8006bde:	9b05      	ldr	r3, [sp, #20]
 8006be0:	f023 0204 	bic.w	r2, r3, #4
 8006be4:	6022      	str	r2, [r4, #0]
 8006be6:	f04f 0900 	mov.w	r9, #0
 8006bea:	9700      	str	r7, [sp, #0]
 8006bec:	4633      	mov	r3, r6
 8006bee:	aa0b      	add	r2, sp, #44	; 0x2c
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	f000 f9d8 	bl	8006fa8 <_printf_common>
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f040 8090 	bne.w	8006d1e <_printf_float+0x1e2>
 8006bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006c02:	b00d      	add	sp, #52	; 0x34
 8006c04:	ecbd 8b02 	vpop	{d8}
 8006c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	464b      	mov	r3, r9
 8006c10:	4640      	mov	r0, r8
 8006c12:	4649      	mov	r1, r9
 8006c14:	f7f9 ff8a 	bl	8000b2c <__aeabi_dcmpun>
 8006c18:	b140      	cbz	r0, 8006c2c <_printf_float+0xf0>
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	bfbc      	itt	lt
 8006c20:	232d      	movlt	r3, #45	; 0x2d
 8006c22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c26:	487f      	ldr	r0, [pc, #508]	; (8006e24 <_printf_float+0x2e8>)
 8006c28:	4b7f      	ldr	r3, [pc, #508]	; (8006e28 <_printf_float+0x2ec>)
 8006c2a:	e7d1      	b.n	8006bd0 <_printf_float+0x94>
 8006c2c:	6863      	ldr	r3, [r4, #4]
 8006c2e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c32:	9206      	str	r2, [sp, #24]
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	d13f      	bne.n	8006cb8 <_printf_float+0x17c>
 8006c38:	2306      	movs	r3, #6
 8006c3a:	6063      	str	r3, [r4, #4]
 8006c3c:	9b05      	ldr	r3, [sp, #20]
 8006c3e:	6861      	ldr	r1, [r4, #4]
 8006c40:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c44:	2300      	movs	r3, #0
 8006c46:	9303      	str	r3, [sp, #12]
 8006c48:	ab0a      	add	r3, sp, #40	; 0x28
 8006c4a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c4e:	ab09      	add	r3, sp, #36	; 0x24
 8006c50:	ec49 8b10 	vmov	d0, r8, r9
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	6022      	str	r2, [r4, #0]
 8006c58:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	f7ff fecd 	bl	80069fc <__cvt>
 8006c62:	9b06      	ldr	r3, [sp, #24]
 8006c64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c66:	2b47      	cmp	r3, #71	; 0x47
 8006c68:	4680      	mov	r8, r0
 8006c6a:	d108      	bne.n	8006c7e <_printf_float+0x142>
 8006c6c:	1cc8      	adds	r0, r1, #3
 8006c6e:	db02      	blt.n	8006c76 <_printf_float+0x13a>
 8006c70:	6863      	ldr	r3, [r4, #4]
 8006c72:	4299      	cmp	r1, r3
 8006c74:	dd41      	ble.n	8006cfa <_printf_float+0x1be>
 8006c76:	f1ab 0b02 	sub.w	fp, fp, #2
 8006c7a:	fa5f fb8b 	uxtb.w	fp, fp
 8006c7e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c82:	d820      	bhi.n	8006cc6 <_printf_float+0x18a>
 8006c84:	3901      	subs	r1, #1
 8006c86:	465a      	mov	r2, fp
 8006c88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c8c:	9109      	str	r1, [sp, #36]	; 0x24
 8006c8e:	f7ff ff17 	bl	8006ac0 <__exponent>
 8006c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c94:	1813      	adds	r3, r2, r0
 8006c96:	2a01      	cmp	r2, #1
 8006c98:	4681      	mov	r9, r0
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	dc02      	bgt.n	8006ca4 <_printf_float+0x168>
 8006c9e:	6822      	ldr	r2, [r4, #0]
 8006ca0:	07d2      	lsls	r2, r2, #31
 8006ca2:	d501      	bpl.n	8006ca8 <_printf_float+0x16c>
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	6123      	str	r3, [r4, #16]
 8006ca8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d09c      	beq.n	8006bea <_printf_float+0xae>
 8006cb0:	232d      	movs	r3, #45	; 0x2d
 8006cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb6:	e798      	b.n	8006bea <_printf_float+0xae>
 8006cb8:	9a06      	ldr	r2, [sp, #24]
 8006cba:	2a47      	cmp	r2, #71	; 0x47
 8006cbc:	d1be      	bne.n	8006c3c <_printf_float+0x100>
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d1bc      	bne.n	8006c3c <_printf_float+0x100>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e7b9      	b.n	8006c3a <_printf_float+0xfe>
 8006cc6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006cca:	d118      	bne.n	8006cfe <_printf_float+0x1c2>
 8006ccc:	2900      	cmp	r1, #0
 8006cce:	6863      	ldr	r3, [r4, #4]
 8006cd0:	dd0b      	ble.n	8006cea <_printf_float+0x1ae>
 8006cd2:	6121      	str	r1, [r4, #16]
 8006cd4:	b913      	cbnz	r3, 8006cdc <_printf_float+0x1a0>
 8006cd6:	6822      	ldr	r2, [r4, #0]
 8006cd8:	07d0      	lsls	r0, r2, #31
 8006cda:	d502      	bpl.n	8006ce2 <_printf_float+0x1a6>
 8006cdc:	3301      	adds	r3, #1
 8006cde:	440b      	add	r3, r1
 8006ce0:	6123      	str	r3, [r4, #16]
 8006ce2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ce4:	f04f 0900 	mov.w	r9, #0
 8006ce8:	e7de      	b.n	8006ca8 <_printf_float+0x16c>
 8006cea:	b913      	cbnz	r3, 8006cf2 <_printf_float+0x1b6>
 8006cec:	6822      	ldr	r2, [r4, #0]
 8006cee:	07d2      	lsls	r2, r2, #31
 8006cf0:	d501      	bpl.n	8006cf6 <_printf_float+0x1ba>
 8006cf2:	3302      	adds	r3, #2
 8006cf4:	e7f4      	b.n	8006ce0 <_printf_float+0x1a4>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e7f2      	b.n	8006ce0 <_printf_float+0x1a4>
 8006cfa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d00:	4299      	cmp	r1, r3
 8006d02:	db05      	blt.n	8006d10 <_printf_float+0x1d4>
 8006d04:	6823      	ldr	r3, [r4, #0]
 8006d06:	6121      	str	r1, [r4, #16]
 8006d08:	07d8      	lsls	r0, r3, #31
 8006d0a:	d5ea      	bpl.n	8006ce2 <_printf_float+0x1a6>
 8006d0c:	1c4b      	adds	r3, r1, #1
 8006d0e:	e7e7      	b.n	8006ce0 <_printf_float+0x1a4>
 8006d10:	2900      	cmp	r1, #0
 8006d12:	bfd4      	ite	le
 8006d14:	f1c1 0202 	rsble	r2, r1, #2
 8006d18:	2201      	movgt	r2, #1
 8006d1a:	4413      	add	r3, r2
 8006d1c:	e7e0      	b.n	8006ce0 <_printf_float+0x1a4>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	055a      	lsls	r2, r3, #21
 8006d22:	d407      	bmi.n	8006d34 <_printf_float+0x1f8>
 8006d24:	6923      	ldr	r3, [r4, #16]
 8006d26:	4642      	mov	r2, r8
 8006d28:	4631      	mov	r1, r6
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	47b8      	blx	r7
 8006d2e:	3001      	adds	r0, #1
 8006d30:	d12c      	bne.n	8006d8c <_printf_float+0x250>
 8006d32:	e764      	b.n	8006bfe <_printf_float+0xc2>
 8006d34:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d38:	f240 80e0 	bls.w	8006efc <_printf_float+0x3c0>
 8006d3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d40:	2200      	movs	r2, #0
 8006d42:	2300      	movs	r3, #0
 8006d44:	f7f9 fec0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	d034      	beq.n	8006db6 <_printf_float+0x27a>
 8006d4c:	4a37      	ldr	r2, [pc, #220]	; (8006e2c <_printf_float+0x2f0>)
 8006d4e:	2301      	movs	r3, #1
 8006d50:	4631      	mov	r1, r6
 8006d52:	4628      	mov	r0, r5
 8006d54:	47b8      	blx	r7
 8006d56:	3001      	adds	r0, #1
 8006d58:	f43f af51 	beq.w	8006bfe <_printf_float+0xc2>
 8006d5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d60:	429a      	cmp	r2, r3
 8006d62:	db02      	blt.n	8006d6a <_printf_float+0x22e>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	07d8      	lsls	r0, r3, #31
 8006d68:	d510      	bpl.n	8006d8c <_printf_float+0x250>
 8006d6a:	ee18 3a10 	vmov	r3, s16
 8006d6e:	4652      	mov	r2, sl
 8006d70:	4631      	mov	r1, r6
 8006d72:	4628      	mov	r0, r5
 8006d74:	47b8      	blx	r7
 8006d76:	3001      	adds	r0, #1
 8006d78:	f43f af41 	beq.w	8006bfe <_printf_float+0xc2>
 8006d7c:	f04f 0800 	mov.w	r8, #0
 8006d80:	f104 091a 	add.w	r9, r4, #26
 8006d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d86:	3b01      	subs	r3, #1
 8006d88:	4543      	cmp	r3, r8
 8006d8a:	dc09      	bgt.n	8006da0 <_printf_float+0x264>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	079b      	lsls	r3, r3, #30
 8006d90:	f100 8105 	bmi.w	8006f9e <_printf_float+0x462>
 8006d94:	68e0      	ldr	r0, [r4, #12]
 8006d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d98:	4298      	cmp	r0, r3
 8006d9a:	bfb8      	it	lt
 8006d9c:	4618      	movlt	r0, r3
 8006d9e:	e730      	b.n	8006c02 <_printf_float+0xc6>
 8006da0:	2301      	movs	r3, #1
 8006da2:	464a      	mov	r2, r9
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f af27 	beq.w	8006bfe <_printf_float+0xc2>
 8006db0:	f108 0801 	add.w	r8, r8, #1
 8006db4:	e7e6      	b.n	8006d84 <_printf_float+0x248>
 8006db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	dc39      	bgt.n	8006e30 <_printf_float+0x2f4>
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	; (8006e2c <_printf_float+0x2f0>)
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	f43f af19 	beq.w	8006bfe <_printf_float+0xc2>
 8006dcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	d102      	bne.n	8006dda <_printf_float+0x29e>
 8006dd4:	6823      	ldr	r3, [r4, #0]
 8006dd6:	07d9      	lsls	r1, r3, #31
 8006dd8:	d5d8      	bpl.n	8006d8c <_printf_float+0x250>
 8006dda:	ee18 3a10 	vmov	r3, s16
 8006dde:	4652      	mov	r2, sl
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	f43f af09 	beq.w	8006bfe <_printf_float+0xc2>
 8006dec:	f04f 0900 	mov.w	r9, #0
 8006df0:	f104 0a1a 	add.w	sl, r4, #26
 8006df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df6:	425b      	negs	r3, r3
 8006df8:	454b      	cmp	r3, r9
 8006dfa:	dc01      	bgt.n	8006e00 <_printf_float+0x2c4>
 8006dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dfe:	e792      	b.n	8006d26 <_printf_float+0x1ea>
 8006e00:	2301      	movs	r3, #1
 8006e02:	4652      	mov	r2, sl
 8006e04:	4631      	mov	r1, r6
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	f43f aef7 	beq.w	8006bfe <_printf_float+0xc2>
 8006e10:	f109 0901 	add.w	r9, r9, #1
 8006e14:	e7ee      	b.n	8006df4 <_printf_float+0x2b8>
 8006e16:	bf00      	nop
 8006e18:	7fefffff 	.word	0x7fefffff
 8006e1c:	0800b344 	.word	0x0800b344
 8006e20:	0800b348 	.word	0x0800b348
 8006e24:	0800b350 	.word	0x0800b350
 8006e28:	0800b34c 	.word	0x0800b34c
 8006e2c:	0800b354 	.word	0x0800b354
 8006e30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e34:	429a      	cmp	r2, r3
 8006e36:	bfa8      	it	ge
 8006e38:	461a      	movge	r2, r3
 8006e3a:	2a00      	cmp	r2, #0
 8006e3c:	4691      	mov	r9, r2
 8006e3e:	dc37      	bgt.n	8006eb0 <_printf_float+0x374>
 8006e40:	f04f 0b00 	mov.w	fp, #0
 8006e44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e48:	f104 021a 	add.w	r2, r4, #26
 8006e4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e4e:	9305      	str	r3, [sp, #20]
 8006e50:	eba3 0309 	sub.w	r3, r3, r9
 8006e54:	455b      	cmp	r3, fp
 8006e56:	dc33      	bgt.n	8006ec0 <_printf_float+0x384>
 8006e58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	db3b      	blt.n	8006ed8 <_printf_float+0x39c>
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	07da      	lsls	r2, r3, #31
 8006e64:	d438      	bmi.n	8006ed8 <_printf_float+0x39c>
 8006e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e68:	9a05      	ldr	r2, [sp, #20]
 8006e6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e6c:	1a9a      	subs	r2, r3, r2
 8006e6e:	eba3 0901 	sub.w	r9, r3, r1
 8006e72:	4591      	cmp	r9, r2
 8006e74:	bfa8      	it	ge
 8006e76:	4691      	movge	r9, r2
 8006e78:	f1b9 0f00 	cmp.w	r9, #0
 8006e7c:	dc35      	bgt.n	8006eea <_printf_float+0x3ae>
 8006e7e:	f04f 0800 	mov.w	r8, #0
 8006e82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e86:	f104 0a1a 	add.w	sl, r4, #26
 8006e8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e8e:	1a9b      	subs	r3, r3, r2
 8006e90:	eba3 0309 	sub.w	r3, r3, r9
 8006e94:	4543      	cmp	r3, r8
 8006e96:	f77f af79 	ble.w	8006d8c <_printf_float+0x250>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	4652      	mov	r2, sl
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f43f aeaa 	beq.w	8006bfe <_printf_float+0xc2>
 8006eaa:	f108 0801 	add.w	r8, r8, #1
 8006eae:	e7ec      	b.n	8006e8a <_printf_float+0x34e>
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	4631      	mov	r1, r6
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	47b8      	blx	r7
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d1c0      	bne.n	8006e40 <_printf_float+0x304>
 8006ebe:	e69e      	b.n	8006bfe <_printf_float+0xc2>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	4631      	mov	r1, r6
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	9205      	str	r2, [sp, #20]
 8006ec8:	47b8      	blx	r7
 8006eca:	3001      	adds	r0, #1
 8006ecc:	f43f ae97 	beq.w	8006bfe <_printf_float+0xc2>
 8006ed0:	9a05      	ldr	r2, [sp, #20]
 8006ed2:	f10b 0b01 	add.w	fp, fp, #1
 8006ed6:	e7b9      	b.n	8006e4c <_printf_float+0x310>
 8006ed8:	ee18 3a10 	vmov	r3, s16
 8006edc:	4652      	mov	r2, sl
 8006ede:	4631      	mov	r1, r6
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	47b8      	blx	r7
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	d1be      	bne.n	8006e66 <_printf_float+0x32a>
 8006ee8:	e689      	b.n	8006bfe <_printf_float+0xc2>
 8006eea:	9a05      	ldr	r2, [sp, #20]
 8006eec:	464b      	mov	r3, r9
 8006eee:	4442      	add	r2, r8
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d1c1      	bne.n	8006e7e <_printf_float+0x342>
 8006efa:	e680      	b.n	8006bfe <_printf_float+0xc2>
 8006efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006efe:	2a01      	cmp	r2, #1
 8006f00:	dc01      	bgt.n	8006f06 <_printf_float+0x3ca>
 8006f02:	07db      	lsls	r3, r3, #31
 8006f04:	d538      	bpl.n	8006f78 <_printf_float+0x43c>
 8006f06:	2301      	movs	r3, #1
 8006f08:	4642      	mov	r2, r8
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	47b8      	blx	r7
 8006f10:	3001      	adds	r0, #1
 8006f12:	f43f ae74 	beq.w	8006bfe <_printf_float+0xc2>
 8006f16:	ee18 3a10 	vmov	r3, s16
 8006f1a:	4652      	mov	r2, sl
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	4628      	mov	r0, r5
 8006f20:	47b8      	blx	r7
 8006f22:	3001      	adds	r0, #1
 8006f24:	f43f ae6b 	beq.w	8006bfe <_printf_float+0xc2>
 8006f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2300      	movs	r3, #0
 8006f30:	f7f9 fdca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f34:	b9d8      	cbnz	r0, 8006f6e <_printf_float+0x432>
 8006f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f38:	f108 0201 	add.w	r2, r8, #1
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	d10e      	bne.n	8006f66 <_printf_float+0x42a>
 8006f48:	e659      	b.n	8006bfe <_printf_float+0xc2>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	4652      	mov	r2, sl
 8006f4e:	4631      	mov	r1, r6
 8006f50:	4628      	mov	r0, r5
 8006f52:	47b8      	blx	r7
 8006f54:	3001      	adds	r0, #1
 8006f56:	f43f ae52 	beq.w	8006bfe <_printf_float+0xc2>
 8006f5a:	f108 0801 	add.w	r8, r8, #1
 8006f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f60:	3b01      	subs	r3, #1
 8006f62:	4543      	cmp	r3, r8
 8006f64:	dcf1      	bgt.n	8006f4a <_printf_float+0x40e>
 8006f66:	464b      	mov	r3, r9
 8006f68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f6c:	e6dc      	b.n	8006d28 <_printf_float+0x1ec>
 8006f6e:	f04f 0800 	mov.w	r8, #0
 8006f72:	f104 0a1a 	add.w	sl, r4, #26
 8006f76:	e7f2      	b.n	8006f5e <_printf_float+0x422>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	4642      	mov	r2, r8
 8006f7c:	e7df      	b.n	8006f3e <_printf_float+0x402>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	464a      	mov	r2, r9
 8006f82:	4631      	mov	r1, r6
 8006f84:	4628      	mov	r0, r5
 8006f86:	47b8      	blx	r7
 8006f88:	3001      	adds	r0, #1
 8006f8a:	f43f ae38 	beq.w	8006bfe <_printf_float+0xc2>
 8006f8e:	f108 0801 	add.w	r8, r8, #1
 8006f92:	68e3      	ldr	r3, [r4, #12]
 8006f94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006f96:	1a5b      	subs	r3, r3, r1
 8006f98:	4543      	cmp	r3, r8
 8006f9a:	dcf0      	bgt.n	8006f7e <_printf_float+0x442>
 8006f9c:	e6fa      	b.n	8006d94 <_printf_float+0x258>
 8006f9e:	f04f 0800 	mov.w	r8, #0
 8006fa2:	f104 0919 	add.w	r9, r4, #25
 8006fa6:	e7f4      	b.n	8006f92 <_printf_float+0x456>

08006fa8 <_printf_common>:
 8006fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fac:	4616      	mov	r6, r2
 8006fae:	4699      	mov	r9, r3
 8006fb0:	688a      	ldr	r2, [r1, #8]
 8006fb2:	690b      	ldr	r3, [r1, #16]
 8006fb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	bfb8      	it	lt
 8006fbc:	4613      	movlt	r3, r2
 8006fbe:	6033      	str	r3, [r6, #0]
 8006fc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fc4:	4607      	mov	r7, r0
 8006fc6:	460c      	mov	r4, r1
 8006fc8:	b10a      	cbz	r2, 8006fce <_printf_common+0x26>
 8006fca:	3301      	adds	r3, #1
 8006fcc:	6033      	str	r3, [r6, #0]
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	0699      	lsls	r1, r3, #26
 8006fd2:	bf42      	ittt	mi
 8006fd4:	6833      	ldrmi	r3, [r6, #0]
 8006fd6:	3302      	addmi	r3, #2
 8006fd8:	6033      	strmi	r3, [r6, #0]
 8006fda:	6825      	ldr	r5, [r4, #0]
 8006fdc:	f015 0506 	ands.w	r5, r5, #6
 8006fe0:	d106      	bne.n	8006ff0 <_printf_common+0x48>
 8006fe2:	f104 0a19 	add.w	sl, r4, #25
 8006fe6:	68e3      	ldr	r3, [r4, #12]
 8006fe8:	6832      	ldr	r2, [r6, #0]
 8006fea:	1a9b      	subs	r3, r3, r2
 8006fec:	42ab      	cmp	r3, r5
 8006fee:	dc26      	bgt.n	800703e <_printf_common+0x96>
 8006ff0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ff4:	1e13      	subs	r3, r2, #0
 8006ff6:	6822      	ldr	r2, [r4, #0]
 8006ff8:	bf18      	it	ne
 8006ffa:	2301      	movne	r3, #1
 8006ffc:	0692      	lsls	r2, r2, #26
 8006ffe:	d42b      	bmi.n	8007058 <_printf_common+0xb0>
 8007000:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007004:	4649      	mov	r1, r9
 8007006:	4638      	mov	r0, r7
 8007008:	47c0      	blx	r8
 800700a:	3001      	adds	r0, #1
 800700c:	d01e      	beq.n	800704c <_printf_common+0xa4>
 800700e:	6823      	ldr	r3, [r4, #0]
 8007010:	68e5      	ldr	r5, [r4, #12]
 8007012:	6832      	ldr	r2, [r6, #0]
 8007014:	f003 0306 	and.w	r3, r3, #6
 8007018:	2b04      	cmp	r3, #4
 800701a:	bf08      	it	eq
 800701c:	1aad      	subeq	r5, r5, r2
 800701e:	68a3      	ldr	r3, [r4, #8]
 8007020:	6922      	ldr	r2, [r4, #16]
 8007022:	bf0c      	ite	eq
 8007024:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007028:	2500      	movne	r5, #0
 800702a:	4293      	cmp	r3, r2
 800702c:	bfc4      	itt	gt
 800702e:	1a9b      	subgt	r3, r3, r2
 8007030:	18ed      	addgt	r5, r5, r3
 8007032:	2600      	movs	r6, #0
 8007034:	341a      	adds	r4, #26
 8007036:	42b5      	cmp	r5, r6
 8007038:	d11a      	bne.n	8007070 <_printf_common+0xc8>
 800703a:	2000      	movs	r0, #0
 800703c:	e008      	b.n	8007050 <_printf_common+0xa8>
 800703e:	2301      	movs	r3, #1
 8007040:	4652      	mov	r2, sl
 8007042:	4649      	mov	r1, r9
 8007044:	4638      	mov	r0, r7
 8007046:	47c0      	blx	r8
 8007048:	3001      	adds	r0, #1
 800704a:	d103      	bne.n	8007054 <_printf_common+0xac>
 800704c:	f04f 30ff 	mov.w	r0, #4294967295
 8007050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007054:	3501      	adds	r5, #1
 8007056:	e7c6      	b.n	8006fe6 <_printf_common+0x3e>
 8007058:	18e1      	adds	r1, r4, r3
 800705a:	1c5a      	adds	r2, r3, #1
 800705c:	2030      	movs	r0, #48	; 0x30
 800705e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007062:	4422      	add	r2, r4
 8007064:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007068:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800706c:	3302      	adds	r3, #2
 800706e:	e7c7      	b.n	8007000 <_printf_common+0x58>
 8007070:	2301      	movs	r3, #1
 8007072:	4622      	mov	r2, r4
 8007074:	4649      	mov	r1, r9
 8007076:	4638      	mov	r0, r7
 8007078:	47c0      	blx	r8
 800707a:	3001      	adds	r0, #1
 800707c:	d0e6      	beq.n	800704c <_printf_common+0xa4>
 800707e:	3601      	adds	r6, #1
 8007080:	e7d9      	b.n	8007036 <_printf_common+0x8e>
	...

08007084 <_printf_i>:
 8007084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007088:	7e0f      	ldrb	r7, [r1, #24]
 800708a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800708c:	2f78      	cmp	r7, #120	; 0x78
 800708e:	4691      	mov	r9, r2
 8007090:	4680      	mov	r8, r0
 8007092:	460c      	mov	r4, r1
 8007094:	469a      	mov	sl, r3
 8007096:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800709a:	d807      	bhi.n	80070ac <_printf_i+0x28>
 800709c:	2f62      	cmp	r7, #98	; 0x62
 800709e:	d80a      	bhi.n	80070b6 <_printf_i+0x32>
 80070a0:	2f00      	cmp	r7, #0
 80070a2:	f000 80d8 	beq.w	8007256 <_printf_i+0x1d2>
 80070a6:	2f58      	cmp	r7, #88	; 0x58
 80070a8:	f000 80a3 	beq.w	80071f2 <_printf_i+0x16e>
 80070ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070b4:	e03a      	b.n	800712c <_printf_i+0xa8>
 80070b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ba:	2b15      	cmp	r3, #21
 80070bc:	d8f6      	bhi.n	80070ac <_printf_i+0x28>
 80070be:	a101      	add	r1, pc, #4	; (adr r1, 80070c4 <_printf_i+0x40>)
 80070c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070c4:	0800711d 	.word	0x0800711d
 80070c8:	08007131 	.word	0x08007131
 80070cc:	080070ad 	.word	0x080070ad
 80070d0:	080070ad 	.word	0x080070ad
 80070d4:	080070ad 	.word	0x080070ad
 80070d8:	080070ad 	.word	0x080070ad
 80070dc:	08007131 	.word	0x08007131
 80070e0:	080070ad 	.word	0x080070ad
 80070e4:	080070ad 	.word	0x080070ad
 80070e8:	080070ad 	.word	0x080070ad
 80070ec:	080070ad 	.word	0x080070ad
 80070f0:	0800723d 	.word	0x0800723d
 80070f4:	08007161 	.word	0x08007161
 80070f8:	0800721f 	.word	0x0800721f
 80070fc:	080070ad 	.word	0x080070ad
 8007100:	080070ad 	.word	0x080070ad
 8007104:	0800725f 	.word	0x0800725f
 8007108:	080070ad 	.word	0x080070ad
 800710c:	08007161 	.word	0x08007161
 8007110:	080070ad 	.word	0x080070ad
 8007114:	080070ad 	.word	0x080070ad
 8007118:	08007227 	.word	0x08007227
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	1d1a      	adds	r2, r3, #4
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	602a      	str	r2, [r5, #0]
 8007124:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007128:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800712c:	2301      	movs	r3, #1
 800712e:	e0a3      	b.n	8007278 <_printf_i+0x1f4>
 8007130:	6820      	ldr	r0, [r4, #0]
 8007132:	6829      	ldr	r1, [r5, #0]
 8007134:	0606      	lsls	r6, r0, #24
 8007136:	f101 0304 	add.w	r3, r1, #4
 800713a:	d50a      	bpl.n	8007152 <_printf_i+0xce>
 800713c:	680e      	ldr	r6, [r1, #0]
 800713e:	602b      	str	r3, [r5, #0]
 8007140:	2e00      	cmp	r6, #0
 8007142:	da03      	bge.n	800714c <_printf_i+0xc8>
 8007144:	232d      	movs	r3, #45	; 0x2d
 8007146:	4276      	negs	r6, r6
 8007148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800714c:	485e      	ldr	r0, [pc, #376]	; (80072c8 <_printf_i+0x244>)
 800714e:	230a      	movs	r3, #10
 8007150:	e019      	b.n	8007186 <_printf_i+0x102>
 8007152:	680e      	ldr	r6, [r1, #0]
 8007154:	602b      	str	r3, [r5, #0]
 8007156:	f010 0f40 	tst.w	r0, #64	; 0x40
 800715a:	bf18      	it	ne
 800715c:	b236      	sxthne	r6, r6
 800715e:	e7ef      	b.n	8007140 <_printf_i+0xbc>
 8007160:	682b      	ldr	r3, [r5, #0]
 8007162:	6820      	ldr	r0, [r4, #0]
 8007164:	1d19      	adds	r1, r3, #4
 8007166:	6029      	str	r1, [r5, #0]
 8007168:	0601      	lsls	r1, r0, #24
 800716a:	d501      	bpl.n	8007170 <_printf_i+0xec>
 800716c:	681e      	ldr	r6, [r3, #0]
 800716e:	e002      	b.n	8007176 <_printf_i+0xf2>
 8007170:	0646      	lsls	r6, r0, #25
 8007172:	d5fb      	bpl.n	800716c <_printf_i+0xe8>
 8007174:	881e      	ldrh	r6, [r3, #0]
 8007176:	4854      	ldr	r0, [pc, #336]	; (80072c8 <_printf_i+0x244>)
 8007178:	2f6f      	cmp	r7, #111	; 0x6f
 800717a:	bf0c      	ite	eq
 800717c:	2308      	moveq	r3, #8
 800717e:	230a      	movne	r3, #10
 8007180:	2100      	movs	r1, #0
 8007182:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007186:	6865      	ldr	r5, [r4, #4]
 8007188:	60a5      	str	r5, [r4, #8]
 800718a:	2d00      	cmp	r5, #0
 800718c:	bfa2      	ittt	ge
 800718e:	6821      	ldrge	r1, [r4, #0]
 8007190:	f021 0104 	bicge.w	r1, r1, #4
 8007194:	6021      	strge	r1, [r4, #0]
 8007196:	b90e      	cbnz	r6, 800719c <_printf_i+0x118>
 8007198:	2d00      	cmp	r5, #0
 800719a:	d04d      	beq.n	8007238 <_printf_i+0x1b4>
 800719c:	4615      	mov	r5, r2
 800719e:	fbb6 f1f3 	udiv	r1, r6, r3
 80071a2:	fb03 6711 	mls	r7, r3, r1, r6
 80071a6:	5dc7      	ldrb	r7, [r0, r7]
 80071a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071ac:	4637      	mov	r7, r6
 80071ae:	42bb      	cmp	r3, r7
 80071b0:	460e      	mov	r6, r1
 80071b2:	d9f4      	bls.n	800719e <_printf_i+0x11a>
 80071b4:	2b08      	cmp	r3, #8
 80071b6:	d10b      	bne.n	80071d0 <_printf_i+0x14c>
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	07de      	lsls	r6, r3, #31
 80071bc:	d508      	bpl.n	80071d0 <_printf_i+0x14c>
 80071be:	6923      	ldr	r3, [r4, #16]
 80071c0:	6861      	ldr	r1, [r4, #4]
 80071c2:	4299      	cmp	r1, r3
 80071c4:	bfde      	ittt	le
 80071c6:	2330      	movle	r3, #48	; 0x30
 80071c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071d0:	1b52      	subs	r2, r2, r5
 80071d2:	6122      	str	r2, [r4, #16]
 80071d4:	f8cd a000 	str.w	sl, [sp]
 80071d8:	464b      	mov	r3, r9
 80071da:	aa03      	add	r2, sp, #12
 80071dc:	4621      	mov	r1, r4
 80071de:	4640      	mov	r0, r8
 80071e0:	f7ff fee2 	bl	8006fa8 <_printf_common>
 80071e4:	3001      	adds	r0, #1
 80071e6:	d14c      	bne.n	8007282 <_printf_i+0x1fe>
 80071e8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ec:	b004      	add	sp, #16
 80071ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f2:	4835      	ldr	r0, [pc, #212]	; (80072c8 <_printf_i+0x244>)
 80071f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071f8:	6829      	ldr	r1, [r5, #0]
 80071fa:	6823      	ldr	r3, [r4, #0]
 80071fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007200:	6029      	str	r1, [r5, #0]
 8007202:	061d      	lsls	r5, r3, #24
 8007204:	d514      	bpl.n	8007230 <_printf_i+0x1ac>
 8007206:	07df      	lsls	r7, r3, #31
 8007208:	bf44      	itt	mi
 800720a:	f043 0320 	orrmi.w	r3, r3, #32
 800720e:	6023      	strmi	r3, [r4, #0]
 8007210:	b91e      	cbnz	r6, 800721a <_printf_i+0x196>
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	f023 0320 	bic.w	r3, r3, #32
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	2310      	movs	r3, #16
 800721c:	e7b0      	b.n	8007180 <_printf_i+0xfc>
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	f043 0320 	orr.w	r3, r3, #32
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	2378      	movs	r3, #120	; 0x78
 8007228:	4828      	ldr	r0, [pc, #160]	; (80072cc <_printf_i+0x248>)
 800722a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800722e:	e7e3      	b.n	80071f8 <_printf_i+0x174>
 8007230:	0659      	lsls	r1, r3, #25
 8007232:	bf48      	it	mi
 8007234:	b2b6      	uxthmi	r6, r6
 8007236:	e7e6      	b.n	8007206 <_printf_i+0x182>
 8007238:	4615      	mov	r5, r2
 800723a:	e7bb      	b.n	80071b4 <_printf_i+0x130>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	6826      	ldr	r6, [r4, #0]
 8007240:	6961      	ldr	r1, [r4, #20]
 8007242:	1d18      	adds	r0, r3, #4
 8007244:	6028      	str	r0, [r5, #0]
 8007246:	0635      	lsls	r5, r6, #24
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	d501      	bpl.n	8007250 <_printf_i+0x1cc>
 800724c:	6019      	str	r1, [r3, #0]
 800724e:	e002      	b.n	8007256 <_printf_i+0x1d2>
 8007250:	0670      	lsls	r0, r6, #25
 8007252:	d5fb      	bpl.n	800724c <_printf_i+0x1c8>
 8007254:	8019      	strh	r1, [r3, #0]
 8007256:	2300      	movs	r3, #0
 8007258:	6123      	str	r3, [r4, #16]
 800725a:	4615      	mov	r5, r2
 800725c:	e7ba      	b.n	80071d4 <_printf_i+0x150>
 800725e:	682b      	ldr	r3, [r5, #0]
 8007260:	1d1a      	adds	r2, r3, #4
 8007262:	602a      	str	r2, [r5, #0]
 8007264:	681d      	ldr	r5, [r3, #0]
 8007266:	6862      	ldr	r2, [r4, #4]
 8007268:	2100      	movs	r1, #0
 800726a:	4628      	mov	r0, r5
 800726c:	f7f8 ffb8 	bl	80001e0 <memchr>
 8007270:	b108      	cbz	r0, 8007276 <_printf_i+0x1f2>
 8007272:	1b40      	subs	r0, r0, r5
 8007274:	6060      	str	r0, [r4, #4]
 8007276:	6863      	ldr	r3, [r4, #4]
 8007278:	6123      	str	r3, [r4, #16]
 800727a:	2300      	movs	r3, #0
 800727c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007280:	e7a8      	b.n	80071d4 <_printf_i+0x150>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	462a      	mov	r2, r5
 8007286:	4649      	mov	r1, r9
 8007288:	4640      	mov	r0, r8
 800728a:	47d0      	blx	sl
 800728c:	3001      	adds	r0, #1
 800728e:	d0ab      	beq.n	80071e8 <_printf_i+0x164>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	079b      	lsls	r3, r3, #30
 8007294:	d413      	bmi.n	80072be <_printf_i+0x23a>
 8007296:	68e0      	ldr	r0, [r4, #12]
 8007298:	9b03      	ldr	r3, [sp, #12]
 800729a:	4298      	cmp	r0, r3
 800729c:	bfb8      	it	lt
 800729e:	4618      	movlt	r0, r3
 80072a0:	e7a4      	b.n	80071ec <_printf_i+0x168>
 80072a2:	2301      	movs	r3, #1
 80072a4:	4632      	mov	r2, r6
 80072a6:	4649      	mov	r1, r9
 80072a8:	4640      	mov	r0, r8
 80072aa:	47d0      	blx	sl
 80072ac:	3001      	adds	r0, #1
 80072ae:	d09b      	beq.n	80071e8 <_printf_i+0x164>
 80072b0:	3501      	adds	r5, #1
 80072b2:	68e3      	ldr	r3, [r4, #12]
 80072b4:	9903      	ldr	r1, [sp, #12]
 80072b6:	1a5b      	subs	r3, r3, r1
 80072b8:	42ab      	cmp	r3, r5
 80072ba:	dcf2      	bgt.n	80072a2 <_printf_i+0x21e>
 80072bc:	e7eb      	b.n	8007296 <_printf_i+0x212>
 80072be:	2500      	movs	r5, #0
 80072c0:	f104 0619 	add.w	r6, r4, #25
 80072c4:	e7f5      	b.n	80072b2 <_printf_i+0x22e>
 80072c6:	bf00      	nop
 80072c8:	0800b356 	.word	0x0800b356
 80072cc:	0800b367 	.word	0x0800b367

080072d0 <_scanf_float>:
 80072d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	b087      	sub	sp, #28
 80072d6:	4617      	mov	r7, r2
 80072d8:	9303      	str	r3, [sp, #12]
 80072da:	688b      	ldr	r3, [r1, #8]
 80072dc:	1e5a      	subs	r2, r3, #1
 80072de:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80072e2:	bf83      	ittte	hi
 80072e4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80072e8:	195b      	addhi	r3, r3, r5
 80072ea:	9302      	strhi	r3, [sp, #8]
 80072ec:	2300      	movls	r3, #0
 80072ee:	bf86      	itte	hi
 80072f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80072f4:	608b      	strhi	r3, [r1, #8]
 80072f6:	9302      	strls	r3, [sp, #8]
 80072f8:	680b      	ldr	r3, [r1, #0]
 80072fa:	468b      	mov	fp, r1
 80072fc:	2500      	movs	r5, #0
 80072fe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007302:	f84b 3b1c 	str.w	r3, [fp], #28
 8007306:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800730a:	4680      	mov	r8, r0
 800730c:	460c      	mov	r4, r1
 800730e:	465e      	mov	r6, fp
 8007310:	46aa      	mov	sl, r5
 8007312:	46a9      	mov	r9, r5
 8007314:	9501      	str	r5, [sp, #4]
 8007316:	68a2      	ldr	r2, [r4, #8]
 8007318:	b152      	cbz	r2, 8007330 <_scanf_float+0x60>
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	2b4e      	cmp	r3, #78	; 0x4e
 8007320:	d864      	bhi.n	80073ec <_scanf_float+0x11c>
 8007322:	2b40      	cmp	r3, #64	; 0x40
 8007324:	d83c      	bhi.n	80073a0 <_scanf_float+0xd0>
 8007326:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800732a:	b2c8      	uxtb	r0, r1
 800732c:	280e      	cmp	r0, #14
 800732e:	d93a      	bls.n	80073a6 <_scanf_float+0xd6>
 8007330:	f1b9 0f00 	cmp.w	r9, #0
 8007334:	d003      	beq.n	800733e <_scanf_float+0x6e>
 8007336:	6823      	ldr	r3, [r4, #0]
 8007338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800733c:	6023      	str	r3, [r4, #0]
 800733e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007342:	f1ba 0f01 	cmp.w	sl, #1
 8007346:	f200 8113 	bhi.w	8007570 <_scanf_float+0x2a0>
 800734a:	455e      	cmp	r6, fp
 800734c:	f200 8105 	bhi.w	800755a <_scanf_float+0x28a>
 8007350:	2501      	movs	r5, #1
 8007352:	4628      	mov	r0, r5
 8007354:	b007      	add	sp, #28
 8007356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800735a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800735e:	2a0d      	cmp	r2, #13
 8007360:	d8e6      	bhi.n	8007330 <_scanf_float+0x60>
 8007362:	a101      	add	r1, pc, #4	; (adr r1, 8007368 <_scanf_float+0x98>)
 8007364:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007368:	080074a7 	.word	0x080074a7
 800736c:	08007331 	.word	0x08007331
 8007370:	08007331 	.word	0x08007331
 8007374:	08007331 	.word	0x08007331
 8007378:	08007507 	.word	0x08007507
 800737c:	080074df 	.word	0x080074df
 8007380:	08007331 	.word	0x08007331
 8007384:	08007331 	.word	0x08007331
 8007388:	080074b5 	.word	0x080074b5
 800738c:	08007331 	.word	0x08007331
 8007390:	08007331 	.word	0x08007331
 8007394:	08007331 	.word	0x08007331
 8007398:	08007331 	.word	0x08007331
 800739c:	0800746d 	.word	0x0800746d
 80073a0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80073a4:	e7db      	b.n	800735e <_scanf_float+0x8e>
 80073a6:	290e      	cmp	r1, #14
 80073a8:	d8c2      	bhi.n	8007330 <_scanf_float+0x60>
 80073aa:	a001      	add	r0, pc, #4	; (adr r0, 80073b0 <_scanf_float+0xe0>)
 80073ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80073b0:	0800745f 	.word	0x0800745f
 80073b4:	08007331 	.word	0x08007331
 80073b8:	0800745f 	.word	0x0800745f
 80073bc:	080074f3 	.word	0x080074f3
 80073c0:	08007331 	.word	0x08007331
 80073c4:	0800740d 	.word	0x0800740d
 80073c8:	08007449 	.word	0x08007449
 80073cc:	08007449 	.word	0x08007449
 80073d0:	08007449 	.word	0x08007449
 80073d4:	08007449 	.word	0x08007449
 80073d8:	08007449 	.word	0x08007449
 80073dc:	08007449 	.word	0x08007449
 80073e0:	08007449 	.word	0x08007449
 80073e4:	08007449 	.word	0x08007449
 80073e8:	08007449 	.word	0x08007449
 80073ec:	2b6e      	cmp	r3, #110	; 0x6e
 80073ee:	d809      	bhi.n	8007404 <_scanf_float+0x134>
 80073f0:	2b60      	cmp	r3, #96	; 0x60
 80073f2:	d8b2      	bhi.n	800735a <_scanf_float+0x8a>
 80073f4:	2b54      	cmp	r3, #84	; 0x54
 80073f6:	d077      	beq.n	80074e8 <_scanf_float+0x218>
 80073f8:	2b59      	cmp	r3, #89	; 0x59
 80073fa:	d199      	bne.n	8007330 <_scanf_float+0x60>
 80073fc:	2d07      	cmp	r5, #7
 80073fe:	d197      	bne.n	8007330 <_scanf_float+0x60>
 8007400:	2508      	movs	r5, #8
 8007402:	e029      	b.n	8007458 <_scanf_float+0x188>
 8007404:	2b74      	cmp	r3, #116	; 0x74
 8007406:	d06f      	beq.n	80074e8 <_scanf_float+0x218>
 8007408:	2b79      	cmp	r3, #121	; 0x79
 800740a:	e7f6      	b.n	80073fa <_scanf_float+0x12a>
 800740c:	6821      	ldr	r1, [r4, #0]
 800740e:	05c8      	lsls	r0, r1, #23
 8007410:	d51a      	bpl.n	8007448 <_scanf_float+0x178>
 8007412:	9b02      	ldr	r3, [sp, #8]
 8007414:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007418:	6021      	str	r1, [r4, #0]
 800741a:	f109 0901 	add.w	r9, r9, #1
 800741e:	b11b      	cbz	r3, 8007428 <_scanf_float+0x158>
 8007420:	3b01      	subs	r3, #1
 8007422:	3201      	adds	r2, #1
 8007424:	9302      	str	r3, [sp, #8]
 8007426:	60a2      	str	r2, [r4, #8]
 8007428:	68a3      	ldr	r3, [r4, #8]
 800742a:	3b01      	subs	r3, #1
 800742c:	60a3      	str	r3, [r4, #8]
 800742e:	6923      	ldr	r3, [r4, #16]
 8007430:	3301      	adds	r3, #1
 8007432:	6123      	str	r3, [r4, #16]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	3b01      	subs	r3, #1
 8007438:	2b00      	cmp	r3, #0
 800743a:	607b      	str	r3, [r7, #4]
 800743c:	f340 8084 	ble.w	8007548 <_scanf_float+0x278>
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	3301      	adds	r3, #1
 8007444:	603b      	str	r3, [r7, #0]
 8007446:	e766      	b.n	8007316 <_scanf_float+0x46>
 8007448:	eb1a 0f05 	cmn.w	sl, r5
 800744c:	f47f af70 	bne.w	8007330 <_scanf_float+0x60>
 8007450:	6822      	ldr	r2, [r4, #0]
 8007452:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007456:	6022      	str	r2, [r4, #0]
 8007458:	f806 3b01 	strb.w	r3, [r6], #1
 800745c:	e7e4      	b.n	8007428 <_scanf_float+0x158>
 800745e:	6822      	ldr	r2, [r4, #0]
 8007460:	0610      	lsls	r0, r2, #24
 8007462:	f57f af65 	bpl.w	8007330 <_scanf_float+0x60>
 8007466:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800746a:	e7f4      	b.n	8007456 <_scanf_float+0x186>
 800746c:	f1ba 0f00 	cmp.w	sl, #0
 8007470:	d10e      	bne.n	8007490 <_scanf_float+0x1c0>
 8007472:	f1b9 0f00 	cmp.w	r9, #0
 8007476:	d10e      	bne.n	8007496 <_scanf_float+0x1c6>
 8007478:	6822      	ldr	r2, [r4, #0]
 800747a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800747e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007482:	d108      	bne.n	8007496 <_scanf_float+0x1c6>
 8007484:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	f04f 0a01 	mov.w	sl, #1
 800748e:	e7e3      	b.n	8007458 <_scanf_float+0x188>
 8007490:	f1ba 0f02 	cmp.w	sl, #2
 8007494:	d055      	beq.n	8007542 <_scanf_float+0x272>
 8007496:	2d01      	cmp	r5, #1
 8007498:	d002      	beq.n	80074a0 <_scanf_float+0x1d0>
 800749a:	2d04      	cmp	r5, #4
 800749c:	f47f af48 	bne.w	8007330 <_scanf_float+0x60>
 80074a0:	3501      	adds	r5, #1
 80074a2:	b2ed      	uxtb	r5, r5
 80074a4:	e7d8      	b.n	8007458 <_scanf_float+0x188>
 80074a6:	f1ba 0f01 	cmp.w	sl, #1
 80074aa:	f47f af41 	bne.w	8007330 <_scanf_float+0x60>
 80074ae:	f04f 0a02 	mov.w	sl, #2
 80074b2:	e7d1      	b.n	8007458 <_scanf_float+0x188>
 80074b4:	b97d      	cbnz	r5, 80074d6 <_scanf_float+0x206>
 80074b6:	f1b9 0f00 	cmp.w	r9, #0
 80074ba:	f47f af3c 	bne.w	8007336 <_scanf_float+0x66>
 80074be:	6822      	ldr	r2, [r4, #0]
 80074c0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80074c4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80074c8:	f47f af39 	bne.w	800733e <_scanf_float+0x6e>
 80074cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80074d0:	6022      	str	r2, [r4, #0]
 80074d2:	2501      	movs	r5, #1
 80074d4:	e7c0      	b.n	8007458 <_scanf_float+0x188>
 80074d6:	2d03      	cmp	r5, #3
 80074d8:	d0e2      	beq.n	80074a0 <_scanf_float+0x1d0>
 80074da:	2d05      	cmp	r5, #5
 80074dc:	e7de      	b.n	800749c <_scanf_float+0x1cc>
 80074de:	2d02      	cmp	r5, #2
 80074e0:	f47f af26 	bne.w	8007330 <_scanf_float+0x60>
 80074e4:	2503      	movs	r5, #3
 80074e6:	e7b7      	b.n	8007458 <_scanf_float+0x188>
 80074e8:	2d06      	cmp	r5, #6
 80074ea:	f47f af21 	bne.w	8007330 <_scanf_float+0x60>
 80074ee:	2507      	movs	r5, #7
 80074f0:	e7b2      	b.n	8007458 <_scanf_float+0x188>
 80074f2:	6822      	ldr	r2, [r4, #0]
 80074f4:	0591      	lsls	r1, r2, #22
 80074f6:	f57f af1b 	bpl.w	8007330 <_scanf_float+0x60>
 80074fa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80074fe:	6022      	str	r2, [r4, #0]
 8007500:	f8cd 9004 	str.w	r9, [sp, #4]
 8007504:	e7a8      	b.n	8007458 <_scanf_float+0x188>
 8007506:	6822      	ldr	r2, [r4, #0]
 8007508:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800750c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007510:	d006      	beq.n	8007520 <_scanf_float+0x250>
 8007512:	0550      	lsls	r0, r2, #21
 8007514:	f57f af0c 	bpl.w	8007330 <_scanf_float+0x60>
 8007518:	f1b9 0f00 	cmp.w	r9, #0
 800751c:	f43f af0f 	beq.w	800733e <_scanf_float+0x6e>
 8007520:	0591      	lsls	r1, r2, #22
 8007522:	bf58      	it	pl
 8007524:	9901      	ldrpl	r1, [sp, #4]
 8007526:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800752a:	bf58      	it	pl
 800752c:	eba9 0101 	subpl.w	r1, r9, r1
 8007530:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007534:	bf58      	it	pl
 8007536:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800753a:	6022      	str	r2, [r4, #0]
 800753c:	f04f 0900 	mov.w	r9, #0
 8007540:	e78a      	b.n	8007458 <_scanf_float+0x188>
 8007542:	f04f 0a03 	mov.w	sl, #3
 8007546:	e787      	b.n	8007458 <_scanf_float+0x188>
 8007548:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800754c:	4639      	mov	r1, r7
 800754e:	4640      	mov	r0, r8
 8007550:	4798      	blx	r3
 8007552:	2800      	cmp	r0, #0
 8007554:	f43f aedf 	beq.w	8007316 <_scanf_float+0x46>
 8007558:	e6ea      	b.n	8007330 <_scanf_float+0x60>
 800755a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800755e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007562:	463a      	mov	r2, r7
 8007564:	4640      	mov	r0, r8
 8007566:	4798      	blx	r3
 8007568:	6923      	ldr	r3, [r4, #16]
 800756a:	3b01      	subs	r3, #1
 800756c:	6123      	str	r3, [r4, #16]
 800756e:	e6ec      	b.n	800734a <_scanf_float+0x7a>
 8007570:	1e6b      	subs	r3, r5, #1
 8007572:	2b06      	cmp	r3, #6
 8007574:	d825      	bhi.n	80075c2 <_scanf_float+0x2f2>
 8007576:	2d02      	cmp	r5, #2
 8007578:	d836      	bhi.n	80075e8 <_scanf_float+0x318>
 800757a:	455e      	cmp	r6, fp
 800757c:	f67f aee8 	bls.w	8007350 <_scanf_float+0x80>
 8007580:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007584:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007588:	463a      	mov	r2, r7
 800758a:	4640      	mov	r0, r8
 800758c:	4798      	blx	r3
 800758e:	6923      	ldr	r3, [r4, #16]
 8007590:	3b01      	subs	r3, #1
 8007592:	6123      	str	r3, [r4, #16]
 8007594:	e7f1      	b.n	800757a <_scanf_float+0x2aa>
 8007596:	9802      	ldr	r0, [sp, #8]
 8007598:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800759c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80075a0:	9002      	str	r0, [sp, #8]
 80075a2:	463a      	mov	r2, r7
 80075a4:	4640      	mov	r0, r8
 80075a6:	4798      	blx	r3
 80075a8:	6923      	ldr	r3, [r4, #16]
 80075aa:	3b01      	subs	r3, #1
 80075ac:	6123      	str	r3, [r4, #16]
 80075ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075b2:	fa5f fa8a 	uxtb.w	sl, sl
 80075b6:	f1ba 0f02 	cmp.w	sl, #2
 80075ba:	d1ec      	bne.n	8007596 <_scanf_float+0x2c6>
 80075bc:	3d03      	subs	r5, #3
 80075be:	b2ed      	uxtb	r5, r5
 80075c0:	1b76      	subs	r6, r6, r5
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	05da      	lsls	r2, r3, #23
 80075c6:	d52f      	bpl.n	8007628 <_scanf_float+0x358>
 80075c8:	055b      	lsls	r3, r3, #21
 80075ca:	d510      	bpl.n	80075ee <_scanf_float+0x31e>
 80075cc:	455e      	cmp	r6, fp
 80075ce:	f67f aebf 	bls.w	8007350 <_scanf_float+0x80>
 80075d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075da:	463a      	mov	r2, r7
 80075dc:	4640      	mov	r0, r8
 80075de:	4798      	blx	r3
 80075e0:	6923      	ldr	r3, [r4, #16]
 80075e2:	3b01      	subs	r3, #1
 80075e4:	6123      	str	r3, [r4, #16]
 80075e6:	e7f1      	b.n	80075cc <_scanf_float+0x2fc>
 80075e8:	46aa      	mov	sl, r5
 80075ea:	9602      	str	r6, [sp, #8]
 80075ec:	e7df      	b.n	80075ae <_scanf_float+0x2de>
 80075ee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80075f2:	6923      	ldr	r3, [r4, #16]
 80075f4:	2965      	cmp	r1, #101	; 0x65
 80075f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80075fa:	f106 35ff 	add.w	r5, r6, #4294967295
 80075fe:	6123      	str	r3, [r4, #16]
 8007600:	d00c      	beq.n	800761c <_scanf_float+0x34c>
 8007602:	2945      	cmp	r1, #69	; 0x45
 8007604:	d00a      	beq.n	800761c <_scanf_float+0x34c>
 8007606:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800760a:	463a      	mov	r2, r7
 800760c:	4640      	mov	r0, r8
 800760e:	4798      	blx	r3
 8007610:	6923      	ldr	r3, [r4, #16]
 8007612:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007616:	3b01      	subs	r3, #1
 8007618:	1eb5      	subs	r5, r6, #2
 800761a:	6123      	str	r3, [r4, #16]
 800761c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007620:	463a      	mov	r2, r7
 8007622:	4640      	mov	r0, r8
 8007624:	4798      	blx	r3
 8007626:	462e      	mov	r6, r5
 8007628:	6825      	ldr	r5, [r4, #0]
 800762a:	f015 0510 	ands.w	r5, r5, #16
 800762e:	d159      	bne.n	80076e4 <_scanf_float+0x414>
 8007630:	7035      	strb	r5, [r6, #0]
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800763c:	d11b      	bne.n	8007676 <_scanf_float+0x3a6>
 800763e:	9b01      	ldr	r3, [sp, #4]
 8007640:	454b      	cmp	r3, r9
 8007642:	eba3 0209 	sub.w	r2, r3, r9
 8007646:	d123      	bne.n	8007690 <_scanf_float+0x3c0>
 8007648:	2200      	movs	r2, #0
 800764a:	4659      	mov	r1, fp
 800764c:	4640      	mov	r0, r8
 800764e:	f000 fe99 	bl	8008384 <_strtod_r>
 8007652:	6822      	ldr	r2, [r4, #0]
 8007654:	9b03      	ldr	r3, [sp, #12]
 8007656:	f012 0f02 	tst.w	r2, #2
 800765a:	ec57 6b10 	vmov	r6, r7, d0
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	d021      	beq.n	80076a6 <_scanf_float+0x3d6>
 8007662:	9903      	ldr	r1, [sp, #12]
 8007664:	1d1a      	adds	r2, r3, #4
 8007666:	600a      	str	r2, [r1, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	e9c3 6700 	strd	r6, r7, [r3]
 800766e:	68e3      	ldr	r3, [r4, #12]
 8007670:	3301      	adds	r3, #1
 8007672:	60e3      	str	r3, [r4, #12]
 8007674:	e66d      	b.n	8007352 <_scanf_float+0x82>
 8007676:	9b04      	ldr	r3, [sp, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d0e5      	beq.n	8007648 <_scanf_float+0x378>
 800767c:	9905      	ldr	r1, [sp, #20]
 800767e:	230a      	movs	r3, #10
 8007680:	462a      	mov	r2, r5
 8007682:	3101      	adds	r1, #1
 8007684:	4640      	mov	r0, r8
 8007686:	f000 ff05 	bl	8008494 <_strtol_r>
 800768a:	9b04      	ldr	r3, [sp, #16]
 800768c:	9e05      	ldr	r6, [sp, #20]
 800768e:	1ac2      	subs	r2, r0, r3
 8007690:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007694:	429e      	cmp	r6, r3
 8007696:	bf28      	it	cs
 8007698:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800769c:	4912      	ldr	r1, [pc, #72]	; (80076e8 <_scanf_float+0x418>)
 800769e:	4630      	mov	r0, r6
 80076a0:	f000 f82c 	bl	80076fc <siprintf>
 80076a4:	e7d0      	b.n	8007648 <_scanf_float+0x378>
 80076a6:	9903      	ldr	r1, [sp, #12]
 80076a8:	f012 0f04 	tst.w	r2, #4
 80076ac:	f103 0204 	add.w	r2, r3, #4
 80076b0:	600a      	str	r2, [r1, #0]
 80076b2:	d1d9      	bne.n	8007668 <_scanf_float+0x398>
 80076b4:	f8d3 8000 	ldr.w	r8, [r3]
 80076b8:	ee10 2a10 	vmov	r2, s0
 80076bc:	ee10 0a10 	vmov	r0, s0
 80076c0:	463b      	mov	r3, r7
 80076c2:	4639      	mov	r1, r7
 80076c4:	f7f9 fa32 	bl	8000b2c <__aeabi_dcmpun>
 80076c8:	b128      	cbz	r0, 80076d6 <_scanf_float+0x406>
 80076ca:	4808      	ldr	r0, [pc, #32]	; (80076ec <_scanf_float+0x41c>)
 80076cc:	f000 f810 	bl	80076f0 <nanf>
 80076d0:	ed88 0a00 	vstr	s0, [r8]
 80076d4:	e7cb      	b.n	800766e <_scanf_float+0x39e>
 80076d6:	4630      	mov	r0, r6
 80076d8:	4639      	mov	r1, r7
 80076da:	f7f9 fa85 	bl	8000be8 <__aeabi_d2f>
 80076de:	f8c8 0000 	str.w	r0, [r8]
 80076e2:	e7c4      	b.n	800766e <_scanf_float+0x39e>
 80076e4:	2500      	movs	r5, #0
 80076e6:	e634      	b.n	8007352 <_scanf_float+0x82>
 80076e8:	0800b378 	.word	0x0800b378
 80076ec:	0800b780 	.word	0x0800b780

080076f0 <nanf>:
 80076f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80076f8 <nanf+0x8>
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	7fc00000 	.word	0x7fc00000

080076fc <siprintf>:
 80076fc:	b40e      	push	{r1, r2, r3}
 80076fe:	b500      	push	{lr}
 8007700:	b09c      	sub	sp, #112	; 0x70
 8007702:	ab1d      	add	r3, sp, #116	; 0x74
 8007704:	9002      	str	r0, [sp, #8]
 8007706:	9006      	str	r0, [sp, #24]
 8007708:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800770c:	4809      	ldr	r0, [pc, #36]	; (8007734 <siprintf+0x38>)
 800770e:	9107      	str	r1, [sp, #28]
 8007710:	9104      	str	r1, [sp, #16]
 8007712:	4909      	ldr	r1, [pc, #36]	; (8007738 <siprintf+0x3c>)
 8007714:	f853 2b04 	ldr.w	r2, [r3], #4
 8007718:	9105      	str	r1, [sp, #20]
 800771a:	6800      	ldr	r0, [r0, #0]
 800771c:	9301      	str	r3, [sp, #4]
 800771e:	a902      	add	r1, sp, #8
 8007720:	f002 fee4 	bl	800a4ec <_svfiprintf_r>
 8007724:	9b02      	ldr	r3, [sp, #8]
 8007726:	2200      	movs	r2, #0
 8007728:	701a      	strb	r2, [r3, #0]
 800772a:	b01c      	add	sp, #112	; 0x70
 800772c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007730:	b003      	add	sp, #12
 8007732:	4770      	bx	lr
 8007734:	2000000c 	.word	0x2000000c
 8007738:	ffff0208 	.word	0xffff0208

0800773c <sulp>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	4604      	mov	r4, r0
 8007740:	460d      	mov	r5, r1
 8007742:	ec45 4b10 	vmov	d0, r4, r5
 8007746:	4616      	mov	r6, r2
 8007748:	f002 fc2e 	bl	8009fa8 <__ulp>
 800774c:	ec51 0b10 	vmov	r0, r1, d0
 8007750:	b17e      	cbz	r6, 8007772 <sulp+0x36>
 8007752:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007756:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800775a:	2b00      	cmp	r3, #0
 800775c:	dd09      	ble.n	8007772 <sulp+0x36>
 800775e:	051b      	lsls	r3, r3, #20
 8007760:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007764:	2400      	movs	r4, #0
 8007766:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800776a:	4622      	mov	r2, r4
 800776c:	462b      	mov	r3, r5
 800776e:	f7f8 ff43 	bl	80005f8 <__aeabi_dmul>
 8007772:	bd70      	pop	{r4, r5, r6, pc}
 8007774:	0000      	movs	r0, r0
	...

08007778 <_strtod_l>:
 8007778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777c:	ed2d 8b02 	vpush	{d8}
 8007780:	b09d      	sub	sp, #116	; 0x74
 8007782:	461f      	mov	r7, r3
 8007784:	2300      	movs	r3, #0
 8007786:	9318      	str	r3, [sp, #96]	; 0x60
 8007788:	4ba2      	ldr	r3, [pc, #648]	; (8007a14 <_strtod_l+0x29c>)
 800778a:	9213      	str	r2, [sp, #76]	; 0x4c
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	9305      	str	r3, [sp, #20]
 8007790:	4604      	mov	r4, r0
 8007792:	4618      	mov	r0, r3
 8007794:	4688      	mov	r8, r1
 8007796:	f7f8 fd1b 	bl	80001d0 <strlen>
 800779a:	f04f 0a00 	mov.w	sl, #0
 800779e:	4605      	mov	r5, r0
 80077a0:	f04f 0b00 	mov.w	fp, #0
 80077a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80077a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077aa:	781a      	ldrb	r2, [r3, #0]
 80077ac:	2a2b      	cmp	r2, #43	; 0x2b
 80077ae:	d04e      	beq.n	800784e <_strtod_l+0xd6>
 80077b0:	d83b      	bhi.n	800782a <_strtod_l+0xb2>
 80077b2:	2a0d      	cmp	r2, #13
 80077b4:	d834      	bhi.n	8007820 <_strtod_l+0xa8>
 80077b6:	2a08      	cmp	r2, #8
 80077b8:	d834      	bhi.n	8007824 <_strtod_l+0xac>
 80077ba:	2a00      	cmp	r2, #0
 80077bc:	d03e      	beq.n	800783c <_strtod_l+0xc4>
 80077be:	2300      	movs	r3, #0
 80077c0:	930a      	str	r3, [sp, #40]	; 0x28
 80077c2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80077c4:	7833      	ldrb	r3, [r6, #0]
 80077c6:	2b30      	cmp	r3, #48	; 0x30
 80077c8:	f040 80b0 	bne.w	800792c <_strtod_l+0x1b4>
 80077cc:	7873      	ldrb	r3, [r6, #1]
 80077ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80077d2:	2b58      	cmp	r3, #88	; 0x58
 80077d4:	d168      	bne.n	80078a8 <_strtod_l+0x130>
 80077d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077d8:	9301      	str	r3, [sp, #4]
 80077da:	ab18      	add	r3, sp, #96	; 0x60
 80077dc:	9702      	str	r7, [sp, #8]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	4a8d      	ldr	r2, [pc, #564]	; (8007a18 <_strtod_l+0x2a0>)
 80077e2:	ab19      	add	r3, sp, #100	; 0x64
 80077e4:	a917      	add	r1, sp, #92	; 0x5c
 80077e6:	4620      	mov	r0, r4
 80077e8:	f001 fd38 	bl	800925c <__gethex>
 80077ec:	f010 0707 	ands.w	r7, r0, #7
 80077f0:	4605      	mov	r5, r0
 80077f2:	d005      	beq.n	8007800 <_strtod_l+0x88>
 80077f4:	2f06      	cmp	r7, #6
 80077f6:	d12c      	bne.n	8007852 <_strtod_l+0xda>
 80077f8:	3601      	adds	r6, #1
 80077fa:	2300      	movs	r3, #0
 80077fc:	9617      	str	r6, [sp, #92]	; 0x5c
 80077fe:	930a      	str	r3, [sp, #40]	; 0x28
 8007800:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007802:	2b00      	cmp	r3, #0
 8007804:	f040 8590 	bne.w	8008328 <_strtod_l+0xbb0>
 8007808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800780a:	b1eb      	cbz	r3, 8007848 <_strtod_l+0xd0>
 800780c:	4652      	mov	r2, sl
 800780e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007812:	ec43 2b10 	vmov	d0, r2, r3
 8007816:	b01d      	add	sp, #116	; 0x74
 8007818:	ecbd 8b02 	vpop	{d8}
 800781c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007820:	2a20      	cmp	r2, #32
 8007822:	d1cc      	bne.n	80077be <_strtod_l+0x46>
 8007824:	3301      	adds	r3, #1
 8007826:	9317      	str	r3, [sp, #92]	; 0x5c
 8007828:	e7be      	b.n	80077a8 <_strtod_l+0x30>
 800782a:	2a2d      	cmp	r2, #45	; 0x2d
 800782c:	d1c7      	bne.n	80077be <_strtod_l+0x46>
 800782e:	2201      	movs	r2, #1
 8007830:	920a      	str	r2, [sp, #40]	; 0x28
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	9217      	str	r2, [sp, #92]	; 0x5c
 8007836:	785b      	ldrb	r3, [r3, #1]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1c2      	bne.n	80077c2 <_strtod_l+0x4a>
 800783c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800783e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007842:	2b00      	cmp	r3, #0
 8007844:	f040 856e 	bne.w	8008324 <_strtod_l+0xbac>
 8007848:	4652      	mov	r2, sl
 800784a:	465b      	mov	r3, fp
 800784c:	e7e1      	b.n	8007812 <_strtod_l+0x9a>
 800784e:	2200      	movs	r2, #0
 8007850:	e7ee      	b.n	8007830 <_strtod_l+0xb8>
 8007852:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007854:	b13a      	cbz	r2, 8007866 <_strtod_l+0xee>
 8007856:	2135      	movs	r1, #53	; 0x35
 8007858:	a81a      	add	r0, sp, #104	; 0x68
 800785a:	f002 fcb0 	bl	800a1be <__copybits>
 800785e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007860:	4620      	mov	r0, r4
 8007862:	f002 f86f 	bl	8009944 <_Bfree>
 8007866:	3f01      	subs	r7, #1
 8007868:	2f04      	cmp	r7, #4
 800786a:	d806      	bhi.n	800787a <_strtod_l+0x102>
 800786c:	e8df f007 	tbb	[pc, r7]
 8007870:	1714030a 	.word	0x1714030a
 8007874:	0a          	.byte	0x0a
 8007875:	00          	.byte	0x00
 8007876:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800787a:	0728      	lsls	r0, r5, #28
 800787c:	d5c0      	bpl.n	8007800 <_strtod_l+0x88>
 800787e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007882:	e7bd      	b.n	8007800 <_strtod_l+0x88>
 8007884:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007888:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800788a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800788e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007892:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007896:	e7f0      	b.n	800787a <_strtod_l+0x102>
 8007898:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007a1c <_strtod_l+0x2a4>
 800789c:	e7ed      	b.n	800787a <_strtod_l+0x102>
 800789e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80078a2:	f04f 3aff 	mov.w	sl, #4294967295
 80078a6:	e7e8      	b.n	800787a <_strtod_l+0x102>
 80078a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078aa:	1c5a      	adds	r2, r3, #1
 80078ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80078ae:	785b      	ldrb	r3, [r3, #1]
 80078b0:	2b30      	cmp	r3, #48	; 0x30
 80078b2:	d0f9      	beq.n	80078a8 <_strtod_l+0x130>
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0a3      	beq.n	8007800 <_strtod_l+0x88>
 80078b8:	2301      	movs	r3, #1
 80078ba:	f04f 0900 	mov.w	r9, #0
 80078be:	9304      	str	r3, [sp, #16]
 80078c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078c2:	9308      	str	r3, [sp, #32]
 80078c4:	f8cd 901c 	str.w	r9, [sp, #28]
 80078c8:	464f      	mov	r7, r9
 80078ca:	220a      	movs	r2, #10
 80078cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80078ce:	7806      	ldrb	r6, [r0, #0]
 80078d0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80078d4:	b2d9      	uxtb	r1, r3
 80078d6:	2909      	cmp	r1, #9
 80078d8:	d92a      	bls.n	8007930 <_strtod_l+0x1b8>
 80078da:	9905      	ldr	r1, [sp, #20]
 80078dc:	462a      	mov	r2, r5
 80078de:	f002 ff1f 	bl	800a720 <strncmp>
 80078e2:	b398      	cbz	r0, 800794c <_strtod_l+0x1d4>
 80078e4:	2000      	movs	r0, #0
 80078e6:	4632      	mov	r2, r6
 80078e8:	463d      	mov	r5, r7
 80078ea:	9005      	str	r0, [sp, #20]
 80078ec:	4603      	mov	r3, r0
 80078ee:	2a65      	cmp	r2, #101	; 0x65
 80078f0:	d001      	beq.n	80078f6 <_strtod_l+0x17e>
 80078f2:	2a45      	cmp	r2, #69	; 0x45
 80078f4:	d118      	bne.n	8007928 <_strtod_l+0x1b0>
 80078f6:	b91d      	cbnz	r5, 8007900 <_strtod_l+0x188>
 80078f8:	9a04      	ldr	r2, [sp, #16]
 80078fa:	4302      	orrs	r2, r0
 80078fc:	d09e      	beq.n	800783c <_strtod_l+0xc4>
 80078fe:	2500      	movs	r5, #0
 8007900:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007904:	f108 0201 	add.w	r2, r8, #1
 8007908:	9217      	str	r2, [sp, #92]	; 0x5c
 800790a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800790e:	2a2b      	cmp	r2, #43	; 0x2b
 8007910:	d075      	beq.n	80079fe <_strtod_l+0x286>
 8007912:	2a2d      	cmp	r2, #45	; 0x2d
 8007914:	d07b      	beq.n	8007a0e <_strtod_l+0x296>
 8007916:	f04f 0c00 	mov.w	ip, #0
 800791a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800791e:	2909      	cmp	r1, #9
 8007920:	f240 8082 	bls.w	8007a28 <_strtod_l+0x2b0>
 8007924:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007928:	2600      	movs	r6, #0
 800792a:	e09d      	b.n	8007a68 <_strtod_l+0x2f0>
 800792c:	2300      	movs	r3, #0
 800792e:	e7c4      	b.n	80078ba <_strtod_l+0x142>
 8007930:	2f08      	cmp	r7, #8
 8007932:	bfd8      	it	le
 8007934:	9907      	ldrle	r1, [sp, #28]
 8007936:	f100 0001 	add.w	r0, r0, #1
 800793a:	bfda      	itte	le
 800793c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007940:	9307      	strle	r3, [sp, #28]
 8007942:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007946:	3701      	adds	r7, #1
 8007948:	9017      	str	r0, [sp, #92]	; 0x5c
 800794a:	e7bf      	b.n	80078cc <_strtod_l+0x154>
 800794c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800794e:	195a      	adds	r2, r3, r5
 8007950:	9217      	str	r2, [sp, #92]	; 0x5c
 8007952:	5d5a      	ldrb	r2, [r3, r5]
 8007954:	2f00      	cmp	r7, #0
 8007956:	d037      	beq.n	80079c8 <_strtod_l+0x250>
 8007958:	9005      	str	r0, [sp, #20]
 800795a:	463d      	mov	r5, r7
 800795c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007960:	2b09      	cmp	r3, #9
 8007962:	d912      	bls.n	800798a <_strtod_l+0x212>
 8007964:	2301      	movs	r3, #1
 8007966:	e7c2      	b.n	80078ee <_strtod_l+0x176>
 8007968:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800796a:	1c5a      	adds	r2, r3, #1
 800796c:	9217      	str	r2, [sp, #92]	; 0x5c
 800796e:	785a      	ldrb	r2, [r3, #1]
 8007970:	3001      	adds	r0, #1
 8007972:	2a30      	cmp	r2, #48	; 0x30
 8007974:	d0f8      	beq.n	8007968 <_strtod_l+0x1f0>
 8007976:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800797a:	2b08      	cmp	r3, #8
 800797c:	f200 84d9 	bhi.w	8008332 <_strtod_l+0xbba>
 8007980:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007982:	9005      	str	r0, [sp, #20]
 8007984:	2000      	movs	r0, #0
 8007986:	9308      	str	r3, [sp, #32]
 8007988:	4605      	mov	r5, r0
 800798a:	3a30      	subs	r2, #48	; 0x30
 800798c:	f100 0301 	add.w	r3, r0, #1
 8007990:	d014      	beq.n	80079bc <_strtod_l+0x244>
 8007992:	9905      	ldr	r1, [sp, #20]
 8007994:	4419      	add	r1, r3
 8007996:	9105      	str	r1, [sp, #20]
 8007998:	462b      	mov	r3, r5
 800799a:	eb00 0e05 	add.w	lr, r0, r5
 800799e:	210a      	movs	r1, #10
 80079a0:	4573      	cmp	r3, lr
 80079a2:	d113      	bne.n	80079cc <_strtod_l+0x254>
 80079a4:	182b      	adds	r3, r5, r0
 80079a6:	2b08      	cmp	r3, #8
 80079a8:	f105 0501 	add.w	r5, r5, #1
 80079ac:	4405      	add	r5, r0
 80079ae:	dc1c      	bgt.n	80079ea <_strtod_l+0x272>
 80079b0:	9907      	ldr	r1, [sp, #28]
 80079b2:	230a      	movs	r3, #10
 80079b4:	fb03 2301 	mla	r3, r3, r1, r2
 80079b8:	9307      	str	r3, [sp, #28]
 80079ba:	2300      	movs	r3, #0
 80079bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80079be:	1c51      	adds	r1, r2, #1
 80079c0:	9117      	str	r1, [sp, #92]	; 0x5c
 80079c2:	7852      	ldrb	r2, [r2, #1]
 80079c4:	4618      	mov	r0, r3
 80079c6:	e7c9      	b.n	800795c <_strtod_l+0x1e4>
 80079c8:	4638      	mov	r0, r7
 80079ca:	e7d2      	b.n	8007972 <_strtod_l+0x1fa>
 80079cc:	2b08      	cmp	r3, #8
 80079ce:	dc04      	bgt.n	80079da <_strtod_l+0x262>
 80079d0:	9e07      	ldr	r6, [sp, #28]
 80079d2:	434e      	muls	r6, r1
 80079d4:	9607      	str	r6, [sp, #28]
 80079d6:	3301      	adds	r3, #1
 80079d8:	e7e2      	b.n	80079a0 <_strtod_l+0x228>
 80079da:	f103 0c01 	add.w	ip, r3, #1
 80079de:	f1bc 0f10 	cmp.w	ip, #16
 80079e2:	bfd8      	it	le
 80079e4:	fb01 f909 	mulle.w	r9, r1, r9
 80079e8:	e7f5      	b.n	80079d6 <_strtod_l+0x25e>
 80079ea:	2d10      	cmp	r5, #16
 80079ec:	bfdc      	itt	le
 80079ee:	230a      	movle	r3, #10
 80079f0:	fb03 2909 	mlale	r9, r3, r9, r2
 80079f4:	e7e1      	b.n	80079ba <_strtod_l+0x242>
 80079f6:	2300      	movs	r3, #0
 80079f8:	9305      	str	r3, [sp, #20]
 80079fa:	2301      	movs	r3, #1
 80079fc:	e77c      	b.n	80078f8 <_strtod_l+0x180>
 80079fe:	f04f 0c00 	mov.w	ip, #0
 8007a02:	f108 0202 	add.w	r2, r8, #2
 8007a06:	9217      	str	r2, [sp, #92]	; 0x5c
 8007a08:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007a0c:	e785      	b.n	800791a <_strtod_l+0x1a2>
 8007a0e:	f04f 0c01 	mov.w	ip, #1
 8007a12:	e7f6      	b.n	8007a02 <_strtod_l+0x28a>
 8007a14:	0800b5c8 	.word	0x0800b5c8
 8007a18:	0800b380 	.word	0x0800b380
 8007a1c:	7ff00000 	.word	0x7ff00000
 8007a20:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a22:	1c51      	adds	r1, r2, #1
 8007a24:	9117      	str	r1, [sp, #92]	; 0x5c
 8007a26:	7852      	ldrb	r2, [r2, #1]
 8007a28:	2a30      	cmp	r2, #48	; 0x30
 8007a2a:	d0f9      	beq.n	8007a20 <_strtod_l+0x2a8>
 8007a2c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007a30:	2908      	cmp	r1, #8
 8007a32:	f63f af79 	bhi.w	8007928 <_strtod_l+0x1b0>
 8007a36:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007a3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a3c:	9206      	str	r2, [sp, #24]
 8007a3e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a40:	1c51      	adds	r1, r2, #1
 8007a42:	9117      	str	r1, [sp, #92]	; 0x5c
 8007a44:	7852      	ldrb	r2, [r2, #1]
 8007a46:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007a4a:	2e09      	cmp	r6, #9
 8007a4c:	d937      	bls.n	8007abe <_strtod_l+0x346>
 8007a4e:	9e06      	ldr	r6, [sp, #24]
 8007a50:	1b89      	subs	r1, r1, r6
 8007a52:	2908      	cmp	r1, #8
 8007a54:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007a58:	dc02      	bgt.n	8007a60 <_strtod_l+0x2e8>
 8007a5a:	4576      	cmp	r6, lr
 8007a5c:	bfa8      	it	ge
 8007a5e:	4676      	movge	r6, lr
 8007a60:	f1bc 0f00 	cmp.w	ip, #0
 8007a64:	d000      	beq.n	8007a68 <_strtod_l+0x2f0>
 8007a66:	4276      	negs	r6, r6
 8007a68:	2d00      	cmp	r5, #0
 8007a6a:	d14d      	bne.n	8007b08 <_strtod_l+0x390>
 8007a6c:	9904      	ldr	r1, [sp, #16]
 8007a6e:	4301      	orrs	r1, r0
 8007a70:	f47f aec6 	bne.w	8007800 <_strtod_l+0x88>
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f47f aee1 	bne.w	800783c <_strtod_l+0xc4>
 8007a7a:	2a69      	cmp	r2, #105	; 0x69
 8007a7c:	d027      	beq.n	8007ace <_strtod_l+0x356>
 8007a7e:	dc24      	bgt.n	8007aca <_strtod_l+0x352>
 8007a80:	2a49      	cmp	r2, #73	; 0x49
 8007a82:	d024      	beq.n	8007ace <_strtod_l+0x356>
 8007a84:	2a4e      	cmp	r2, #78	; 0x4e
 8007a86:	f47f aed9 	bne.w	800783c <_strtod_l+0xc4>
 8007a8a:	499f      	ldr	r1, [pc, #636]	; (8007d08 <_strtod_l+0x590>)
 8007a8c:	a817      	add	r0, sp, #92	; 0x5c
 8007a8e:	f001 fe3d 	bl	800970c <__match>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f43f aed2 	beq.w	800783c <_strtod_l+0xc4>
 8007a98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	2b28      	cmp	r3, #40	; 0x28
 8007a9e:	d12d      	bne.n	8007afc <_strtod_l+0x384>
 8007aa0:	499a      	ldr	r1, [pc, #616]	; (8007d0c <_strtod_l+0x594>)
 8007aa2:	aa1a      	add	r2, sp, #104	; 0x68
 8007aa4:	a817      	add	r0, sp, #92	; 0x5c
 8007aa6:	f001 fe45 	bl	8009734 <__hexnan>
 8007aaa:	2805      	cmp	r0, #5
 8007aac:	d126      	bne.n	8007afc <_strtod_l+0x384>
 8007aae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ab0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007ab4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007ab8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007abc:	e6a0      	b.n	8007800 <_strtod_l+0x88>
 8007abe:	210a      	movs	r1, #10
 8007ac0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007ac4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007ac8:	e7b9      	b.n	8007a3e <_strtod_l+0x2c6>
 8007aca:	2a6e      	cmp	r2, #110	; 0x6e
 8007acc:	e7db      	b.n	8007a86 <_strtod_l+0x30e>
 8007ace:	4990      	ldr	r1, [pc, #576]	; (8007d10 <_strtod_l+0x598>)
 8007ad0:	a817      	add	r0, sp, #92	; 0x5c
 8007ad2:	f001 fe1b 	bl	800970c <__match>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f43f aeb0 	beq.w	800783c <_strtod_l+0xc4>
 8007adc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ade:	498d      	ldr	r1, [pc, #564]	; (8007d14 <_strtod_l+0x59c>)
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	a817      	add	r0, sp, #92	; 0x5c
 8007ae4:	9317      	str	r3, [sp, #92]	; 0x5c
 8007ae6:	f001 fe11 	bl	800970c <__match>
 8007aea:	b910      	cbnz	r0, 8007af2 <_strtod_l+0x37a>
 8007aec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007aee:	3301      	adds	r3, #1
 8007af0:	9317      	str	r3, [sp, #92]	; 0x5c
 8007af2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007d24 <_strtod_l+0x5ac>
 8007af6:	f04f 0a00 	mov.w	sl, #0
 8007afa:	e681      	b.n	8007800 <_strtod_l+0x88>
 8007afc:	4886      	ldr	r0, [pc, #536]	; (8007d18 <_strtod_l+0x5a0>)
 8007afe:	f002 fdf7 	bl	800a6f0 <nan>
 8007b02:	ec5b ab10 	vmov	sl, fp, d0
 8007b06:	e67b      	b.n	8007800 <_strtod_l+0x88>
 8007b08:	9b05      	ldr	r3, [sp, #20]
 8007b0a:	9807      	ldr	r0, [sp, #28]
 8007b0c:	1af3      	subs	r3, r6, r3
 8007b0e:	2f00      	cmp	r7, #0
 8007b10:	bf08      	it	eq
 8007b12:	462f      	moveq	r7, r5
 8007b14:	2d10      	cmp	r5, #16
 8007b16:	9306      	str	r3, [sp, #24]
 8007b18:	46a8      	mov	r8, r5
 8007b1a:	bfa8      	it	ge
 8007b1c:	f04f 0810 	movge.w	r8, #16
 8007b20:	f7f8 fcf0 	bl	8000504 <__aeabi_ui2d>
 8007b24:	2d09      	cmp	r5, #9
 8007b26:	4682      	mov	sl, r0
 8007b28:	468b      	mov	fp, r1
 8007b2a:	dd13      	ble.n	8007b54 <_strtod_l+0x3dc>
 8007b2c:	4b7b      	ldr	r3, [pc, #492]	; (8007d1c <_strtod_l+0x5a4>)
 8007b2e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007b32:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007b36:	f7f8 fd5f 	bl	80005f8 <__aeabi_dmul>
 8007b3a:	4682      	mov	sl, r0
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	468b      	mov	fp, r1
 8007b40:	f7f8 fce0 	bl	8000504 <__aeabi_ui2d>
 8007b44:	4602      	mov	r2, r0
 8007b46:	460b      	mov	r3, r1
 8007b48:	4650      	mov	r0, sl
 8007b4a:	4659      	mov	r1, fp
 8007b4c:	f7f8 fb9e 	bl	800028c <__adddf3>
 8007b50:	4682      	mov	sl, r0
 8007b52:	468b      	mov	fp, r1
 8007b54:	2d0f      	cmp	r5, #15
 8007b56:	dc38      	bgt.n	8007bca <_strtod_l+0x452>
 8007b58:	9b06      	ldr	r3, [sp, #24]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f43f ae50 	beq.w	8007800 <_strtod_l+0x88>
 8007b60:	dd24      	ble.n	8007bac <_strtod_l+0x434>
 8007b62:	2b16      	cmp	r3, #22
 8007b64:	dc0b      	bgt.n	8007b7e <_strtod_l+0x406>
 8007b66:	496d      	ldr	r1, [pc, #436]	; (8007d1c <_strtod_l+0x5a4>)
 8007b68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b70:	4652      	mov	r2, sl
 8007b72:	465b      	mov	r3, fp
 8007b74:	f7f8 fd40 	bl	80005f8 <__aeabi_dmul>
 8007b78:	4682      	mov	sl, r0
 8007b7a:	468b      	mov	fp, r1
 8007b7c:	e640      	b.n	8007800 <_strtod_l+0x88>
 8007b7e:	9a06      	ldr	r2, [sp, #24]
 8007b80:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007b84:	4293      	cmp	r3, r2
 8007b86:	db20      	blt.n	8007bca <_strtod_l+0x452>
 8007b88:	4c64      	ldr	r4, [pc, #400]	; (8007d1c <_strtod_l+0x5a4>)
 8007b8a:	f1c5 050f 	rsb	r5, r5, #15
 8007b8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007b92:	4652      	mov	r2, sl
 8007b94:	465b      	mov	r3, fp
 8007b96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b9a:	f7f8 fd2d 	bl	80005f8 <__aeabi_dmul>
 8007b9e:	9b06      	ldr	r3, [sp, #24]
 8007ba0:	1b5d      	subs	r5, r3, r5
 8007ba2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007ba6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007baa:	e7e3      	b.n	8007b74 <_strtod_l+0x3fc>
 8007bac:	9b06      	ldr	r3, [sp, #24]
 8007bae:	3316      	adds	r3, #22
 8007bb0:	db0b      	blt.n	8007bca <_strtod_l+0x452>
 8007bb2:	9b05      	ldr	r3, [sp, #20]
 8007bb4:	1b9e      	subs	r6, r3, r6
 8007bb6:	4b59      	ldr	r3, [pc, #356]	; (8007d1c <_strtod_l+0x5a4>)
 8007bb8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007bbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	4659      	mov	r1, fp
 8007bc4:	f7f8 fe42 	bl	800084c <__aeabi_ddiv>
 8007bc8:	e7d6      	b.n	8007b78 <_strtod_l+0x400>
 8007bca:	9b06      	ldr	r3, [sp, #24]
 8007bcc:	eba5 0808 	sub.w	r8, r5, r8
 8007bd0:	4498      	add	r8, r3
 8007bd2:	f1b8 0f00 	cmp.w	r8, #0
 8007bd6:	dd74      	ble.n	8007cc2 <_strtod_l+0x54a>
 8007bd8:	f018 030f 	ands.w	r3, r8, #15
 8007bdc:	d00a      	beq.n	8007bf4 <_strtod_l+0x47c>
 8007bde:	494f      	ldr	r1, [pc, #316]	; (8007d1c <_strtod_l+0x5a4>)
 8007be0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007be4:	4652      	mov	r2, sl
 8007be6:	465b      	mov	r3, fp
 8007be8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bec:	f7f8 fd04 	bl	80005f8 <__aeabi_dmul>
 8007bf0:	4682      	mov	sl, r0
 8007bf2:	468b      	mov	fp, r1
 8007bf4:	f038 080f 	bics.w	r8, r8, #15
 8007bf8:	d04f      	beq.n	8007c9a <_strtod_l+0x522>
 8007bfa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007bfe:	dd22      	ble.n	8007c46 <_strtod_l+0x4ce>
 8007c00:	2500      	movs	r5, #0
 8007c02:	462e      	mov	r6, r5
 8007c04:	9507      	str	r5, [sp, #28]
 8007c06:	9505      	str	r5, [sp, #20]
 8007c08:	2322      	movs	r3, #34	; 0x22
 8007c0a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007d24 <_strtod_l+0x5ac>
 8007c0e:	6023      	str	r3, [r4, #0]
 8007c10:	f04f 0a00 	mov.w	sl, #0
 8007c14:	9b07      	ldr	r3, [sp, #28]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f43f adf2 	beq.w	8007800 <_strtod_l+0x88>
 8007c1c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f001 fe90 	bl	8009944 <_Bfree>
 8007c24:	9905      	ldr	r1, [sp, #20]
 8007c26:	4620      	mov	r0, r4
 8007c28:	f001 fe8c 	bl	8009944 <_Bfree>
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f001 fe88 	bl	8009944 <_Bfree>
 8007c34:	9907      	ldr	r1, [sp, #28]
 8007c36:	4620      	mov	r0, r4
 8007c38:	f001 fe84 	bl	8009944 <_Bfree>
 8007c3c:	4629      	mov	r1, r5
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f001 fe80 	bl	8009944 <_Bfree>
 8007c44:	e5dc      	b.n	8007800 <_strtod_l+0x88>
 8007c46:	4b36      	ldr	r3, [pc, #216]	; (8007d20 <_strtod_l+0x5a8>)
 8007c48:	9304      	str	r3, [sp, #16]
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007c50:	4650      	mov	r0, sl
 8007c52:	4659      	mov	r1, fp
 8007c54:	4699      	mov	r9, r3
 8007c56:	f1b8 0f01 	cmp.w	r8, #1
 8007c5a:	dc21      	bgt.n	8007ca0 <_strtod_l+0x528>
 8007c5c:	b10b      	cbz	r3, 8007c62 <_strtod_l+0x4ea>
 8007c5e:	4682      	mov	sl, r0
 8007c60:	468b      	mov	fp, r1
 8007c62:	4b2f      	ldr	r3, [pc, #188]	; (8007d20 <_strtod_l+0x5a8>)
 8007c64:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007c68:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007c6c:	4652      	mov	r2, sl
 8007c6e:	465b      	mov	r3, fp
 8007c70:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007c74:	f7f8 fcc0 	bl	80005f8 <__aeabi_dmul>
 8007c78:	4b2a      	ldr	r3, [pc, #168]	; (8007d24 <_strtod_l+0x5ac>)
 8007c7a:	460a      	mov	r2, r1
 8007c7c:	400b      	ands	r3, r1
 8007c7e:	492a      	ldr	r1, [pc, #168]	; (8007d28 <_strtod_l+0x5b0>)
 8007c80:	428b      	cmp	r3, r1
 8007c82:	4682      	mov	sl, r0
 8007c84:	d8bc      	bhi.n	8007c00 <_strtod_l+0x488>
 8007c86:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007c8a:	428b      	cmp	r3, r1
 8007c8c:	bf86      	itte	hi
 8007c8e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007d2c <_strtod_l+0x5b4>
 8007c92:	f04f 3aff 	movhi.w	sl, #4294967295
 8007c96:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	9304      	str	r3, [sp, #16]
 8007c9e:	e084      	b.n	8007daa <_strtod_l+0x632>
 8007ca0:	f018 0f01 	tst.w	r8, #1
 8007ca4:	d005      	beq.n	8007cb2 <_strtod_l+0x53a>
 8007ca6:	9b04      	ldr	r3, [sp, #16]
 8007ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cac:	f7f8 fca4 	bl	80005f8 <__aeabi_dmul>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	9a04      	ldr	r2, [sp, #16]
 8007cb4:	3208      	adds	r2, #8
 8007cb6:	f109 0901 	add.w	r9, r9, #1
 8007cba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007cbe:	9204      	str	r2, [sp, #16]
 8007cc0:	e7c9      	b.n	8007c56 <_strtod_l+0x4de>
 8007cc2:	d0ea      	beq.n	8007c9a <_strtod_l+0x522>
 8007cc4:	f1c8 0800 	rsb	r8, r8, #0
 8007cc8:	f018 020f 	ands.w	r2, r8, #15
 8007ccc:	d00a      	beq.n	8007ce4 <_strtod_l+0x56c>
 8007cce:	4b13      	ldr	r3, [pc, #76]	; (8007d1c <_strtod_l+0x5a4>)
 8007cd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cd4:	4650      	mov	r0, sl
 8007cd6:	4659      	mov	r1, fp
 8007cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cdc:	f7f8 fdb6 	bl	800084c <__aeabi_ddiv>
 8007ce0:	4682      	mov	sl, r0
 8007ce2:	468b      	mov	fp, r1
 8007ce4:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007ce8:	d0d7      	beq.n	8007c9a <_strtod_l+0x522>
 8007cea:	f1b8 0f1f 	cmp.w	r8, #31
 8007cee:	dd1f      	ble.n	8007d30 <_strtod_l+0x5b8>
 8007cf0:	2500      	movs	r5, #0
 8007cf2:	462e      	mov	r6, r5
 8007cf4:	9507      	str	r5, [sp, #28]
 8007cf6:	9505      	str	r5, [sp, #20]
 8007cf8:	2322      	movs	r3, #34	; 0x22
 8007cfa:	f04f 0a00 	mov.w	sl, #0
 8007cfe:	f04f 0b00 	mov.w	fp, #0
 8007d02:	6023      	str	r3, [r4, #0]
 8007d04:	e786      	b.n	8007c14 <_strtod_l+0x49c>
 8007d06:	bf00      	nop
 8007d08:	0800b351 	.word	0x0800b351
 8007d0c:	0800b394 	.word	0x0800b394
 8007d10:	0800b349 	.word	0x0800b349
 8007d14:	0800b4d4 	.word	0x0800b4d4
 8007d18:	0800b780 	.word	0x0800b780
 8007d1c:	0800b660 	.word	0x0800b660
 8007d20:	0800b638 	.word	0x0800b638
 8007d24:	7ff00000 	.word	0x7ff00000
 8007d28:	7ca00000 	.word	0x7ca00000
 8007d2c:	7fefffff 	.word	0x7fefffff
 8007d30:	f018 0310 	ands.w	r3, r8, #16
 8007d34:	bf18      	it	ne
 8007d36:	236a      	movne	r3, #106	; 0x6a
 8007d38:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80080e8 <_strtod_l+0x970>
 8007d3c:	9304      	str	r3, [sp, #16]
 8007d3e:	4650      	mov	r0, sl
 8007d40:	4659      	mov	r1, fp
 8007d42:	2300      	movs	r3, #0
 8007d44:	f018 0f01 	tst.w	r8, #1
 8007d48:	d004      	beq.n	8007d54 <_strtod_l+0x5dc>
 8007d4a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007d4e:	f7f8 fc53 	bl	80005f8 <__aeabi_dmul>
 8007d52:	2301      	movs	r3, #1
 8007d54:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007d58:	f109 0908 	add.w	r9, r9, #8
 8007d5c:	d1f2      	bne.n	8007d44 <_strtod_l+0x5cc>
 8007d5e:	b10b      	cbz	r3, 8007d64 <_strtod_l+0x5ec>
 8007d60:	4682      	mov	sl, r0
 8007d62:	468b      	mov	fp, r1
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	b1c3      	cbz	r3, 8007d9a <_strtod_l+0x622>
 8007d68:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007d6c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	4659      	mov	r1, fp
 8007d74:	dd11      	ble.n	8007d9a <_strtod_l+0x622>
 8007d76:	2b1f      	cmp	r3, #31
 8007d78:	f340 8124 	ble.w	8007fc4 <_strtod_l+0x84c>
 8007d7c:	2b34      	cmp	r3, #52	; 0x34
 8007d7e:	bfde      	ittt	le
 8007d80:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007d84:	f04f 33ff 	movle.w	r3, #4294967295
 8007d88:	fa03 f202 	lslle.w	r2, r3, r2
 8007d8c:	f04f 0a00 	mov.w	sl, #0
 8007d90:	bfcc      	ite	gt
 8007d92:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007d96:	ea02 0b01 	andle.w	fp, r2, r1
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4650      	mov	r0, sl
 8007da0:	4659      	mov	r1, fp
 8007da2:	f7f8 fe91 	bl	8000ac8 <__aeabi_dcmpeq>
 8007da6:	2800      	cmp	r0, #0
 8007da8:	d1a2      	bne.n	8007cf0 <_strtod_l+0x578>
 8007daa:	9b07      	ldr	r3, [sp, #28]
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	9908      	ldr	r1, [sp, #32]
 8007db0:	462b      	mov	r3, r5
 8007db2:	463a      	mov	r2, r7
 8007db4:	4620      	mov	r0, r4
 8007db6:	f001 fe2d 	bl	8009a14 <__s2b>
 8007dba:	9007      	str	r0, [sp, #28]
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	f43f af1f 	beq.w	8007c00 <_strtod_l+0x488>
 8007dc2:	9b05      	ldr	r3, [sp, #20]
 8007dc4:	1b9e      	subs	r6, r3, r6
 8007dc6:	9b06      	ldr	r3, [sp, #24]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bfb4      	ite	lt
 8007dcc:	4633      	movlt	r3, r6
 8007dce:	2300      	movge	r3, #0
 8007dd0:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd2:	9b06      	ldr	r3, [sp, #24]
 8007dd4:	2500      	movs	r5, #0
 8007dd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007dda:	9312      	str	r3, [sp, #72]	; 0x48
 8007ddc:	462e      	mov	r6, r5
 8007dde:	9b07      	ldr	r3, [sp, #28]
 8007de0:	4620      	mov	r0, r4
 8007de2:	6859      	ldr	r1, [r3, #4]
 8007de4:	f001 fd6e 	bl	80098c4 <_Balloc>
 8007de8:	9005      	str	r0, [sp, #20]
 8007dea:	2800      	cmp	r0, #0
 8007dec:	f43f af0c 	beq.w	8007c08 <_strtod_l+0x490>
 8007df0:	9b07      	ldr	r3, [sp, #28]
 8007df2:	691a      	ldr	r2, [r3, #16]
 8007df4:	3202      	adds	r2, #2
 8007df6:	f103 010c 	add.w	r1, r3, #12
 8007dfa:	0092      	lsls	r2, r2, #2
 8007dfc:	300c      	adds	r0, #12
 8007dfe:	f001 fd53 	bl	80098a8 <memcpy>
 8007e02:	ec4b ab10 	vmov	d0, sl, fp
 8007e06:	aa1a      	add	r2, sp, #104	; 0x68
 8007e08:	a919      	add	r1, sp, #100	; 0x64
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	f002 f948 	bl	800a0a0 <__d2b>
 8007e10:	ec4b ab18 	vmov	d8, sl, fp
 8007e14:	9018      	str	r0, [sp, #96]	; 0x60
 8007e16:	2800      	cmp	r0, #0
 8007e18:	f43f aef6 	beq.w	8007c08 <_strtod_l+0x490>
 8007e1c:	2101      	movs	r1, #1
 8007e1e:	4620      	mov	r0, r4
 8007e20:	f001 fe92 	bl	8009b48 <__i2b>
 8007e24:	4606      	mov	r6, r0
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f43f aeee 	beq.w	8007c08 <_strtod_l+0x490>
 8007e2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e2e:	9904      	ldr	r1, [sp, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bfab      	itete	ge
 8007e34:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007e36:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007e38:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007e3a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007e3e:	bfac      	ite	ge
 8007e40:	eb03 0902 	addge.w	r9, r3, r2
 8007e44:	1ad7      	sublt	r7, r2, r3
 8007e46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007e48:	eba3 0801 	sub.w	r8, r3, r1
 8007e4c:	4490      	add	r8, r2
 8007e4e:	4ba1      	ldr	r3, [pc, #644]	; (80080d4 <_strtod_l+0x95c>)
 8007e50:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e54:	4598      	cmp	r8, r3
 8007e56:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007e5a:	f280 80c7 	bge.w	8007fec <_strtod_l+0x874>
 8007e5e:	eba3 0308 	sub.w	r3, r3, r8
 8007e62:	2b1f      	cmp	r3, #31
 8007e64:	eba2 0203 	sub.w	r2, r2, r3
 8007e68:	f04f 0101 	mov.w	r1, #1
 8007e6c:	f300 80b1 	bgt.w	8007fd2 <_strtod_l+0x85a>
 8007e70:	fa01 f303 	lsl.w	r3, r1, r3
 8007e74:	930d      	str	r3, [sp, #52]	; 0x34
 8007e76:	2300      	movs	r3, #0
 8007e78:	9308      	str	r3, [sp, #32]
 8007e7a:	eb09 0802 	add.w	r8, r9, r2
 8007e7e:	9b04      	ldr	r3, [sp, #16]
 8007e80:	45c1      	cmp	r9, r8
 8007e82:	4417      	add	r7, r2
 8007e84:	441f      	add	r7, r3
 8007e86:	464b      	mov	r3, r9
 8007e88:	bfa8      	it	ge
 8007e8a:	4643      	movge	r3, r8
 8007e8c:	42bb      	cmp	r3, r7
 8007e8e:	bfa8      	it	ge
 8007e90:	463b      	movge	r3, r7
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	bfc2      	ittt	gt
 8007e96:	eba8 0803 	subgt.w	r8, r8, r3
 8007e9a:	1aff      	subgt	r7, r7, r3
 8007e9c:	eba9 0903 	subgt.w	r9, r9, r3
 8007ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	dd17      	ble.n	8007ed6 <_strtod_l+0x75e>
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f001 ff0c 	bl	8009cc8 <__pow5mult>
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	f43f aea8 	beq.w	8007c08 <_strtod_l+0x490>
 8007eb8:	4601      	mov	r1, r0
 8007eba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	f001 fe59 	bl	8009b74 <__multiply>
 8007ec2:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	f43f ae9f 	beq.w	8007c08 <_strtod_l+0x490>
 8007eca:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f001 fd39 	bl	8009944 <_Bfree>
 8007ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ed4:	9318      	str	r3, [sp, #96]	; 0x60
 8007ed6:	f1b8 0f00 	cmp.w	r8, #0
 8007eda:	f300 808c 	bgt.w	8007ff6 <_strtod_l+0x87e>
 8007ede:	9b06      	ldr	r3, [sp, #24]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	dd08      	ble.n	8007ef6 <_strtod_l+0x77e>
 8007ee4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ee6:	9905      	ldr	r1, [sp, #20]
 8007ee8:	4620      	mov	r0, r4
 8007eea:	f001 feed 	bl	8009cc8 <__pow5mult>
 8007eee:	9005      	str	r0, [sp, #20]
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	f43f ae89 	beq.w	8007c08 <_strtod_l+0x490>
 8007ef6:	2f00      	cmp	r7, #0
 8007ef8:	dd08      	ble.n	8007f0c <_strtod_l+0x794>
 8007efa:	9905      	ldr	r1, [sp, #20]
 8007efc:	463a      	mov	r2, r7
 8007efe:	4620      	mov	r0, r4
 8007f00:	f001 ff3c 	bl	8009d7c <__lshift>
 8007f04:	9005      	str	r0, [sp, #20]
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f43f ae7e 	beq.w	8007c08 <_strtod_l+0x490>
 8007f0c:	f1b9 0f00 	cmp.w	r9, #0
 8007f10:	dd08      	ble.n	8007f24 <_strtod_l+0x7ac>
 8007f12:	4631      	mov	r1, r6
 8007f14:	464a      	mov	r2, r9
 8007f16:	4620      	mov	r0, r4
 8007f18:	f001 ff30 	bl	8009d7c <__lshift>
 8007f1c:	4606      	mov	r6, r0
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f43f ae72 	beq.w	8007c08 <_strtod_l+0x490>
 8007f24:	9a05      	ldr	r2, [sp, #20]
 8007f26:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f001 ffb3 	bl	8009e94 <__mdiff>
 8007f2e:	4605      	mov	r5, r0
 8007f30:	2800      	cmp	r0, #0
 8007f32:	f43f ae69 	beq.w	8007c08 <_strtod_l+0x490>
 8007f36:	68c3      	ldr	r3, [r0, #12]
 8007f38:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	60c3      	str	r3, [r0, #12]
 8007f3e:	4631      	mov	r1, r6
 8007f40:	f001 ff8c 	bl	8009e5c <__mcmp>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	da60      	bge.n	800800a <_strtod_l+0x892>
 8007f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f4a:	ea53 030a 	orrs.w	r3, r3, sl
 8007f4e:	f040 8082 	bne.w	8008056 <_strtod_l+0x8de>
 8007f52:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d17d      	bne.n	8008056 <_strtod_l+0x8de>
 8007f5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007f5e:	0d1b      	lsrs	r3, r3, #20
 8007f60:	051b      	lsls	r3, r3, #20
 8007f62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007f66:	d976      	bls.n	8008056 <_strtod_l+0x8de>
 8007f68:	696b      	ldr	r3, [r5, #20]
 8007f6a:	b913      	cbnz	r3, 8007f72 <_strtod_l+0x7fa>
 8007f6c:	692b      	ldr	r3, [r5, #16]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	dd71      	ble.n	8008056 <_strtod_l+0x8de>
 8007f72:	4629      	mov	r1, r5
 8007f74:	2201      	movs	r2, #1
 8007f76:	4620      	mov	r0, r4
 8007f78:	f001 ff00 	bl	8009d7c <__lshift>
 8007f7c:	4631      	mov	r1, r6
 8007f7e:	4605      	mov	r5, r0
 8007f80:	f001 ff6c 	bl	8009e5c <__mcmp>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	dd66      	ble.n	8008056 <_strtod_l+0x8de>
 8007f88:	9904      	ldr	r1, [sp, #16]
 8007f8a:	4a53      	ldr	r2, [pc, #332]	; (80080d8 <_strtod_l+0x960>)
 8007f8c:	465b      	mov	r3, fp
 8007f8e:	2900      	cmp	r1, #0
 8007f90:	f000 8081 	beq.w	8008096 <_strtod_l+0x91e>
 8007f94:	ea02 010b 	and.w	r1, r2, fp
 8007f98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f9c:	dc7b      	bgt.n	8008096 <_strtod_l+0x91e>
 8007f9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007fa2:	f77f aea9 	ble.w	8007cf8 <_strtod_l+0x580>
 8007fa6:	4b4d      	ldr	r3, [pc, #308]	; (80080dc <_strtod_l+0x964>)
 8007fa8:	4650      	mov	r0, sl
 8007faa:	4659      	mov	r1, fp
 8007fac:	2200      	movs	r2, #0
 8007fae:	f7f8 fb23 	bl	80005f8 <__aeabi_dmul>
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4303      	orrs	r3, r0
 8007fb6:	bf08      	it	eq
 8007fb8:	2322      	moveq	r3, #34	; 0x22
 8007fba:	4682      	mov	sl, r0
 8007fbc:	468b      	mov	fp, r1
 8007fbe:	bf08      	it	eq
 8007fc0:	6023      	streq	r3, [r4, #0]
 8007fc2:	e62b      	b.n	8007c1c <_strtod_l+0x4a4>
 8007fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fcc:	ea03 0a0a 	and.w	sl, r3, sl
 8007fd0:	e6e3      	b.n	8007d9a <_strtod_l+0x622>
 8007fd2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007fd6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007fda:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007fde:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007fe2:	fa01 f308 	lsl.w	r3, r1, r8
 8007fe6:	9308      	str	r3, [sp, #32]
 8007fe8:	910d      	str	r1, [sp, #52]	; 0x34
 8007fea:	e746      	b.n	8007e7a <_strtod_l+0x702>
 8007fec:	2300      	movs	r3, #0
 8007fee:	9308      	str	r3, [sp, #32]
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	930d      	str	r3, [sp, #52]	; 0x34
 8007ff4:	e741      	b.n	8007e7a <_strtod_l+0x702>
 8007ff6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ff8:	4642      	mov	r2, r8
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f001 febe 	bl	8009d7c <__lshift>
 8008000:	9018      	str	r0, [sp, #96]	; 0x60
 8008002:	2800      	cmp	r0, #0
 8008004:	f47f af6b 	bne.w	8007ede <_strtod_l+0x766>
 8008008:	e5fe      	b.n	8007c08 <_strtod_l+0x490>
 800800a:	465f      	mov	r7, fp
 800800c:	d16e      	bne.n	80080ec <_strtod_l+0x974>
 800800e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008010:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008014:	b342      	cbz	r2, 8008068 <_strtod_l+0x8f0>
 8008016:	4a32      	ldr	r2, [pc, #200]	; (80080e0 <_strtod_l+0x968>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d128      	bne.n	800806e <_strtod_l+0x8f6>
 800801c:	9b04      	ldr	r3, [sp, #16]
 800801e:	4651      	mov	r1, sl
 8008020:	b1eb      	cbz	r3, 800805e <_strtod_l+0x8e6>
 8008022:	4b2d      	ldr	r3, [pc, #180]	; (80080d8 <_strtod_l+0x960>)
 8008024:	403b      	ands	r3, r7
 8008026:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800802a:	f04f 32ff 	mov.w	r2, #4294967295
 800802e:	d819      	bhi.n	8008064 <_strtod_l+0x8ec>
 8008030:	0d1b      	lsrs	r3, r3, #20
 8008032:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008036:	fa02 f303 	lsl.w	r3, r2, r3
 800803a:	4299      	cmp	r1, r3
 800803c:	d117      	bne.n	800806e <_strtod_l+0x8f6>
 800803e:	4b29      	ldr	r3, [pc, #164]	; (80080e4 <_strtod_l+0x96c>)
 8008040:	429f      	cmp	r7, r3
 8008042:	d102      	bne.n	800804a <_strtod_l+0x8d2>
 8008044:	3101      	adds	r1, #1
 8008046:	f43f addf 	beq.w	8007c08 <_strtod_l+0x490>
 800804a:	4b23      	ldr	r3, [pc, #140]	; (80080d8 <_strtod_l+0x960>)
 800804c:	403b      	ands	r3, r7
 800804e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008052:	f04f 0a00 	mov.w	sl, #0
 8008056:	9b04      	ldr	r3, [sp, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1a4      	bne.n	8007fa6 <_strtod_l+0x82e>
 800805c:	e5de      	b.n	8007c1c <_strtod_l+0x4a4>
 800805e:	f04f 33ff 	mov.w	r3, #4294967295
 8008062:	e7ea      	b.n	800803a <_strtod_l+0x8c2>
 8008064:	4613      	mov	r3, r2
 8008066:	e7e8      	b.n	800803a <_strtod_l+0x8c2>
 8008068:	ea53 030a 	orrs.w	r3, r3, sl
 800806c:	d08c      	beq.n	8007f88 <_strtod_l+0x810>
 800806e:	9b08      	ldr	r3, [sp, #32]
 8008070:	b1db      	cbz	r3, 80080aa <_strtod_l+0x932>
 8008072:	423b      	tst	r3, r7
 8008074:	d0ef      	beq.n	8008056 <_strtod_l+0x8de>
 8008076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008078:	9a04      	ldr	r2, [sp, #16]
 800807a:	4650      	mov	r0, sl
 800807c:	4659      	mov	r1, fp
 800807e:	b1c3      	cbz	r3, 80080b2 <_strtod_l+0x93a>
 8008080:	f7ff fb5c 	bl	800773c <sulp>
 8008084:	4602      	mov	r2, r0
 8008086:	460b      	mov	r3, r1
 8008088:	ec51 0b18 	vmov	r0, r1, d8
 800808c:	f7f8 f8fe 	bl	800028c <__adddf3>
 8008090:	4682      	mov	sl, r0
 8008092:	468b      	mov	fp, r1
 8008094:	e7df      	b.n	8008056 <_strtod_l+0x8de>
 8008096:	4013      	ands	r3, r2
 8008098:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800809c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80080a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80080a4:	f04f 3aff 	mov.w	sl, #4294967295
 80080a8:	e7d5      	b.n	8008056 <_strtod_l+0x8de>
 80080aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080ac:	ea13 0f0a 	tst.w	r3, sl
 80080b0:	e7e0      	b.n	8008074 <_strtod_l+0x8fc>
 80080b2:	f7ff fb43 	bl	800773c <sulp>
 80080b6:	4602      	mov	r2, r0
 80080b8:	460b      	mov	r3, r1
 80080ba:	ec51 0b18 	vmov	r0, r1, d8
 80080be:	f7f8 f8e3 	bl	8000288 <__aeabi_dsub>
 80080c2:	2200      	movs	r2, #0
 80080c4:	2300      	movs	r3, #0
 80080c6:	4682      	mov	sl, r0
 80080c8:	468b      	mov	fp, r1
 80080ca:	f7f8 fcfd 	bl	8000ac8 <__aeabi_dcmpeq>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d0c1      	beq.n	8008056 <_strtod_l+0x8de>
 80080d2:	e611      	b.n	8007cf8 <_strtod_l+0x580>
 80080d4:	fffffc02 	.word	0xfffffc02
 80080d8:	7ff00000 	.word	0x7ff00000
 80080dc:	39500000 	.word	0x39500000
 80080e0:	000fffff 	.word	0x000fffff
 80080e4:	7fefffff 	.word	0x7fefffff
 80080e8:	0800b3a8 	.word	0x0800b3a8
 80080ec:	4631      	mov	r1, r6
 80080ee:	4628      	mov	r0, r5
 80080f0:	f002 f832 	bl	800a158 <__ratio>
 80080f4:	ec59 8b10 	vmov	r8, r9, d0
 80080f8:	ee10 0a10 	vmov	r0, s0
 80080fc:	2200      	movs	r2, #0
 80080fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008102:	4649      	mov	r1, r9
 8008104:	f7f8 fcf4 	bl	8000af0 <__aeabi_dcmple>
 8008108:	2800      	cmp	r0, #0
 800810a:	d07a      	beq.n	8008202 <_strtod_l+0xa8a>
 800810c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800810e:	2b00      	cmp	r3, #0
 8008110:	d04a      	beq.n	80081a8 <_strtod_l+0xa30>
 8008112:	4b95      	ldr	r3, [pc, #596]	; (8008368 <_strtod_l+0xbf0>)
 8008114:	2200      	movs	r2, #0
 8008116:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800811a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008368 <_strtod_l+0xbf0>
 800811e:	f04f 0800 	mov.w	r8, #0
 8008122:	4b92      	ldr	r3, [pc, #584]	; (800836c <_strtod_l+0xbf4>)
 8008124:	403b      	ands	r3, r7
 8008126:	930d      	str	r3, [sp, #52]	; 0x34
 8008128:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800812a:	4b91      	ldr	r3, [pc, #580]	; (8008370 <_strtod_l+0xbf8>)
 800812c:	429a      	cmp	r2, r3
 800812e:	f040 80b0 	bne.w	8008292 <_strtod_l+0xb1a>
 8008132:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008136:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800813a:	ec4b ab10 	vmov	d0, sl, fp
 800813e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008142:	f001 ff31 	bl	8009fa8 <__ulp>
 8008146:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800814a:	ec53 2b10 	vmov	r2, r3, d0
 800814e:	f7f8 fa53 	bl	80005f8 <__aeabi_dmul>
 8008152:	4652      	mov	r2, sl
 8008154:	465b      	mov	r3, fp
 8008156:	f7f8 f899 	bl	800028c <__adddf3>
 800815a:	460b      	mov	r3, r1
 800815c:	4983      	ldr	r1, [pc, #524]	; (800836c <_strtod_l+0xbf4>)
 800815e:	4a85      	ldr	r2, [pc, #532]	; (8008374 <_strtod_l+0xbfc>)
 8008160:	4019      	ands	r1, r3
 8008162:	4291      	cmp	r1, r2
 8008164:	4682      	mov	sl, r0
 8008166:	d960      	bls.n	800822a <_strtod_l+0xab2>
 8008168:	ee18 3a90 	vmov	r3, s17
 800816c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008170:	4293      	cmp	r3, r2
 8008172:	d104      	bne.n	800817e <_strtod_l+0xa06>
 8008174:	ee18 3a10 	vmov	r3, s16
 8008178:	3301      	adds	r3, #1
 800817a:	f43f ad45 	beq.w	8007c08 <_strtod_l+0x490>
 800817e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008380 <_strtod_l+0xc08>
 8008182:	f04f 3aff 	mov.w	sl, #4294967295
 8008186:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008188:	4620      	mov	r0, r4
 800818a:	f001 fbdb 	bl	8009944 <_Bfree>
 800818e:	9905      	ldr	r1, [sp, #20]
 8008190:	4620      	mov	r0, r4
 8008192:	f001 fbd7 	bl	8009944 <_Bfree>
 8008196:	4631      	mov	r1, r6
 8008198:	4620      	mov	r0, r4
 800819a:	f001 fbd3 	bl	8009944 <_Bfree>
 800819e:	4629      	mov	r1, r5
 80081a0:	4620      	mov	r0, r4
 80081a2:	f001 fbcf 	bl	8009944 <_Bfree>
 80081a6:	e61a      	b.n	8007dde <_strtod_l+0x666>
 80081a8:	f1ba 0f00 	cmp.w	sl, #0
 80081ac:	d11b      	bne.n	80081e6 <_strtod_l+0xa6e>
 80081ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081b2:	b9f3      	cbnz	r3, 80081f2 <_strtod_l+0xa7a>
 80081b4:	4b6c      	ldr	r3, [pc, #432]	; (8008368 <_strtod_l+0xbf0>)
 80081b6:	2200      	movs	r2, #0
 80081b8:	4640      	mov	r0, r8
 80081ba:	4649      	mov	r1, r9
 80081bc:	f7f8 fc8e 	bl	8000adc <__aeabi_dcmplt>
 80081c0:	b9d0      	cbnz	r0, 80081f8 <_strtod_l+0xa80>
 80081c2:	4640      	mov	r0, r8
 80081c4:	4649      	mov	r1, r9
 80081c6:	4b6c      	ldr	r3, [pc, #432]	; (8008378 <_strtod_l+0xc00>)
 80081c8:	2200      	movs	r2, #0
 80081ca:	f7f8 fa15 	bl	80005f8 <__aeabi_dmul>
 80081ce:	4680      	mov	r8, r0
 80081d0:	4689      	mov	r9, r1
 80081d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80081d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80081da:	9315      	str	r3, [sp, #84]	; 0x54
 80081dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80081e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80081e4:	e79d      	b.n	8008122 <_strtod_l+0x9aa>
 80081e6:	f1ba 0f01 	cmp.w	sl, #1
 80081ea:	d102      	bne.n	80081f2 <_strtod_l+0xa7a>
 80081ec:	2f00      	cmp	r7, #0
 80081ee:	f43f ad83 	beq.w	8007cf8 <_strtod_l+0x580>
 80081f2:	4b62      	ldr	r3, [pc, #392]	; (800837c <_strtod_l+0xc04>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	e78e      	b.n	8008116 <_strtod_l+0x99e>
 80081f8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008378 <_strtod_l+0xc00>
 80081fc:	f04f 0800 	mov.w	r8, #0
 8008200:	e7e7      	b.n	80081d2 <_strtod_l+0xa5a>
 8008202:	4b5d      	ldr	r3, [pc, #372]	; (8008378 <_strtod_l+0xc00>)
 8008204:	4640      	mov	r0, r8
 8008206:	4649      	mov	r1, r9
 8008208:	2200      	movs	r2, #0
 800820a:	f7f8 f9f5 	bl	80005f8 <__aeabi_dmul>
 800820e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008210:	4680      	mov	r8, r0
 8008212:	4689      	mov	r9, r1
 8008214:	b933      	cbnz	r3, 8008224 <_strtod_l+0xaac>
 8008216:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800821a:	900e      	str	r0, [sp, #56]	; 0x38
 800821c:	930f      	str	r3, [sp, #60]	; 0x3c
 800821e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008222:	e7dd      	b.n	80081e0 <_strtod_l+0xa68>
 8008224:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008228:	e7f9      	b.n	800821e <_strtod_l+0xaa6>
 800822a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800822e:	9b04      	ldr	r3, [sp, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1a8      	bne.n	8008186 <_strtod_l+0xa0e>
 8008234:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008238:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800823a:	0d1b      	lsrs	r3, r3, #20
 800823c:	051b      	lsls	r3, r3, #20
 800823e:	429a      	cmp	r2, r3
 8008240:	d1a1      	bne.n	8008186 <_strtod_l+0xa0e>
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	f7f8 fd37 	bl	8000cb8 <__aeabi_d2lz>
 800824a:	f7f8 f9a7 	bl	800059c <__aeabi_l2d>
 800824e:	4602      	mov	r2, r0
 8008250:	460b      	mov	r3, r1
 8008252:	4640      	mov	r0, r8
 8008254:	4649      	mov	r1, r9
 8008256:	f7f8 f817 	bl	8000288 <__aeabi_dsub>
 800825a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800825c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008260:	ea43 030a 	orr.w	r3, r3, sl
 8008264:	4313      	orrs	r3, r2
 8008266:	4680      	mov	r8, r0
 8008268:	4689      	mov	r9, r1
 800826a:	d055      	beq.n	8008318 <_strtod_l+0xba0>
 800826c:	a336      	add	r3, pc, #216	; (adr r3, 8008348 <_strtod_l+0xbd0>)
 800826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008272:	f7f8 fc33 	bl	8000adc <__aeabi_dcmplt>
 8008276:	2800      	cmp	r0, #0
 8008278:	f47f acd0 	bne.w	8007c1c <_strtod_l+0x4a4>
 800827c:	a334      	add	r3, pc, #208	; (adr r3, 8008350 <_strtod_l+0xbd8>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	4640      	mov	r0, r8
 8008284:	4649      	mov	r1, r9
 8008286:	f7f8 fc47 	bl	8000b18 <__aeabi_dcmpgt>
 800828a:	2800      	cmp	r0, #0
 800828c:	f43f af7b 	beq.w	8008186 <_strtod_l+0xa0e>
 8008290:	e4c4      	b.n	8007c1c <_strtod_l+0x4a4>
 8008292:	9b04      	ldr	r3, [sp, #16]
 8008294:	b333      	cbz	r3, 80082e4 <_strtod_l+0xb6c>
 8008296:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008298:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800829c:	d822      	bhi.n	80082e4 <_strtod_l+0xb6c>
 800829e:	a32e      	add	r3, pc, #184	; (adr r3, 8008358 <_strtod_l+0xbe0>)
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	4640      	mov	r0, r8
 80082a6:	4649      	mov	r1, r9
 80082a8:	f7f8 fc22 	bl	8000af0 <__aeabi_dcmple>
 80082ac:	b1a0      	cbz	r0, 80082d8 <_strtod_l+0xb60>
 80082ae:	4649      	mov	r1, r9
 80082b0:	4640      	mov	r0, r8
 80082b2:	f7f8 fc79 	bl	8000ba8 <__aeabi_d2uiz>
 80082b6:	2801      	cmp	r0, #1
 80082b8:	bf38      	it	cc
 80082ba:	2001      	movcc	r0, #1
 80082bc:	f7f8 f922 	bl	8000504 <__aeabi_ui2d>
 80082c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082c2:	4680      	mov	r8, r0
 80082c4:	4689      	mov	r9, r1
 80082c6:	bb23      	cbnz	r3, 8008312 <_strtod_l+0xb9a>
 80082c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082cc:	9010      	str	r0, [sp, #64]	; 0x40
 80082ce:	9311      	str	r3, [sp, #68]	; 0x44
 80082d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80082d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082dc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80082e0:	1a9b      	subs	r3, r3, r2
 80082e2:	9309      	str	r3, [sp, #36]	; 0x24
 80082e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80082e8:	eeb0 0a48 	vmov.f32	s0, s16
 80082ec:	eef0 0a68 	vmov.f32	s1, s17
 80082f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80082f4:	f001 fe58 	bl	8009fa8 <__ulp>
 80082f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80082fc:	ec53 2b10 	vmov	r2, r3, d0
 8008300:	f7f8 f97a 	bl	80005f8 <__aeabi_dmul>
 8008304:	ec53 2b18 	vmov	r2, r3, d8
 8008308:	f7f7 ffc0 	bl	800028c <__adddf3>
 800830c:	4682      	mov	sl, r0
 800830e:	468b      	mov	fp, r1
 8008310:	e78d      	b.n	800822e <_strtod_l+0xab6>
 8008312:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008316:	e7db      	b.n	80082d0 <_strtod_l+0xb58>
 8008318:	a311      	add	r3, pc, #68	; (adr r3, 8008360 <_strtod_l+0xbe8>)
 800831a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831e:	f7f8 fbdd 	bl	8000adc <__aeabi_dcmplt>
 8008322:	e7b2      	b.n	800828a <_strtod_l+0xb12>
 8008324:	2300      	movs	r3, #0
 8008326:	930a      	str	r3, [sp, #40]	; 0x28
 8008328:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800832a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800832c:	6013      	str	r3, [r2, #0]
 800832e:	f7ff ba6b 	b.w	8007808 <_strtod_l+0x90>
 8008332:	2a65      	cmp	r2, #101	; 0x65
 8008334:	f43f ab5f 	beq.w	80079f6 <_strtod_l+0x27e>
 8008338:	2a45      	cmp	r2, #69	; 0x45
 800833a:	f43f ab5c 	beq.w	80079f6 <_strtod_l+0x27e>
 800833e:	2301      	movs	r3, #1
 8008340:	f7ff bb94 	b.w	8007a6c <_strtod_l+0x2f4>
 8008344:	f3af 8000 	nop.w
 8008348:	94a03595 	.word	0x94a03595
 800834c:	3fdfffff 	.word	0x3fdfffff
 8008350:	35afe535 	.word	0x35afe535
 8008354:	3fe00000 	.word	0x3fe00000
 8008358:	ffc00000 	.word	0xffc00000
 800835c:	41dfffff 	.word	0x41dfffff
 8008360:	94a03595 	.word	0x94a03595
 8008364:	3fcfffff 	.word	0x3fcfffff
 8008368:	3ff00000 	.word	0x3ff00000
 800836c:	7ff00000 	.word	0x7ff00000
 8008370:	7fe00000 	.word	0x7fe00000
 8008374:	7c9fffff 	.word	0x7c9fffff
 8008378:	3fe00000 	.word	0x3fe00000
 800837c:	bff00000 	.word	0xbff00000
 8008380:	7fefffff 	.word	0x7fefffff

08008384 <_strtod_r>:
 8008384:	4b01      	ldr	r3, [pc, #4]	; (800838c <_strtod_r+0x8>)
 8008386:	f7ff b9f7 	b.w	8007778 <_strtod_l>
 800838a:	bf00      	nop
 800838c:	20000074 	.word	0x20000074

08008390 <_strtol_l.constprop.0>:
 8008390:	2b01      	cmp	r3, #1
 8008392:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008396:	d001      	beq.n	800839c <_strtol_l.constprop.0+0xc>
 8008398:	2b24      	cmp	r3, #36	; 0x24
 800839a:	d906      	bls.n	80083aa <_strtol_l.constprop.0+0x1a>
 800839c:	f7fe fafc 	bl	8006998 <__errno>
 80083a0:	2316      	movs	r3, #22
 80083a2:	6003      	str	r3, [r0, #0]
 80083a4:	2000      	movs	r0, #0
 80083a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083aa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008490 <_strtol_l.constprop.0+0x100>
 80083ae:	460d      	mov	r5, r1
 80083b0:	462e      	mov	r6, r5
 80083b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083b6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80083ba:	f017 0708 	ands.w	r7, r7, #8
 80083be:	d1f7      	bne.n	80083b0 <_strtol_l.constprop.0+0x20>
 80083c0:	2c2d      	cmp	r4, #45	; 0x2d
 80083c2:	d132      	bne.n	800842a <_strtol_l.constprop.0+0x9a>
 80083c4:	782c      	ldrb	r4, [r5, #0]
 80083c6:	2701      	movs	r7, #1
 80083c8:	1cb5      	adds	r5, r6, #2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d05b      	beq.n	8008486 <_strtol_l.constprop.0+0xf6>
 80083ce:	2b10      	cmp	r3, #16
 80083d0:	d109      	bne.n	80083e6 <_strtol_l.constprop.0+0x56>
 80083d2:	2c30      	cmp	r4, #48	; 0x30
 80083d4:	d107      	bne.n	80083e6 <_strtol_l.constprop.0+0x56>
 80083d6:	782c      	ldrb	r4, [r5, #0]
 80083d8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80083dc:	2c58      	cmp	r4, #88	; 0x58
 80083de:	d14d      	bne.n	800847c <_strtol_l.constprop.0+0xec>
 80083e0:	786c      	ldrb	r4, [r5, #1]
 80083e2:	2310      	movs	r3, #16
 80083e4:	3502      	adds	r5, #2
 80083e6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80083ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80083ee:	f04f 0c00 	mov.w	ip, #0
 80083f2:	fbb8 f9f3 	udiv	r9, r8, r3
 80083f6:	4666      	mov	r6, ip
 80083f8:	fb03 8a19 	mls	sl, r3, r9, r8
 80083fc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008400:	f1be 0f09 	cmp.w	lr, #9
 8008404:	d816      	bhi.n	8008434 <_strtol_l.constprop.0+0xa4>
 8008406:	4674      	mov	r4, lr
 8008408:	42a3      	cmp	r3, r4
 800840a:	dd24      	ble.n	8008456 <_strtol_l.constprop.0+0xc6>
 800840c:	f1bc 0f00 	cmp.w	ip, #0
 8008410:	db1e      	blt.n	8008450 <_strtol_l.constprop.0+0xc0>
 8008412:	45b1      	cmp	r9, r6
 8008414:	d31c      	bcc.n	8008450 <_strtol_l.constprop.0+0xc0>
 8008416:	d101      	bne.n	800841c <_strtol_l.constprop.0+0x8c>
 8008418:	45a2      	cmp	sl, r4
 800841a:	db19      	blt.n	8008450 <_strtol_l.constprop.0+0xc0>
 800841c:	fb06 4603 	mla	r6, r6, r3, r4
 8008420:	f04f 0c01 	mov.w	ip, #1
 8008424:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008428:	e7e8      	b.n	80083fc <_strtol_l.constprop.0+0x6c>
 800842a:	2c2b      	cmp	r4, #43	; 0x2b
 800842c:	bf04      	itt	eq
 800842e:	782c      	ldrbeq	r4, [r5, #0]
 8008430:	1cb5      	addeq	r5, r6, #2
 8008432:	e7ca      	b.n	80083ca <_strtol_l.constprop.0+0x3a>
 8008434:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008438:	f1be 0f19 	cmp.w	lr, #25
 800843c:	d801      	bhi.n	8008442 <_strtol_l.constprop.0+0xb2>
 800843e:	3c37      	subs	r4, #55	; 0x37
 8008440:	e7e2      	b.n	8008408 <_strtol_l.constprop.0+0x78>
 8008442:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008446:	f1be 0f19 	cmp.w	lr, #25
 800844a:	d804      	bhi.n	8008456 <_strtol_l.constprop.0+0xc6>
 800844c:	3c57      	subs	r4, #87	; 0x57
 800844e:	e7db      	b.n	8008408 <_strtol_l.constprop.0+0x78>
 8008450:	f04f 3cff 	mov.w	ip, #4294967295
 8008454:	e7e6      	b.n	8008424 <_strtol_l.constprop.0+0x94>
 8008456:	f1bc 0f00 	cmp.w	ip, #0
 800845a:	da05      	bge.n	8008468 <_strtol_l.constprop.0+0xd8>
 800845c:	2322      	movs	r3, #34	; 0x22
 800845e:	6003      	str	r3, [r0, #0]
 8008460:	4646      	mov	r6, r8
 8008462:	b942      	cbnz	r2, 8008476 <_strtol_l.constprop.0+0xe6>
 8008464:	4630      	mov	r0, r6
 8008466:	e79e      	b.n	80083a6 <_strtol_l.constprop.0+0x16>
 8008468:	b107      	cbz	r7, 800846c <_strtol_l.constprop.0+0xdc>
 800846a:	4276      	negs	r6, r6
 800846c:	2a00      	cmp	r2, #0
 800846e:	d0f9      	beq.n	8008464 <_strtol_l.constprop.0+0xd4>
 8008470:	f1bc 0f00 	cmp.w	ip, #0
 8008474:	d000      	beq.n	8008478 <_strtol_l.constprop.0+0xe8>
 8008476:	1e69      	subs	r1, r5, #1
 8008478:	6011      	str	r1, [r2, #0]
 800847a:	e7f3      	b.n	8008464 <_strtol_l.constprop.0+0xd4>
 800847c:	2430      	movs	r4, #48	; 0x30
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1b1      	bne.n	80083e6 <_strtol_l.constprop.0+0x56>
 8008482:	2308      	movs	r3, #8
 8008484:	e7af      	b.n	80083e6 <_strtol_l.constprop.0+0x56>
 8008486:	2c30      	cmp	r4, #48	; 0x30
 8008488:	d0a5      	beq.n	80083d6 <_strtol_l.constprop.0+0x46>
 800848a:	230a      	movs	r3, #10
 800848c:	e7ab      	b.n	80083e6 <_strtol_l.constprop.0+0x56>
 800848e:	bf00      	nop
 8008490:	0800b3d1 	.word	0x0800b3d1

08008494 <_strtol_r>:
 8008494:	f7ff bf7c 	b.w	8008390 <_strtol_l.constprop.0>

08008498 <quorem>:
 8008498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	6903      	ldr	r3, [r0, #16]
 800849e:	690c      	ldr	r4, [r1, #16]
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	4607      	mov	r7, r0
 80084a4:	f2c0 8081 	blt.w	80085aa <quorem+0x112>
 80084a8:	3c01      	subs	r4, #1
 80084aa:	f101 0814 	add.w	r8, r1, #20
 80084ae:	f100 0514 	add.w	r5, r0, #20
 80084b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084c0:	3301      	adds	r3, #1
 80084c2:	429a      	cmp	r2, r3
 80084c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80084c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80084d0:	d331      	bcc.n	8008536 <quorem+0x9e>
 80084d2:	f04f 0e00 	mov.w	lr, #0
 80084d6:	4640      	mov	r0, r8
 80084d8:	46ac      	mov	ip, r5
 80084da:	46f2      	mov	sl, lr
 80084dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80084e0:	b293      	uxth	r3, r2
 80084e2:	fb06 e303 	mla	r3, r6, r3, lr
 80084e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	ebaa 0303 	sub.w	r3, sl, r3
 80084f0:	f8dc a000 	ldr.w	sl, [ip]
 80084f4:	0c12      	lsrs	r2, r2, #16
 80084f6:	fa13 f38a 	uxtah	r3, r3, sl
 80084fa:	fb06 e202 	mla	r2, r6, r2, lr
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	9b00      	ldr	r3, [sp, #0]
 8008502:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008506:	b292      	uxth	r2, r2
 8008508:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800850c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008510:	f8bd 3000 	ldrh.w	r3, [sp]
 8008514:	4581      	cmp	r9, r0
 8008516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800851a:	f84c 3b04 	str.w	r3, [ip], #4
 800851e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008522:	d2db      	bcs.n	80084dc <quorem+0x44>
 8008524:	f855 300b 	ldr.w	r3, [r5, fp]
 8008528:	b92b      	cbnz	r3, 8008536 <quorem+0x9e>
 800852a:	9b01      	ldr	r3, [sp, #4]
 800852c:	3b04      	subs	r3, #4
 800852e:	429d      	cmp	r5, r3
 8008530:	461a      	mov	r2, r3
 8008532:	d32e      	bcc.n	8008592 <quorem+0xfa>
 8008534:	613c      	str	r4, [r7, #16]
 8008536:	4638      	mov	r0, r7
 8008538:	f001 fc90 	bl	8009e5c <__mcmp>
 800853c:	2800      	cmp	r0, #0
 800853e:	db24      	blt.n	800858a <quorem+0xf2>
 8008540:	3601      	adds	r6, #1
 8008542:	4628      	mov	r0, r5
 8008544:	f04f 0c00 	mov.w	ip, #0
 8008548:	f858 2b04 	ldr.w	r2, [r8], #4
 800854c:	f8d0 e000 	ldr.w	lr, [r0]
 8008550:	b293      	uxth	r3, r2
 8008552:	ebac 0303 	sub.w	r3, ip, r3
 8008556:	0c12      	lsrs	r2, r2, #16
 8008558:	fa13 f38e 	uxtah	r3, r3, lr
 800855c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008560:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008564:	b29b      	uxth	r3, r3
 8008566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800856a:	45c1      	cmp	r9, r8
 800856c:	f840 3b04 	str.w	r3, [r0], #4
 8008570:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008574:	d2e8      	bcs.n	8008548 <quorem+0xb0>
 8008576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800857a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800857e:	b922      	cbnz	r2, 800858a <quorem+0xf2>
 8008580:	3b04      	subs	r3, #4
 8008582:	429d      	cmp	r5, r3
 8008584:	461a      	mov	r2, r3
 8008586:	d30a      	bcc.n	800859e <quorem+0x106>
 8008588:	613c      	str	r4, [r7, #16]
 800858a:	4630      	mov	r0, r6
 800858c:	b003      	add	sp, #12
 800858e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008592:	6812      	ldr	r2, [r2, #0]
 8008594:	3b04      	subs	r3, #4
 8008596:	2a00      	cmp	r2, #0
 8008598:	d1cc      	bne.n	8008534 <quorem+0x9c>
 800859a:	3c01      	subs	r4, #1
 800859c:	e7c7      	b.n	800852e <quorem+0x96>
 800859e:	6812      	ldr	r2, [r2, #0]
 80085a0:	3b04      	subs	r3, #4
 80085a2:	2a00      	cmp	r2, #0
 80085a4:	d1f0      	bne.n	8008588 <quorem+0xf0>
 80085a6:	3c01      	subs	r4, #1
 80085a8:	e7eb      	b.n	8008582 <quorem+0xea>
 80085aa:	2000      	movs	r0, #0
 80085ac:	e7ee      	b.n	800858c <quorem+0xf4>
	...

080085b0 <_dtoa_r>:
 80085b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b4:	ed2d 8b04 	vpush	{d8-d9}
 80085b8:	ec57 6b10 	vmov	r6, r7, d0
 80085bc:	b093      	sub	sp, #76	; 0x4c
 80085be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085c4:	9106      	str	r1, [sp, #24]
 80085c6:	ee10 aa10 	vmov	sl, s0
 80085ca:	4604      	mov	r4, r0
 80085cc:	9209      	str	r2, [sp, #36]	; 0x24
 80085ce:	930c      	str	r3, [sp, #48]	; 0x30
 80085d0:	46bb      	mov	fp, r7
 80085d2:	b975      	cbnz	r5, 80085f2 <_dtoa_r+0x42>
 80085d4:	2010      	movs	r0, #16
 80085d6:	f001 f94d 	bl	8009874 <malloc>
 80085da:	4602      	mov	r2, r0
 80085dc:	6260      	str	r0, [r4, #36]	; 0x24
 80085de:	b920      	cbnz	r0, 80085ea <_dtoa_r+0x3a>
 80085e0:	4ba7      	ldr	r3, [pc, #668]	; (8008880 <_dtoa_r+0x2d0>)
 80085e2:	21ea      	movs	r1, #234	; 0xea
 80085e4:	48a7      	ldr	r0, [pc, #668]	; (8008884 <_dtoa_r+0x2d4>)
 80085e6:	f002 f8bd 	bl	800a764 <__assert_func>
 80085ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085ee:	6005      	str	r5, [r0, #0]
 80085f0:	60c5      	str	r5, [r0, #12]
 80085f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085f4:	6819      	ldr	r1, [r3, #0]
 80085f6:	b151      	cbz	r1, 800860e <_dtoa_r+0x5e>
 80085f8:	685a      	ldr	r2, [r3, #4]
 80085fa:	604a      	str	r2, [r1, #4]
 80085fc:	2301      	movs	r3, #1
 80085fe:	4093      	lsls	r3, r2
 8008600:	608b      	str	r3, [r1, #8]
 8008602:	4620      	mov	r0, r4
 8008604:	f001 f99e 	bl	8009944 <_Bfree>
 8008608:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800860a:	2200      	movs	r2, #0
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	1e3b      	subs	r3, r7, #0
 8008610:	bfaa      	itet	ge
 8008612:	2300      	movge	r3, #0
 8008614:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008618:	f8c8 3000 	strge.w	r3, [r8]
 800861c:	4b9a      	ldr	r3, [pc, #616]	; (8008888 <_dtoa_r+0x2d8>)
 800861e:	bfbc      	itt	lt
 8008620:	2201      	movlt	r2, #1
 8008622:	f8c8 2000 	strlt.w	r2, [r8]
 8008626:	ea33 030b 	bics.w	r3, r3, fp
 800862a:	d11b      	bne.n	8008664 <_dtoa_r+0xb4>
 800862c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800862e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008638:	4333      	orrs	r3, r6
 800863a:	f000 8592 	beq.w	8009162 <_dtoa_r+0xbb2>
 800863e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008640:	b963      	cbnz	r3, 800865c <_dtoa_r+0xac>
 8008642:	4b92      	ldr	r3, [pc, #584]	; (800888c <_dtoa_r+0x2dc>)
 8008644:	e022      	b.n	800868c <_dtoa_r+0xdc>
 8008646:	4b92      	ldr	r3, [pc, #584]	; (8008890 <_dtoa_r+0x2e0>)
 8008648:	9301      	str	r3, [sp, #4]
 800864a:	3308      	adds	r3, #8
 800864c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800864e:	6013      	str	r3, [r2, #0]
 8008650:	9801      	ldr	r0, [sp, #4]
 8008652:	b013      	add	sp, #76	; 0x4c
 8008654:	ecbd 8b04 	vpop	{d8-d9}
 8008658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800865c:	4b8b      	ldr	r3, [pc, #556]	; (800888c <_dtoa_r+0x2dc>)
 800865e:	9301      	str	r3, [sp, #4]
 8008660:	3303      	adds	r3, #3
 8008662:	e7f3      	b.n	800864c <_dtoa_r+0x9c>
 8008664:	2200      	movs	r2, #0
 8008666:	2300      	movs	r3, #0
 8008668:	4650      	mov	r0, sl
 800866a:	4659      	mov	r1, fp
 800866c:	f7f8 fa2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008670:	ec4b ab19 	vmov	d9, sl, fp
 8008674:	4680      	mov	r8, r0
 8008676:	b158      	cbz	r0, 8008690 <_dtoa_r+0xe0>
 8008678:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800867a:	2301      	movs	r3, #1
 800867c:	6013      	str	r3, [r2, #0]
 800867e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008680:	2b00      	cmp	r3, #0
 8008682:	f000 856b 	beq.w	800915c <_dtoa_r+0xbac>
 8008686:	4883      	ldr	r0, [pc, #524]	; (8008894 <_dtoa_r+0x2e4>)
 8008688:	6018      	str	r0, [r3, #0]
 800868a:	1e43      	subs	r3, r0, #1
 800868c:	9301      	str	r3, [sp, #4]
 800868e:	e7df      	b.n	8008650 <_dtoa_r+0xa0>
 8008690:	ec4b ab10 	vmov	d0, sl, fp
 8008694:	aa10      	add	r2, sp, #64	; 0x40
 8008696:	a911      	add	r1, sp, #68	; 0x44
 8008698:	4620      	mov	r0, r4
 800869a:	f001 fd01 	bl	800a0a0 <__d2b>
 800869e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80086a2:	ee08 0a10 	vmov	s16, r0
 80086a6:	2d00      	cmp	r5, #0
 80086a8:	f000 8084 	beq.w	80087b4 <_dtoa_r+0x204>
 80086ac:	ee19 3a90 	vmov	r3, s19
 80086b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80086b8:	4656      	mov	r6, sl
 80086ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80086be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80086c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80086c6:	4b74      	ldr	r3, [pc, #464]	; (8008898 <_dtoa_r+0x2e8>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	4630      	mov	r0, r6
 80086cc:	4639      	mov	r1, r7
 80086ce:	f7f7 fddb 	bl	8000288 <__aeabi_dsub>
 80086d2:	a365      	add	r3, pc, #404	; (adr r3, 8008868 <_dtoa_r+0x2b8>)
 80086d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d8:	f7f7 ff8e 	bl	80005f8 <__aeabi_dmul>
 80086dc:	a364      	add	r3, pc, #400	; (adr r3, 8008870 <_dtoa_r+0x2c0>)
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	f7f7 fdd3 	bl	800028c <__adddf3>
 80086e6:	4606      	mov	r6, r0
 80086e8:	4628      	mov	r0, r5
 80086ea:	460f      	mov	r7, r1
 80086ec:	f7f7 ff1a 	bl	8000524 <__aeabi_i2d>
 80086f0:	a361      	add	r3, pc, #388	; (adr r3, 8008878 <_dtoa_r+0x2c8>)
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	f7f7 ff7f 	bl	80005f8 <__aeabi_dmul>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	4630      	mov	r0, r6
 8008700:	4639      	mov	r1, r7
 8008702:	f7f7 fdc3 	bl	800028c <__adddf3>
 8008706:	4606      	mov	r6, r0
 8008708:	460f      	mov	r7, r1
 800870a:	f7f8 fa25 	bl	8000b58 <__aeabi_d2iz>
 800870e:	2200      	movs	r2, #0
 8008710:	9000      	str	r0, [sp, #0]
 8008712:	2300      	movs	r3, #0
 8008714:	4630      	mov	r0, r6
 8008716:	4639      	mov	r1, r7
 8008718:	f7f8 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800871c:	b150      	cbz	r0, 8008734 <_dtoa_r+0x184>
 800871e:	9800      	ldr	r0, [sp, #0]
 8008720:	f7f7 ff00 	bl	8000524 <__aeabi_i2d>
 8008724:	4632      	mov	r2, r6
 8008726:	463b      	mov	r3, r7
 8008728:	f7f8 f9ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800872c:	b910      	cbnz	r0, 8008734 <_dtoa_r+0x184>
 800872e:	9b00      	ldr	r3, [sp, #0]
 8008730:	3b01      	subs	r3, #1
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	9b00      	ldr	r3, [sp, #0]
 8008736:	2b16      	cmp	r3, #22
 8008738:	d85a      	bhi.n	80087f0 <_dtoa_r+0x240>
 800873a:	9a00      	ldr	r2, [sp, #0]
 800873c:	4b57      	ldr	r3, [pc, #348]	; (800889c <_dtoa_r+0x2ec>)
 800873e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	ec51 0b19 	vmov	r0, r1, d9
 800874a:	f7f8 f9c7 	bl	8000adc <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	d050      	beq.n	80087f4 <_dtoa_r+0x244>
 8008752:	9b00      	ldr	r3, [sp, #0]
 8008754:	3b01      	subs	r3, #1
 8008756:	9300      	str	r3, [sp, #0]
 8008758:	2300      	movs	r3, #0
 800875a:	930b      	str	r3, [sp, #44]	; 0x2c
 800875c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800875e:	1b5d      	subs	r5, r3, r5
 8008760:	1e6b      	subs	r3, r5, #1
 8008762:	9305      	str	r3, [sp, #20]
 8008764:	bf45      	ittet	mi
 8008766:	f1c5 0301 	rsbmi	r3, r5, #1
 800876a:	9304      	strmi	r3, [sp, #16]
 800876c:	2300      	movpl	r3, #0
 800876e:	2300      	movmi	r3, #0
 8008770:	bf4c      	ite	mi
 8008772:	9305      	strmi	r3, [sp, #20]
 8008774:	9304      	strpl	r3, [sp, #16]
 8008776:	9b00      	ldr	r3, [sp, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	db3d      	blt.n	80087f8 <_dtoa_r+0x248>
 800877c:	9b05      	ldr	r3, [sp, #20]
 800877e:	9a00      	ldr	r2, [sp, #0]
 8008780:	920a      	str	r2, [sp, #40]	; 0x28
 8008782:	4413      	add	r3, r2
 8008784:	9305      	str	r3, [sp, #20]
 8008786:	2300      	movs	r3, #0
 8008788:	9307      	str	r3, [sp, #28]
 800878a:	9b06      	ldr	r3, [sp, #24]
 800878c:	2b09      	cmp	r3, #9
 800878e:	f200 8089 	bhi.w	80088a4 <_dtoa_r+0x2f4>
 8008792:	2b05      	cmp	r3, #5
 8008794:	bfc4      	itt	gt
 8008796:	3b04      	subgt	r3, #4
 8008798:	9306      	strgt	r3, [sp, #24]
 800879a:	9b06      	ldr	r3, [sp, #24]
 800879c:	f1a3 0302 	sub.w	r3, r3, #2
 80087a0:	bfcc      	ite	gt
 80087a2:	2500      	movgt	r5, #0
 80087a4:	2501      	movle	r5, #1
 80087a6:	2b03      	cmp	r3, #3
 80087a8:	f200 8087 	bhi.w	80088ba <_dtoa_r+0x30a>
 80087ac:	e8df f003 	tbb	[pc, r3]
 80087b0:	59383a2d 	.word	0x59383a2d
 80087b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80087b8:	441d      	add	r5, r3
 80087ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80087be:	2b20      	cmp	r3, #32
 80087c0:	bfc1      	itttt	gt
 80087c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80087ca:	fa0b f303 	lslgt.w	r3, fp, r3
 80087ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 80087d2:	bfda      	itte	le
 80087d4:	f1c3 0320 	rsble	r3, r3, #32
 80087d8:	fa06 f003 	lslle.w	r0, r6, r3
 80087dc:	4318      	orrgt	r0, r3
 80087de:	f7f7 fe91 	bl	8000504 <__aeabi_ui2d>
 80087e2:	2301      	movs	r3, #1
 80087e4:	4606      	mov	r6, r0
 80087e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80087ea:	3d01      	subs	r5, #1
 80087ec:	930e      	str	r3, [sp, #56]	; 0x38
 80087ee:	e76a      	b.n	80086c6 <_dtoa_r+0x116>
 80087f0:	2301      	movs	r3, #1
 80087f2:	e7b2      	b.n	800875a <_dtoa_r+0x1aa>
 80087f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80087f6:	e7b1      	b.n	800875c <_dtoa_r+0x1ac>
 80087f8:	9b04      	ldr	r3, [sp, #16]
 80087fa:	9a00      	ldr	r2, [sp, #0]
 80087fc:	1a9b      	subs	r3, r3, r2
 80087fe:	9304      	str	r3, [sp, #16]
 8008800:	4253      	negs	r3, r2
 8008802:	9307      	str	r3, [sp, #28]
 8008804:	2300      	movs	r3, #0
 8008806:	930a      	str	r3, [sp, #40]	; 0x28
 8008808:	e7bf      	b.n	800878a <_dtoa_r+0x1da>
 800880a:	2300      	movs	r3, #0
 800880c:	9308      	str	r3, [sp, #32]
 800880e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008810:	2b00      	cmp	r3, #0
 8008812:	dc55      	bgt.n	80088c0 <_dtoa_r+0x310>
 8008814:	2301      	movs	r3, #1
 8008816:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800881a:	461a      	mov	r2, r3
 800881c:	9209      	str	r2, [sp, #36]	; 0x24
 800881e:	e00c      	b.n	800883a <_dtoa_r+0x28a>
 8008820:	2301      	movs	r3, #1
 8008822:	e7f3      	b.n	800880c <_dtoa_r+0x25c>
 8008824:	2300      	movs	r3, #0
 8008826:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008828:	9308      	str	r3, [sp, #32]
 800882a:	9b00      	ldr	r3, [sp, #0]
 800882c:	4413      	add	r3, r2
 800882e:	9302      	str	r3, [sp, #8]
 8008830:	3301      	adds	r3, #1
 8008832:	2b01      	cmp	r3, #1
 8008834:	9303      	str	r3, [sp, #12]
 8008836:	bfb8      	it	lt
 8008838:	2301      	movlt	r3, #1
 800883a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800883c:	2200      	movs	r2, #0
 800883e:	6042      	str	r2, [r0, #4]
 8008840:	2204      	movs	r2, #4
 8008842:	f102 0614 	add.w	r6, r2, #20
 8008846:	429e      	cmp	r6, r3
 8008848:	6841      	ldr	r1, [r0, #4]
 800884a:	d93d      	bls.n	80088c8 <_dtoa_r+0x318>
 800884c:	4620      	mov	r0, r4
 800884e:	f001 f839 	bl	80098c4 <_Balloc>
 8008852:	9001      	str	r0, [sp, #4]
 8008854:	2800      	cmp	r0, #0
 8008856:	d13b      	bne.n	80088d0 <_dtoa_r+0x320>
 8008858:	4b11      	ldr	r3, [pc, #68]	; (80088a0 <_dtoa_r+0x2f0>)
 800885a:	4602      	mov	r2, r0
 800885c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008860:	e6c0      	b.n	80085e4 <_dtoa_r+0x34>
 8008862:	2301      	movs	r3, #1
 8008864:	e7df      	b.n	8008826 <_dtoa_r+0x276>
 8008866:	bf00      	nop
 8008868:	636f4361 	.word	0x636f4361
 800886c:	3fd287a7 	.word	0x3fd287a7
 8008870:	8b60c8b3 	.word	0x8b60c8b3
 8008874:	3fc68a28 	.word	0x3fc68a28
 8008878:	509f79fb 	.word	0x509f79fb
 800887c:	3fd34413 	.word	0x3fd34413
 8008880:	0800b4de 	.word	0x0800b4de
 8008884:	0800b4f5 	.word	0x0800b4f5
 8008888:	7ff00000 	.word	0x7ff00000
 800888c:	0800b4da 	.word	0x0800b4da
 8008890:	0800b4d1 	.word	0x0800b4d1
 8008894:	0800b355 	.word	0x0800b355
 8008898:	3ff80000 	.word	0x3ff80000
 800889c:	0800b660 	.word	0x0800b660
 80088a0:	0800b550 	.word	0x0800b550
 80088a4:	2501      	movs	r5, #1
 80088a6:	2300      	movs	r3, #0
 80088a8:	9306      	str	r3, [sp, #24]
 80088aa:	9508      	str	r5, [sp, #32]
 80088ac:	f04f 33ff 	mov.w	r3, #4294967295
 80088b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80088b4:	2200      	movs	r2, #0
 80088b6:	2312      	movs	r3, #18
 80088b8:	e7b0      	b.n	800881c <_dtoa_r+0x26c>
 80088ba:	2301      	movs	r3, #1
 80088bc:	9308      	str	r3, [sp, #32]
 80088be:	e7f5      	b.n	80088ac <_dtoa_r+0x2fc>
 80088c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80088c6:	e7b8      	b.n	800883a <_dtoa_r+0x28a>
 80088c8:	3101      	adds	r1, #1
 80088ca:	6041      	str	r1, [r0, #4]
 80088cc:	0052      	lsls	r2, r2, #1
 80088ce:	e7b8      	b.n	8008842 <_dtoa_r+0x292>
 80088d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088d2:	9a01      	ldr	r2, [sp, #4]
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	9b03      	ldr	r3, [sp, #12]
 80088d8:	2b0e      	cmp	r3, #14
 80088da:	f200 809d 	bhi.w	8008a18 <_dtoa_r+0x468>
 80088de:	2d00      	cmp	r5, #0
 80088e0:	f000 809a 	beq.w	8008a18 <_dtoa_r+0x468>
 80088e4:	9b00      	ldr	r3, [sp, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	dd32      	ble.n	8008950 <_dtoa_r+0x3a0>
 80088ea:	4ab7      	ldr	r2, [pc, #732]	; (8008bc8 <_dtoa_r+0x618>)
 80088ec:	f003 030f 	and.w	r3, r3, #15
 80088f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088f8:	9b00      	ldr	r3, [sp, #0]
 80088fa:	05d8      	lsls	r0, r3, #23
 80088fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008900:	d516      	bpl.n	8008930 <_dtoa_r+0x380>
 8008902:	4bb2      	ldr	r3, [pc, #712]	; (8008bcc <_dtoa_r+0x61c>)
 8008904:	ec51 0b19 	vmov	r0, r1, d9
 8008908:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800890c:	f7f7 ff9e 	bl	800084c <__aeabi_ddiv>
 8008910:	f007 070f 	and.w	r7, r7, #15
 8008914:	4682      	mov	sl, r0
 8008916:	468b      	mov	fp, r1
 8008918:	2503      	movs	r5, #3
 800891a:	4eac      	ldr	r6, [pc, #688]	; (8008bcc <_dtoa_r+0x61c>)
 800891c:	b957      	cbnz	r7, 8008934 <_dtoa_r+0x384>
 800891e:	4642      	mov	r2, r8
 8008920:	464b      	mov	r3, r9
 8008922:	4650      	mov	r0, sl
 8008924:	4659      	mov	r1, fp
 8008926:	f7f7 ff91 	bl	800084c <__aeabi_ddiv>
 800892a:	4682      	mov	sl, r0
 800892c:	468b      	mov	fp, r1
 800892e:	e028      	b.n	8008982 <_dtoa_r+0x3d2>
 8008930:	2502      	movs	r5, #2
 8008932:	e7f2      	b.n	800891a <_dtoa_r+0x36a>
 8008934:	07f9      	lsls	r1, r7, #31
 8008936:	d508      	bpl.n	800894a <_dtoa_r+0x39a>
 8008938:	4640      	mov	r0, r8
 800893a:	4649      	mov	r1, r9
 800893c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008940:	f7f7 fe5a 	bl	80005f8 <__aeabi_dmul>
 8008944:	3501      	adds	r5, #1
 8008946:	4680      	mov	r8, r0
 8008948:	4689      	mov	r9, r1
 800894a:	107f      	asrs	r7, r7, #1
 800894c:	3608      	adds	r6, #8
 800894e:	e7e5      	b.n	800891c <_dtoa_r+0x36c>
 8008950:	f000 809b 	beq.w	8008a8a <_dtoa_r+0x4da>
 8008954:	9b00      	ldr	r3, [sp, #0]
 8008956:	4f9d      	ldr	r7, [pc, #628]	; (8008bcc <_dtoa_r+0x61c>)
 8008958:	425e      	negs	r6, r3
 800895a:	4b9b      	ldr	r3, [pc, #620]	; (8008bc8 <_dtoa_r+0x618>)
 800895c:	f006 020f 	and.w	r2, r6, #15
 8008960:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008968:	ec51 0b19 	vmov	r0, r1, d9
 800896c:	f7f7 fe44 	bl	80005f8 <__aeabi_dmul>
 8008970:	1136      	asrs	r6, r6, #4
 8008972:	4682      	mov	sl, r0
 8008974:	468b      	mov	fp, r1
 8008976:	2300      	movs	r3, #0
 8008978:	2502      	movs	r5, #2
 800897a:	2e00      	cmp	r6, #0
 800897c:	d17a      	bne.n	8008a74 <_dtoa_r+0x4c4>
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1d3      	bne.n	800892a <_dtoa_r+0x37a>
 8008982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 8082 	beq.w	8008a8e <_dtoa_r+0x4de>
 800898a:	4b91      	ldr	r3, [pc, #580]	; (8008bd0 <_dtoa_r+0x620>)
 800898c:	2200      	movs	r2, #0
 800898e:	4650      	mov	r0, sl
 8008990:	4659      	mov	r1, fp
 8008992:	f7f8 f8a3 	bl	8000adc <__aeabi_dcmplt>
 8008996:	2800      	cmp	r0, #0
 8008998:	d079      	beq.n	8008a8e <_dtoa_r+0x4de>
 800899a:	9b03      	ldr	r3, [sp, #12]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d076      	beq.n	8008a8e <_dtoa_r+0x4de>
 80089a0:	9b02      	ldr	r3, [sp, #8]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dd36      	ble.n	8008a14 <_dtoa_r+0x464>
 80089a6:	9b00      	ldr	r3, [sp, #0]
 80089a8:	4650      	mov	r0, sl
 80089aa:	4659      	mov	r1, fp
 80089ac:	1e5f      	subs	r7, r3, #1
 80089ae:	2200      	movs	r2, #0
 80089b0:	4b88      	ldr	r3, [pc, #544]	; (8008bd4 <_dtoa_r+0x624>)
 80089b2:	f7f7 fe21 	bl	80005f8 <__aeabi_dmul>
 80089b6:	9e02      	ldr	r6, [sp, #8]
 80089b8:	4682      	mov	sl, r0
 80089ba:	468b      	mov	fp, r1
 80089bc:	3501      	adds	r5, #1
 80089be:	4628      	mov	r0, r5
 80089c0:	f7f7 fdb0 	bl	8000524 <__aeabi_i2d>
 80089c4:	4652      	mov	r2, sl
 80089c6:	465b      	mov	r3, fp
 80089c8:	f7f7 fe16 	bl	80005f8 <__aeabi_dmul>
 80089cc:	4b82      	ldr	r3, [pc, #520]	; (8008bd8 <_dtoa_r+0x628>)
 80089ce:	2200      	movs	r2, #0
 80089d0:	f7f7 fc5c 	bl	800028c <__adddf3>
 80089d4:	46d0      	mov	r8, sl
 80089d6:	46d9      	mov	r9, fp
 80089d8:	4682      	mov	sl, r0
 80089da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80089de:	2e00      	cmp	r6, #0
 80089e0:	d158      	bne.n	8008a94 <_dtoa_r+0x4e4>
 80089e2:	4b7e      	ldr	r3, [pc, #504]	; (8008bdc <_dtoa_r+0x62c>)
 80089e4:	2200      	movs	r2, #0
 80089e6:	4640      	mov	r0, r8
 80089e8:	4649      	mov	r1, r9
 80089ea:	f7f7 fc4d 	bl	8000288 <__aeabi_dsub>
 80089ee:	4652      	mov	r2, sl
 80089f0:	465b      	mov	r3, fp
 80089f2:	4680      	mov	r8, r0
 80089f4:	4689      	mov	r9, r1
 80089f6:	f7f8 f88f 	bl	8000b18 <__aeabi_dcmpgt>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	f040 8295 	bne.w	8008f2a <_dtoa_r+0x97a>
 8008a00:	4652      	mov	r2, sl
 8008a02:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a06:	4640      	mov	r0, r8
 8008a08:	4649      	mov	r1, r9
 8008a0a:	f7f8 f867 	bl	8000adc <__aeabi_dcmplt>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	f040 8289 	bne.w	8008f26 <_dtoa_r+0x976>
 8008a14:	ec5b ab19 	vmov	sl, fp, d9
 8008a18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f2c0 8148 	blt.w	8008cb0 <_dtoa_r+0x700>
 8008a20:	9a00      	ldr	r2, [sp, #0]
 8008a22:	2a0e      	cmp	r2, #14
 8008a24:	f300 8144 	bgt.w	8008cb0 <_dtoa_r+0x700>
 8008a28:	4b67      	ldr	r3, [pc, #412]	; (8008bc8 <_dtoa_r+0x618>)
 8008a2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f280 80d5 	bge.w	8008be4 <_dtoa_r+0x634>
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f300 80d1 	bgt.w	8008be4 <_dtoa_r+0x634>
 8008a42:	f040 826f 	bne.w	8008f24 <_dtoa_r+0x974>
 8008a46:	4b65      	ldr	r3, [pc, #404]	; (8008bdc <_dtoa_r+0x62c>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	4640      	mov	r0, r8
 8008a4c:	4649      	mov	r1, r9
 8008a4e:	f7f7 fdd3 	bl	80005f8 <__aeabi_dmul>
 8008a52:	4652      	mov	r2, sl
 8008a54:	465b      	mov	r3, fp
 8008a56:	f7f8 f855 	bl	8000b04 <__aeabi_dcmpge>
 8008a5a:	9e03      	ldr	r6, [sp, #12]
 8008a5c:	4637      	mov	r7, r6
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	f040 8245 	bne.w	8008eee <_dtoa_r+0x93e>
 8008a64:	9d01      	ldr	r5, [sp, #4]
 8008a66:	2331      	movs	r3, #49	; 0x31
 8008a68:	f805 3b01 	strb.w	r3, [r5], #1
 8008a6c:	9b00      	ldr	r3, [sp, #0]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	e240      	b.n	8008ef6 <_dtoa_r+0x946>
 8008a74:	07f2      	lsls	r2, r6, #31
 8008a76:	d505      	bpl.n	8008a84 <_dtoa_r+0x4d4>
 8008a78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a7c:	f7f7 fdbc 	bl	80005f8 <__aeabi_dmul>
 8008a80:	3501      	adds	r5, #1
 8008a82:	2301      	movs	r3, #1
 8008a84:	1076      	asrs	r6, r6, #1
 8008a86:	3708      	adds	r7, #8
 8008a88:	e777      	b.n	800897a <_dtoa_r+0x3ca>
 8008a8a:	2502      	movs	r5, #2
 8008a8c:	e779      	b.n	8008982 <_dtoa_r+0x3d2>
 8008a8e:	9f00      	ldr	r7, [sp, #0]
 8008a90:	9e03      	ldr	r6, [sp, #12]
 8008a92:	e794      	b.n	80089be <_dtoa_r+0x40e>
 8008a94:	9901      	ldr	r1, [sp, #4]
 8008a96:	4b4c      	ldr	r3, [pc, #304]	; (8008bc8 <_dtoa_r+0x618>)
 8008a98:	4431      	add	r1, r6
 8008a9a:	910d      	str	r1, [sp, #52]	; 0x34
 8008a9c:	9908      	ldr	r1, [sp, #32]
 8008a9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008aa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008aa6:	2900      	cmp	r1, #0
 8008aa8:	d043      	beq.n	8008b32 <_dtoa_r+0x582>
 8008aaa:	494d      	ldr	r1, [pc, #308]	; (8008be0 <_dtoa_r+0x630>)
 8008aac:	2000      	movs	r0, #0
 8008aae:	f7f7 fecd 	bl	800084c <__aeabi_ddiv>
 8008ab2:	4652      	mov	r2, sl
 8008ab4:	465b      	mov	r3, fp
 8008ab6:	f7f7 fbe7 	bl	8000288 <__aeabi_dsub>
 8008aba:	9d01      	ldr	r5, [sp, #4]
 8008abc:	4682      	mov	sl, r0
 8008abe:	468b      	mov	fp, r1
 8008ac0:	4649      	mov	r1, r9
 8008ac2:	4640      	mov	r0, r8
 8008ac4:	f7f8 f848 	bl	8000b58 <__aeabi_d2iz>
 8008ac8:	4606      	mov	r6, r0
 8008aca:	f7f7 fd2b 	bl	8000524 <__aeabi_i2d>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	f7f7 fbd7 	bl	8000288 <__aeabi_dsub>
 8008ada:	3630      	adds	r6, #48	; 0x30
 8008adc:	f805 6b01 	strb.w	r6, [r5], #1
 8008ae0:	4652      	mov	r2, sl
 8008ae2:	465b      	mov	r3, fp
 8008ae4:	4680      	mov	r8, r0
 8008ae6:	4689      	mov	r9, r1
 8008ae8:	f7f7 fff8 	bl	8000adc <__aeabi_dcmplt>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d163      	bne.n	8008bb8 <_dtoa_r+0x608>
 8008af0:	4642      	mov	r2, r8
 8008af2:	464b      	mov	r3, r9
 8008af4:	4936      	ldr	r1, [pc, #216]	; (8008bd0 <_dtoa_r+0x620>)
 8008af6:	2000      	movs	r0, #0
 8008af8:	f7f7 fbc6 	bl	8000288 <__aeabi_dsub>
 8008afc:	4652      	mov	r2, sl
 8008afe:	465b      	mov	r3, fp
 8008b00:	f7f7 ffec 	bl	8000adc <__aeabi_dcmplt>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	f040 80b5 	bne.w	8008c74 <_dtoa_r+0x6c4>
 8008b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b0c:	429d      	cmp	r5, r3
 8008b0e:	d081      	beq.n	8008a14 <_dtoa_r+0x464>
 8008b10:	4b30      	ldr	r3, [pc, #192]	; (8008bd4 <_dtoa_r+0x624>)
 8008b12:	2200      	movs	r2, #0
 8008b14:	4650      	mov	r0, sl
 8008b16:	4659      	mov	r1, fp
 8008b18:	f7f7 fd6e 	bl	80005f8 <__aeabi_dmul>
 8008b1c:	4b2d      	ldr	r3, [pc, #180]	; (8008bd4 <_dtoa_r+0x624>)
 8008b1e:	4682      	mov	sl, r0
 8008b20:	468b      	mov	fp, r1
 8008b22:	4640      	mov	r0, r8
 8008b24:	4649      	mov	r1, r9
 8008b26:	2200      	movs	r2, #0
 8008b28:	f7f7 fd66 	bl	80005f8 <__aeabi_dmul>
 8008b2c:	4680      	mov	r8, r0
 8008b2e:	4689      	mov	r9, r1
 8008b30:	e7c6      	b.n	8008ac0 <_dtoa_r+0x510>
 8008b32:	4650      	mov	r0, sl
 8008b34:	4659      	mov	r1, fp
 8008b36:	f7f7 fd5f 	bl	80005f8 <__aeabi_dmul>
 8008b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b3c:	9d01      	ldr	r5, [sp, #4]
 8008b3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b40:	4682      	mov	sl, r0
 8008b42:	468b      	mov	fp, r1
 8008b44:	4649      	mov	r1, r9
 8008b46:	4640      	mov	r0, r8
 8008b48:	f7f8 f806 	bl	8000b58 <__aeabi_d2iz>
 8008b4c:	4606      	mov	r6, r0
 8008b4e:	f7f7 fce9 	bl	8000524 <__aeabi_i2d>
 8008b52:	3630      	adds	r6, #48	; 0x30
 8008b54:	4602      	mov	r2, r0
 8008b56:	460b      	mov	r3, r1
 8008b58:	4640      	mov	r0, r8
 8008b5a:	4649      	mov	r1, r9
 8008b5c:	f7f7 fb94 	bl	8000288 <__aeabi_dsub>
 8008b60:	f805 6b01 	strb.w	r6, [r5], #1
 8008b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b66:	429d      	cmp	r5, r3
 8008b68:	4680      	mov	r8, r0
 8008b6a:	4689      	mov	r9, r1
 8008b6c:	f04f 0200 	mov.w	r2, #0
 8008b70:	d124      	bne.n	8008bbc <_dtoa_r+0x60c>
 8008b72:	4b1b      	ldr	r3, [pc, #108]	; (8008be0 <_dtoa_r+0x630>)
 8008b74:	4650      	mov	r0, sl
 8008b76:	4659      	mov	r1, fp
 8008b78:	f7f7 fb88 	bl	800028c <__adddf3>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	4640      	mov	r0, r8
 8008b82:	4649      	mov	r1, r9
 8008b84:	f7f7 ffc8 	bl	8000b18 <__aeabi_dcmpgt>
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	d173      	bne.n	8008c74 <_dtoa_r+0x6c4>
 8008b8c:	4652      	mov	r2, sl
 8008b8e:	465b      	mov	r3, fp
 8008b90:	4913      	ldr	r1, [pc, #76]	; (8008be0 <_dtoa_r+0x630>)
 8008b92:	2000      	movs	r0, #0
 8008b94:	f7f7 fb78 	bl	8000288 <__aeabi_dsub>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	4640      	mov	r0, r8
 8008b9e:	4649      	mov	r1, r9
 8008ba0:	f7f7 ff9c 	bl	8000adc <__aeabi_dcmplt>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	f43f af35 	beq.w	8008a14 <_dtoa_r+0x464>
 8008baa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bac:	1e6b      	subs	r3, r5, #1
 8008bae:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bb0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bb4:	2b30      	cmp	r3, #48	; 0x30
 8008bb6:	d0f8      	beq.n	8008baa <_dtoa_r+0x5fa>
 8008bb8:	9700      	str	r7, [sp, #0]
 8008bba:	e049      	b.n	8008c50 <_dtoa_r+0x6a0>
 8008bbc:	4b05      	ldr	r3, [pc, #20]	; (8008bd4 <_dtoa_r+0x624>)
 8008bbe:	f7f7 fd1b 	bl	80005f8 <__aeabi_dmul>
 8008bc2:	4680      	mov	r8, r0
 8008bc4:	4689      	mov	r9, r1
 8008bc6:	e7bd      	b.n	8008b44 <_dtoa_r+0x594>
 8008bc8:	0800b660 	.word	0x0800b660
 8008bcc:	0800b638 	.word	0x0800b638
 8008bd0:	3ff00000 	.word	0x3ff00000
 8008bd4:	40240000 	.word	0x40240000
 8008bd8:	401c0000 	.word	0x401c0000
 8008bdc:	40140000 	.word	0x40140000
 8008be0:	3fe00000 	.word	0x3fe00000
 8008be4:	9d01      	ldr	r5, [sp, #4]
 8008be6:	4656      	mov	r6, sl
 8008be8:	465f      	mov	r7, fp
 8008bea:	4642      	mov	r2, r8
 8008bec:	464b      	mov	r3, r9
 8008bee:	4630      	mov	r0, r6
 8008bf0:	4639      	mov	r1, r7
 8008bf2:	f7f7 fe2b 	bl	800084c <__aeabi_ddiv>
 8008bf6:	f7f7 ffaf 	bl	8000b58 <__aeabi_d2iz>
 8008bfa:	4682      	mov	sl, r0
 8008bfc:	f7f7 fc92 	bl	8000524 <__aeabi_i2d>
 8008c00:	4642      	mov	r2, r8
 8008c02:	464b      	mov	r3, r9
 8008c04:	f7f7 fcf8 	bl	80005f8 <__aeabi_dmul>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	4639      	mov	r1, r7
 8008c10:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008c14:	f7f7 fb38 	bl	8000288 <__aeabi_dsub>
 8008c18:	f805 6b01 	strb.w	r6, [r5], #1
 8008c1c:	9e01      	ldr	r6, [sp, #4]
 8008c1e:	9f03      	ldr	r7, [sp, #12]
 8008c20:	1bae      	subs	r6, r5, r6
 8008c22:	42b7      	cmp	r7, r6
 8008c24:	4602      	mov	r2, r0
 8008c26:	460b      	mov	r3, r1
 8008c28:	d135      	bne.n	8008c96 <_dtoa_r+0x6e6>
 8008c2a:	f7f7 fb2f 	bl	800028c <__adddf3>
 8008c2e:	4642      	mov	r2, r8
 8008c30:	464b      	mov	r3, r9
 8008c32:	4606      	mov	r6, r0
 8008c34:	460f      	mov	r7, r1
 8008c36:	f7f7 ff6f 	bl	8000b18 <__aeabi_dcmpgt>
 8008c3a:	b9d0      	cbnz	r0, 8008c72 <_dtoa_r+0x6c2>
 8008c3c:	4642      	mov	r2, r8
 8008c3e:	464b      	mov	r3, r9
 8008c40:	4630      	mov	r0, r6
 8008c42:	4639      	mov	r1, r7
 8008c44:	f7f7 ff40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c48:	b110      	cbz	r0, 8008c50 <_dtoa_r+0x6a0>
 8008c4a:	f01a 0f01 	tst.w	sl, #1
 8008c4e:	d110      	bne.n	8008c72 <_dtoa_r+0x6c2>
 8008c50:	4620      	mov	r0, r4
 8008c52:	ee18 1a10 	vmov	r1, s16
 8008c56:	f000 fe75 	bl	8009944 <_Bfree>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	9800      	ldr	r0, [sp, #0]
 8008c5e:	702b      	strb	r3, [r5, #0]
 8008c60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c62:	3001      	adds	r0, #1
 8008c64:	6018      	str	r0, [r3, #0]
 8008c66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f43f acf1 	beq.w	8008650 <_dtoa_r+0xa0>
 8008c6e:	601d      	str	r5, [r3, #0]
 8008c70:	e4ee      	b.n	8008650 <_dtoa_r+0xa0>
 8008c72:	9f00      	ldr	r7, [sp, #0]
 8008c74:	462b      	mov	r3, r5
 8008c76:	461d      	mov	r5, r3
 8008c78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c7c:	2a39      	cmp	r2, #57	; 0x39
 8008c7e:	d106      	bne.n	8008c8e <_dtoa_r+0x6de>
 8008c80:	9a01      	ldr	r2, [sp, #4]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d1f7      	bne.n	8008c76 <_dtoa_r+0x6c6>
 8008c86:	9901      	ldr	r1, [sp, #4]
 8008c88:	2230      	movs	r2, #48	; 0x30
 8008c8a:	3701      	adds	r7, #1
 8008c8c:	700a      	strb	r2, [r1, #0]
 8008c8e:	781a      	ldrb	r2, [r3, #0]
 8008c90:	3201      	adds	r2, #1
 8008c92:	701a      	strb	r2, [r3, #0]
 8008c94:	e790      	b.n	8008bb8 <_dtoa_r+0x608>
 8008c96:	4ba6      	ldr	r3, [pc, #664]	; (8008f30 <_dtoa_r+0x980>)
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f7f7 fcad 	bl	80005f8 <__aeabi_dmul>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	460f      	mov	r7, r1
 8008ca6:	f7f7 ff0f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d09d      	beq.n	8008bea <_dtoa_r+0x63a>
 8008cae:	e7cf      	b.n	8008c50 <_dtoa_r+0x6a0>
 8008cb0:	9a08      	ldr	r2, [sp, #32]
 8008cb2:	2a00      	cmp	r2, #0
 8008cb4:	f000 80d7 	beq.w	8008e66 <_dtoa_r+0x8b6>
 8008cb8:	9a06      	ldr	r2, [sp, #24]
 8008cba:	2a01      	cmp	r2, #1
 8008cbc:	f300 80ba 	bgt.w	8008e34 <_dtoa_r+0x884>
 8008cc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cc2:	2a00      	cmp	r2, #0
 8008cc4:	f000 80b2 	beq.w	8008e2c <_dtoa_r+0x87c>
 8008cc8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ccc:	9e07      	ldr	r6, [sp, #28]
 8008cce:	9d04      	ldr	r5, [sp, #16]
 8008cd0:	9a04      	ldr	r2, [sp, #16]
 8008cd2:	441a      	add	r2, r3
 8008cd4:	9204      	str	r2, [sp, #16]
 8008cd6:	9a05      	ldr	r2, [sp, #20]
 8008cd8:	2101      	movs	r1, #1
 8008cda:	441a      	add	r2, r3
 8008cdc:	4620      	mov	r0, r4
 8008cde:	9205      	str	r2, [sp, #20]
 8008ce0:	f000 ff32 	bl	8009b48 <__i2b>
 8008ce4:	4607      	mov	r7, r0
 8008ce6:	2d00      	cmp	r5, #0
 8008ce8:	dd0c      	ble.n	8008d04 <_dtoa_r+0x754>
 8008cea:	9b05      	ldr	r3, [sp, #20]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dd09      	ble.n	8008d04 <_dtoa_r+0x754>
 8008cf0:	42ab      	cmp	r3, r5
 8008cf2:	9a04      	ldr	r2, [sp, #16]
 8008cf4:	bfa8      	it	ge
 8008cf6:	462b      	movge	r3, r5
 8008cf8:	1ad2      	subs	r2, r2, r3
 8008cfa:	9204      	str	r2, [sp, #16]
 8008cfc:	9a05      	ldr	r2, [sp, #20]
 8008cfe:	1aed      	subs	r5, r5, r3
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	9305      	str	r3, [sp, #20]
 8008d04:	9b07      	ldr	r3, [sp, #28]
 8008d06:	b31b      	cbz	r3, 8008d50 <_dtoa_r+0x7a0>
 8008d08:	9b08      	ldr	r3, [sp, #32]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 80af 	beq.w	8008e6e <_dtoa_r+0x8be>
 8008d10:	2e00      	cmp	r6, #0
 8008d12:	dd13      	ble.n	8008d3c <_dtoa_r+0x78c>
 8008d14:	4639      	mov	r1, r7
 8008d16:	4632      	mov	r2, r6
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 ffd5 	bl	8009cc8 <__pow5mult>
 8008d1e:	ee18 2a10 	vmov	r2, s16
 8008d22:	4601      	mov	r1, r0
 8008d24:	4607      	mov	r7, r0
 8008d26:	4620      	mov	r0, r4
 8008d28:	f000 ff24 	bl	8009b74 <__multiply>
 8008d2c:	ee18 1a10 	vmov	r1, s16
 8008d30:	4680      	mov	r8, r0
 8008d32:	4620      	mov	r0, r4
 8008d34:	f000 fe06 	bl	8009944 <_Bfree>
 8008d38:	ee08 8a10 	vmov	s16, r8
 8008d3c:	9b07      	ldr	r3, [sp, #28]
 8008d3e:	1b9a      	subs	r2, r3, r6
 8008d40:	d006      	beq.n	8008d50 <_dtoa_r+0x7a0>
 8008d42:	ee18 1a10 	vmov	r1, s16
 8008d46:	4620      	mov	r0, r4
 8008d48:	f000 ffbe 	bl	8009cc8 <__pow5mult>
 8008d4c:	ee08 0a10 	vmov	s16, r0
 8008d50:	2101      	movs	r1, #1
 8008d52:	4620      	mov	r0, r4
 8008d54:	f000 fef8 	bl	8009b48 <__i2b>
 8008d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	4606      	mov	r6, r0
 8008d5e:	f340 8088 	ble.w	8008e72 <_dtoa_r+0x8c2>
 8008d62:	461a      	mov	r2, r3
 8008d64:	4601      	mov	r1, r0
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 ffae 	bl	8009cc8 <__pow5mult>
 8008d6c:	9b06      	ldr	r3, [sp, #24]
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	4606      	mov	r6, r0
 8008d72:	f340 8081 	ble.w	8008e78 <_dtoa_r+0x8c8>
 8008d76:	f04f 0800 	mov.w	r8, #0
 8008d7a:	6933      	ldr	r3, [r6, #16]
 8008d7c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d80:	6918      	ldr	r0, [r3, #16]
 8008d82:	f000 fe91 	bl	8009aa8 <__hi0bits>
 8008d86:	f1c0 0020 	rsb	r0, r0, #32
 8008d8a:	9b05      	ldr	r3, [sp, #20]
 8008d8c:	4418      	add	r0, r3
 8008d8e:	f010 001f 	ands.w	r0, r0, #31
 8008d92:	f000 8092 	beq.w	8008eba <_dtoa_r+0x90a>
 8008d96:	f1c0 0320 	rsb	r3, r0, #32
 8008d9a:	2b04      	cmp	r3, #4
 8008d9c:	f340 808a 	ble.w	8008eb4 <_dtoa_r+0x904>
 8008da0:	f1c0 001c 	rsb	r0, r0, #28
 8008da4:	9b04      	ldr	r3, [sp, #16]
 8008da6:	4403      	add	r3, r0
 8008da8:	9304      	str	r3, [sp, #16]
 8008daa:	9b05      	ldr	r3, [sp, #20]
 8008dac:	4403      	add	r3, r0
 8008dae:	4405      	add	r5, r0
 8008db0:	9305      	str	r3, [sp, #20]
 8008db2:	9b04      	ldr	r3, [sp, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	dd07      	ble.n	8008dc8 <_dtoa_r+0x818>
 8008db8:	ee18 1a10 	vmov	r1, s16
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	f000 ffdc 	bl	8009d7c <__lshift>
 8008dc4:	ee08 0a10 	vmov	s16, r0
 8008dc8:	9b05      	ldr	r3, [sp, #20]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	dd05      	ble.n	8008dda <_dtoa_r+0x82a>
 8008dce:	4631      	mov	r1, r6
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f000 ffd2 	bl	8009d7c <__lshift>
 8008dd8:	4606      	mov	r6, r0
 8008dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d06e      	beq.n	8008ebe <_dtoa_r+0x90e>
 8008de0:	ee18 0a10 	vmov	r0, s16
 8008de4:	4631      	mov	r1, r6
 8008de6:	f001 f839 	bl	8009e5c <__mcmp>
 8008dea:	2800      	cmp	r0, #0
 8008dec:	da67      	bge.n	8008ebe <_dtoa_r+0x90e>
 8008dee:	9b00      	ldr	r3, [sp, #0]
 8008df0:	3b01      	subs	r3, #1
 8008df2:	ee18 1a10 	vmov	r1, s16
 8008df6:	9300      	str	r3, [sp, #0]
 8008df8:	220a      	movs	r2, #10
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	4620      	mov	r0, r4
 8008dfe:	f000 fdc3 	bl	8009988 <__multadd>
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	ee08 0a10 	vmov	s16, r0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 81b1 	beq.w	8009170 <_dtoa_r+0xbc0>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	4639      	mov	r1, r7
 8008e12:	220a      	movs	r2, #10
 8008e14:	4620      	mov	r0, r4
 8008e16:	f000 fdb7 	bl	8009988 <__multadd>
 8008e1a:	9b02      	ldr	r3, [sp, #8]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	4607      	mov	r7, r0
 8008e20:	f300 808e 	bgt.w	8008f40 <_dtoa_r+0x990>
 8008e24:	9b06      	ldr	r3, [sp, #24]
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	dc51      	bgt.n	8008ece <_dtoa_r+0x91e>
 8008e2a:	e089      	b.n	8008f40 <_dtoa_r+0x990>
 8008e2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e32:	e74b      	b.n	8008ccc <_dtoa_r+0x71c>
 8008e34:	9b03      	ldr	r3, [sp, #12]
 8008e36:	1e5e      	subs	r6, r3, #1
 8008e38:	9b07      	ldr	r3, [sp, #28]
 8008e3a:	42b3      	cmp	r3, r6
 8008e3c:	bfbf      	itttt	lt
 8008e3e:	9b07      	ldrlt	r3, [sp, #28]
 8008e40:	9607      	strlt	r6, [sp, #28]
 8008e42:	1af2      	sublt	r2, r6, r3
 8008e44:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008e46:	bfb6      	itet	lt
 8008e48:	189b      	addlt	r3, r3, r2
 8008e4a:	1b9e      	subge	r6, r3, r6
 8008e4c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008e4e:	9b03      	ldr	r3, [sp, #12]
 8008e50:	bfb8      	it	lt
 8008e52:	2600      	movlt	r6, #0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	bfb7      	itett	lt
 8008e58:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008e5c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008e60:	1a9d      	sublt	r5, r3, r2
 8008e62:	2300      	movlt	r3, #0
 8008e64:	e734      	b.n	8008cd0 <_dtoa_r+0x720>
 8008e66:	9e07      	ldr	r6, [sp, #28]
 8008e68:	9d04      	ldr	r5, [sp, #16]
 8008e6a:	9f08      	ldr	r7, [sp, #32]
 8008e6c:	e73b      	b.n	8008ce6 <_dtoa_r+0x736>
 8008e6e:	9a07      	ldr	r2, [sp, #28]
 8008e70:	e767      	b.n	8008d42 <_dtoa_r+0x792>
 8008e72:	9b06      	ldr	r3, [sp, #24]
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	dc18      	bgt.n	8008eaa <_dtoa_r+0x8fa>
 8008e78:	f1ba 0f00 	cmp.w	sl, #0
 8008e7c:	d115      	bne.n	8008eaa <_dtoa_r+0x8fa>
 8008e7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e82:	b993      	cbnz	r3, 8008eaa <_dtoa_r+0x8fa>
 8008e84:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e88:	0d1b      	lsrs	r3, r3, #20
 8008e8a:	051b      	lsls	r3, r3, #20
 8008e8c:	b183      	cbz	r3, 8008eb0 <_dtoa_r+0x900>
 8008e8e:	9b04      	ldr	r3, [sp, #16]
 8008e90:	3301      	adds	r3, #1
 8008e92:	9304      	str	r3, [sp, #16]
 8008e94:	9b05      	ldr	r3, [sp, #20]
 8008e96:	3301      	adds	r3, #1
 8008e98:	9305      	str	r3, [sp, #20]
 8008e9a:	f04f 0801 	mov.w	r8, #1
 8008e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f47f af6a 	bne.w	8008d7a <_dtoa_r+0x7ca>
 8008ea6:	2001      	movs	r0, #1
 8008ea8:	e76f      	b.n	8008d8a <_dtoa_r+0x7da>
 8008eaa:	f04f 0800 	mov.w	r8, #0
 8008eae:	e7f6      	b.n	8008e9e <_dtoa_r+0x8ee>
 8008eb0:	4698      	mov	r8, r3
 8008eb2:	e7f4      	b.n	8008e9e <_dtoa_r+0x8ee>
 8008eb4:	f43f af7d 	beq.w	8008db2 <_dtoa_r+0x802>
 8008eb8:	4618      	mov	r0, r3
 8008eba:	301c      	adds	r0, #28
 8008ebc:	e772      	b.n	8008da4 <_dtoa_r+0x7f4>
 8008ebe:	9b03      	ldr	r3, [sp, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	dc37      	bgt.n	8008f34 <_dtoa_r+0x984>
 8008ec4:	9b06      	ldr	r3, [sp, #24]
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	dd34      	ble.n	8008f34 <_dtoa_r+0x984>
 8008eca:	9b03      	ldr	r3, [sp, #12]
 8008ecc:	9302      	str	r3, [sp, #8]
 8008ece:	9b02      	ldr	r3, [sp, #8]
 8008ed0:	b96b      	cbnz	r3, 8008eee <_dtoa_r+0x93e>
 8008ed2:	4631      	mov	r1, r6
 8008ed4:	2205      	movs	r2, #5
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	f000 fd56 	bl	8009988 <__multadd>
 8008edc:	4601      	mov	r1, r0
 8008ede:	4606      	mov	r6, r0
 8008ee0:	ee18 0a10 	vmov	r0, s16
 8008ee4:	f000 ffba 	bl	8009e5c <__mcmp>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	f73f adbb 	bgt.w	8008a64 <_dtoa_r+0x4b4>
 8008eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef0:	9d01      	ldr	r5, [sp, #4]
 8008ef2:	43db      	mvns	r3, r3
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	f04f 0800 	mov.w	r8, #0
 8008efa:	4631      	mov	r1, r6
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 fd21 	bl	8009944 <_Bfree>
 8008f02:	2f00      	cmp	r7, #0
 8008f04:	f43f aea4 	beq.w	8008c50 <_dtoa_r+0x6a0>
 8008f08:	f1b8 0f00 	cmp.w	r8, #0
 8008f0c:	d005      	beq.n	8008f1a <_dtoa_r+0x96a>
 8008f0e:	45b8      	cmp	r8, r7
 8008f10:	d003      	beq.n	8008f1a <_dtoa_r+0x96a>
 8008f12:	4641      	mov	r1, r8
 8008f14:	4620      	mov	r0, r4
 8008f16:	f000 fd15 	bl	8009944 <_Bfree>
 8008f1a:	4639      	mov	r1, r7
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 fd11 	bl	8009944 <_Bfree>
 8008f22:	e695      	b.n	8008c50 <_dtoa_r+0x6a0>
 8008f24:	2600      	movs	r6, #0
 8008f26:	4637      	mov	r7, r6
 8008f28:	e7e1      	b.n	8008eee <_dtoa_r+0x93e>
 8008f2a:	9700      	str	r7, [sp, #0]
 8008f2c:	4637      	mov	r7, r6
 8008f2e:	e599      	b.n	8008a64 <_dtoa_r+0x4b4>
 8008f30:	40240000 	.word	0x40240000
 8008f34:	9b08      	ldr	r3, [sp, #32]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f000 80ca 	beq.w	80090d0 <_dtoa_r+0xb20>
 8008f3c:	9b03      	ldr	r3, [sp, #12]
 8008f3e:	9302      	str	r3, [sp, #8]
 8008f40:	2d00      	cmp	r5, #0
 8008f42:	dd05      	ble.n	8008f50 <_dtoa_r+0x9a0>
 8008f44:	4639      	mov	r1, r7
 8008f46:	462a      	mov	r2, r5
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f000 ff17 	bl	8009d7c <__lshift>
 8008f4e:	4607      	mov	r7, r0
 8008f50:	f1b8 0f00 	cmp.w	r8, #0
 8008f54:	d05b      	beq.n	800900e <_dtoa_r+0xa5e>
 8008f56:	6879      	ldr	r1, [r7, #4]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f000 fcb3 	bl	80098c4 <_Balloc>
 8008f5e:	4605      	mov	r5, r0
 8008f60:	b928      	cbnz	r0, 8008f6e <_dtoa_r+0x9be>
 8008f62:	4b87      	ldr	r3, [pc, #540]	; (8009180 <_dtoa_r+0xbd0>)
 8008f64:	4602      	mov	r2, r0
 8008f66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f6a:	f7ff bb3b 	b.w	80085e4 <_dtoa_r+0x34>
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	3202      	adds	r2, #2
 8008f72:	0092      	lsls	r2, r2, #2
 8008f74:	f107 010c 	add.w	r1, r7, #12
 8008f78:	300c      	adds	r0, #12
 8008f7a:	f000 fc95 	bl	80098a8 <memcpy>
 8008f7e:	2201      	movs	r2, #1
 8008f80:	4629      	mov	r1, r5
 8008f82:	4620      	mov	r0, r4
 8008f84:	f000 fefa 	bl	8009d7c <__lshift>
 8008f88:	9b01      	ldr	r3, [sp, #4]
 8008f8a:	f103 0901 	add.w	r9, r3, #1
 8008f8e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008f92:	4413      	add	r3, r2
 8008f94:	9305      	str	r3, [sp, #20]
 8008f96:	f00a 0301 	and.w	r3, sl, #1
 8008f9a:	46b8      	mov	r8, r7
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	4607      	mov	r7, r0
 8008fa0:	4631      	mov	r1, r6
 8008fa2:	ee18 0a10 	vmov	r0, s16
 8008fa6:	f7ff fa77 	bl	8008498 <quorem>
 8008faa:	4641      	mov	r1, r8
 8008fac:	9002      	str	r0, [sp, #8]
 8008fae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008fb2:	ee18 0a10 	vmov	r0, s16
 8008fb6:	f000 ff51 	bl	8009e5c <__mcmp>
 8008fba:	463a      	mov	r2, r7
 8008fbc:	9003      	str	r0, [sp, #12]
 8008fbe:	4631      	mov	r1, r6
 8008fc0:	4620      	mov	r0, r4
 8008fc2:	f000 ff67 	bl	8009e94 <__mdiff>
 8008fc6:	68c2      	ldr	r2, [r0, #12]
 8008fc8:	f109 3bff 	add.w	fp, r9, #4294967295
 8008fcc:	4605      	mov	r5, r0
 8008fce:	bb02      	cbnz	r2, 8009012 <_dtoa_r+0xa62>
 8008fd0:	4601      	mov	r1, r0
 8008fd2:	ee18 0a10 	vmov	r0, s16
 8008fd6:	f000 ff41 	bl	8009e5c <__mcmp>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	4629      	mov	r1, r5
 8008fde:	4620      	mov	r0, r4
 8008fe0:	9207      	str	r2, [sp, #28]
 8008fe2:	f000 fcaf 	bl	8009944 <_Bfree>
 8008fe6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008fea:	ea43 0102 	orr.w	r1, r3, r2
 8008fee:	9b04      	ldr	r3, [sp, #16]
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	464d      	mov	r5, r9
 8008ff4:	d10f      	bne.n	8009016 <_dtoa_r+0xa66>
 8008ff6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008ffa:	d02a      	beq.n	8009052 <_dtoa_r+0xaa2>
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	dd02      	ble.n	8009008 <_dtoa_r+0xa58>
 8009002:	9b02      	ldr	r3, [sp, #8]
 8009004:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009008:	f88b a000 	strb.w	sl, [fp]
 800900c:	e775      	b.n	8008efa <_dtoa_r+0x94a>
 800900e:	4638      	mov	r0, r7
 8009010:	e7ba      	b.n	8008f88 <_dtoa_r+0x9d8>
 8009012:	2201      	movs	r2, #1
 8009014:	e7e2      	b.n	8008fdc <_dtoa_r+0xa2c>
 8009016:	9b03      	ldr	r3, [sp, #12]
 8009018:	2b00      	cmp	r3, #0
 800901a:	db04      	blt.n	8009026 <_dtoa_r+0xa76>
 800901c:	9906      	ldr	r1, [sp, #24]
 800901e:	430b      	orrs	r3, r1
 8009020:	9904      	ldr	r1, [sp, #16]
 8009022:	430b      	orrs	r3, r1
 8009024:	d122      	bne.n	800906c <_dtoa_r+0xabc>
 8009026:	2a00      	cmp	r2, #0
 8009028:	ddee      	ble.n	8009008 <_dtoa_r+0xa58>
 800902a:	ee18 1a10 	vmov	r1, s16
 800902e:	2201      	movs	r2, #1
 8009030:	4620      	mov	r0, r4
 8009032:	f000 fea3 	bl	8009d7c <__lshift>
 8009036:	4631      	mov	r1, r6
 8009038:	ee08 0a10 	vmov	s16, r0
 800903c:	f000 ff0e 	bl	8009e5c <__mcmp>
 8009040:	2800      	cmp	r0, #0
 8009042:	dc03      	bgt.n	800904c <_dtoa_r+0xa9c>
 8009044:	d1e0      	bne.n	8009008 <_dtoa_r+0xa58>
 8009046:	f01a 0f01 	tst.w	sl, #1
 800904a:	d0dd      	beq.n	8009008 <_dtoa_r+0xa58>
 800904c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009050:	d1d7      	bne.n	8009002 <_dtoa_r+0xa52>
 8009052:	2339      	movs	r3, #57	; 0x39
 8009054:	f88b 3000 	strb.w	r3, [fp]
 8009058:	462b      	mov	r3, r5
 800905a:	461d      	mov	r5, r3
 800905c:	3b01      	subs	r3, #1
 800905e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009062:	2a39      	cmp	r2, #57	; 0x39
 8009064:	d071      	beq.n	800914a <_dtoa_r+0xb9a>
 8009066:	3201      	adds	r2, #1
 8009068:	701a      	strb	r2, [r3, #0]
 800906a:	e746      	b.n	8008efa <_dtoa_r+0x94a>
 800906c:	2a00      	cmp	r2, #0
 800906e:	dd07      	ble.n	8009080 <_dtoa_r+0xad0>
 8009070:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009074:	d0ed      	beq.n	8009052 <_dtoa_r+0xaa2>
 8009076:	f10a 0301 	add.w	r3, sl, #1
 800907a:	f88b 3000 	strb.w	r3, [fp]
 800907e:	e73c      	b.n	8008efa <_dtoa_r+0x94a>
 8009080:	9b05      	ldr	r3, [sp, #20]
 8009082:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009086:	4599      	cmp	r9, r3
 8009088:	d047      	beq.n	800911a <_dtoa_r+0xb6a>
 800908a:	ee18 1a10 	vmov	r1, s16
 800908e:	2300      	movs	r3, #0
 8009090:	220a      	movs	r2, #10
 8009092:	4620      	mov	r0, r4
 8009094:	f000 fc78 	bl	8009988 <__multadd>
 8009098:	45b8      	cmp	r8, r7
 800909a:	ee08 0a10 	vmov	s16, r0
 800909e:	f04f 0300 	mov.w	r3, #0
 80090a2:	f04f 020a 	mov.w	r2, #10
 80090a6:	4641      	mov	r1, r8
 80090a8:	4620      	mov	r0, r4
 80090aa:	d106      	bne.n	80090ba <_dtoa_r+0xb0a>
 80090ac:	f000 fc6c 	bl	8009988 <__multadd>
 80090b0:	4680      	mov	r8, r0
 80090b2:	4607      	mov	r7, r0
 80090b4:	f109 0901 	add.w	r9, r9, #1
 80090b8:	e772      	b.n	8008fa0 <_dtoa_r+0x9f0>
 80090ba:	f000 fc65 	bl	8009988 <__multadd>
 80090be:	4639      	mov	r1, r7
 80090c0:	4680      	mov	r8, r0
 80090c2:	2300      	movs	r3, #0
 80090c4:	220a      	movs	r2, #10
 80090c6:	4620      	mov	r0, r4
 80090c8:	f000 fc5e 	bl	8009988 <__multadd>
 80090cc:	4607      	mov	r7, r0
 80090ce:	e7f1      	b.n	80090b4 <_dtoa_r+0xb04>
 80090d0:	9b03      	ldr	r3, [sp, #12]
 80090d2:	9302      	str	r3, [sp, #8]
 80090d4:	9d01      	ldr	r5, [sp, #4]
 80090d6:	ee18 0a10 	vmov	r0, s16
 80090da:	4631      	mov	r1, r6
 80090dc:	f7ff f9dc 	bl	8008498 <quorem>
 80090e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80090e4:	9b01      	ldr	r3, [sp, #4]
 80090e6:	f805 ab01 	strb.w	sl, [r5], #1
 80090ea:	1aea      	subs	r2, r5, r3
 80090ec:	9b02      	ldr	r3, [sp, #8]
 80090ee:	4293      	cmp	r3, r2
 80090f0:	dd09      	ble.n	8009106 <_dtoa_r+0xb56>
 80090f2:	ee18 1a10 	vmov	r1, s16
 80090f6:	2300      	movs	r3, #0
 80090f8:	220a      	movs	r2, #10
 80090fa:	4620      	mov	r0, r4
 80090fc:	f000 fc44 	bl	8009988 <__multadd>
 8009100:	ee08 0a10 	vmov	s16, r0
 8009104:	e7e7      	b.n	80090d6 <_dtoa_r+0xb26>
 8009106:	9b02      	ldr	r3, [sp, #8]
 8009108:	2b00      	cmp	r3, #0
 800910a:	bfc8      	it	gt
 800910c:	461d      	movgt	r5, r3
 800910e:	9b01      	ldr	r3, [sp, #4]
 8009110:	bfd8      	it	le
 8009112:	2501      	movle	r5, #1
 8009114:	441d      	add	r5, r3
 8009116:	f04f 0800 	mov.w	r8, #0
 800911a:	ee18 1a10 	vmov	r1, s16
 800911e:	2201      	movs	r2, #1
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fe2b 	bl	8009d7c <__lshift>
 8009126:	4631      	mov	r1, r6
 8009128:	ee08 0a10 	vmov	s16, r0
 800912c:	f000 fe96 	bl	8009e5c <__mcmp>
 8009130:	2800      	cmp	r0, #0
 8009132:	dc91      	bgt.n	8009058 <_dtoa_r+0xaa8>
 8009134:	d102      	bne.n	800913c <_dtoa_r+0xb8c>
 8009136:	f01a 0f01 	tst.w	sl, #1
 800913a:	d18d      	bne.n	8009058 <_dtoa_r+0xaa8>
 800913c:	462b      	mov	r3, r5
 800913e:	461d      	mov	r5, r3
 8009140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009144:	2a30      	cmp	r2, #48	; 0x30
 8009146:	d0fa      	beq.n	800913e <_dtoa_r+0xb8e>
 8009148:	e6d7      	b.n	8008efa <_dtoa_r+0x94a>
 800914a:	9a01      	ldr	r2, [sp, #4]
 800914c:	429a      	cmp	r2, r3
 800914e:	d184      	bne.n	800905a <_dtoa_r+0xaaa>
 8009150:	9b00      	ldr	r3, [sp, #0]
 8009152:	3301      	adds	r3, #1
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	2331      	movs	r3, #49	; 0x31
 8009158:	7013      	strb	r3, [r2, #0]
 800915a:	e6ce      	b.n	8008efa <_dtoa_r+0x94a>
 800915c:	4b09      	ldr	r3, [pc, #36]	; (8009184 <_dtoa_r+0xbd4>)
 800915e:	f7ff ba95 	b.w	800868c <_dtoa_r+0xdc>
 8009162:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009164:	2b00      	cmp	r3, #0
 8009166:	f47f aa6e 	bne.w	8008646 <_dtoa_r+0x96>
 800916a:	4b07      	ldr	r3, [pc, #28]	; (8009188 <_dtoa_r+0xbd8>)
 800916c:	f7ff ba8e 	b.w	800868c <_dtoa_r+0xdc>
 8009170:	9b02      	ldr	r3, [sp, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	dcae      	bgt.n	80090d4 <_dtoa_r+0xb24>
 8009176:	9b06      	ldr	r3, [sp, #24]
 8009178:	2b02      	cmp	r3, #2
 800917a:	f73f aea8 	bgt.w	8008ece <_dtoa_r+0x91e>
 800917e:	e7a9      	b.n	80090d4 <_dtoa_r+0xb24>
 8009180:	0800b550 	.word	0x0800b550
 8009184:	0800b354 	.word	0x0800b354
 8009188:	0800b4d1 	.word	0x0800b4d1

0800918c <rshift>:
 800918c:	6903      	ldr	r3, [r0, #16]
 800918e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009192:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009196:	ea4f 1261 	mov.w	r2, r1, asr #5
 800919a:	f100 0414 	add.w	r4, r0, #20
 800919e:	dd45      	ble.n	800922c <rshift+0xa0>
 80091a0:	f011 011f 	ands.w	r1, r1, #31
 80091a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80091a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80091ac:	d10c      	bne.n	80091c8 <rshift+0x3c>
 80091ae:	f100 0710 	add.w	r7, r0, #16
 80091b2:	4629      	mov	r1, r5
 80091b4:	42b1      	cmp	r1, r6
 80091b6:	d334      	bcc.n	8009222 <rshift+0x96>
 80091b8:	1a9b      	subs	r3, r3, r2
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	1eea      	subs	r2, r5, #3
 80091be:	4296      	cmp	r6, r2
 80091c0:	bf38      	it	cc
 80091c2:	2300      	movcc	r3, #0
 80091c4:	4423      	add	r3, r4
 80091c6:	e015      	b.n	80091f4 <rshift+0x68>
 80091c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80091cc:	f1c1 0820 	rsb	r8, r1, #32
 80091d0:	40cf      	lsrs	r7, r1
 80091d2:	f105 0e04 	add.w	lr, r5, #4
 80091d6:	46a1      	mov	r9, r4
 80091d8:	4576      	cmp	r6, lr
 80091da:	46f4      	mov	ip, lr
 80091dc:	d815      	bhi.n	800920a <rshift+0x7e>
 80091de:	1a9a      	subs	r2, r3, r2
 80091e0:	0092      	lsls	r2, r2, #2
 80091e2:	3a04      	subs	r2, #4
 80091e4:	3501      	adds	r5, #1
 80091e6:	42ae      	cmp	r6, r5
 80091e8:	bf38      	it	cc
 80091ea:	2200      	movcc	r2, #0
 80091ec:	18a3      	adds	r3, r4, r2
 80091ee:	50a7      	str	r7, [r4, r2]
 80091f0:	b107      	cbz	r7, 80091f4 <rshift+0x68>
 80091f2:	3304      	adds	r3, #4
 80091f4:	1b1a      	subs	r2, r3, r4
 80091f6:	42a3      	cmp	r3, r4
 80091f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091fc:	bf08      	it	eq
 80091fe:	2300      	moveq	r3, #0
 8009200:	6102      	str	r2, [r0, #16]
 8009202:	bf08      	it	eq
 8009204:	6143      	streq	r3, [r0, #20]
 8009206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800920a:	f8dc c000 	ldr.w	ip, [ip]
 800920e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009212:	ea4c 0707 	orr.w	r7, ip, r7
 8009216:	f849 7b04 	str.w	r7, [r9], #4
 800921a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800921e:	40cf      	lsrs	r7, r1
 8009220:	e7da      	b.n	80091d8 <rshift+0x4c>
 8009222:	f851 cb04 	ldr.w	ip, [r1], #4
 8009226:	f847 cf04 	str.w	ip, [r7, #4]!
 800922a:	e7c3      	b.n	80091b4 <rshift+0x28>
 800922c:	4623      	mov	r3, r4
 800922e:	e7e1      	b.n	80091f4 <rshift+0x68>

08009230 <__hexdig_fun>:
 8009230:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009234:	2b09      	cmp	r3, #9
 8009236:	d802      	bhi.n	800923e <__hexdig_fun+0xe>
 8009238:	3820      	subs	r0, #32
 800923a:	b2c0      	uxtb	r0, r0
 800923c:	4770      	bx	lr
 800923e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009242:	2b05      	cmp	r3, #5
 8009244:	d801      	bhi.n	800924a <__hexdig_fun+0x1a>
 8009246:	3847      	subs	r0, #71	; 0x47
 8009248:	e7f7      	b.n	800923a <__hexdig_fun+0xa>
 800924a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800924e:	2b05      	cmp	r3, #5
 8009250:	d801      	bhi.n	8009256 <__hexdig_fun+0x26>
 8009252:	3827      	subs	r0, #39	; 0x27
 8009254:	e7f1      	b.n	800923a <__hexdig_fun+0xa>
 8009256:	2000      	movs	r0, #0
 8009258:	4770      	bx	lr
	...

0800925c <__gethex>:
 800925c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009260:	ed2d 8b02 	vpush	{d8}
 8009264:	b089      	sub	sp, #36	; 0x24
 8009266:	ee08 0a10 	vmov	s16, r0
 800926a:	9304      	str	r3, [sp, #16]
 800926c:	4bb4      	ldr	r3, [pc, #720]	; (8009540 <__gethex+0x2e4>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	9301      	str	r3, [sp, #4]
 8009272:	4618      	mov	r0, r3
 8009274:	468b      	mov	fp, r1
 8009276:	4690      	mov	r8, r2
 8009278:	f7f6 ffaa 	bl	80001d0 <strlen>
 800927c:	9b01      	ldr	r3, [sp, #4]
 800927e:	f8db 2000 	ldr.w	r2, [fp]
 8009282:	4403      	add	r3, r0
 8009284:	4682      	mov	sl, r0
 8009286:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800928a:	9305      	str	r3, [sp, #20]
 800928c:	1c93      	adds	r3, r2, #2
 800928e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009292:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009296:	32fe      	adds	r2, #254	; 0xfe
 8009298:	18d1      	adds	r1, r2, r3
 800929a:	461f      	mov	r7, r3
 800929c:	f813 0b01 	ldrb.w	r0, [r3], #1
 80092a0:	9100      	str	r1, [sp, #0]
 80092a2:	2830      	cmp	r0, #48	; 0x30
 80092a4:	d0f8      	beq.n	8009298 <__gethex+0x3c>
 80092a6:	f7ff ffc3 	bl	8009230 <__hexdig_fun>
 80092aa:	4604      	mov	r4, r0
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d13a      	bne.n	8009326 <__gethex+0xca>
 80092b0:	9901      	ldr	r1, [sp, #4]
 80092b2:	4652      	mov	r2, sl
 80092b4:	4638      	mov	r0, r7
 80092b6:	f001 fa33 	bl	800a720 <strncmp>
 80092ba:	4605      	mov	r5, r0
 80092bc:	2800      	cmp	r0, #0
 80092be:	d168      	bne.n	8009392 <__gethex+0x136>
 80092c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80092c4:	eb07 060a 	add.w	r6, r7, sl
 80092c8:	f7ff ffb2 	bl	8009230 <__hexdig_fun>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d062      	beq.n	8009396 <__gethex+0x13a>
 80092d0:	4633      	mov	r3, r6
 80092d2:	7818      	ldrb	r0, [r3, #0]
 80092d4:	2830      	cmp	r0, #48	; 0x30
 80092d6:	461f      	mov	r7, r3
 80092d8:	f103 0301 	add.w	r3, r3, #1
 80092dc:	d0f9      	beq.n	80092d2 <__gethex+0x76>
 80092de:	f7ff ffa7 	bl	8009230 <__hexdig_fun>
 80092e2:	2301      	movs	r3, #1
 80092e4:	fab0 f480 	clz	r4, r0
 80092e8:	0964      	lsrs	r4, r4, #5
 80092ea:	4635      	mov	r5, r6
 80092ec:	9300      	str	r3, [sp, #0]
 80092ee:	463a      	mov	r2, r7
 80092f0:	4616      	mov	r6, r2
 80092f2:	3201      	adds	r2, #1
 80092f4:	7830      	ldrb	r0, [r6, #0]
 80092f6:	f7ff ff9b 	bl	8009230 <__hexdig_fun>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	d1f8      	bne.n	80092f0 <__gethex+0x94>
 80092fe:	9901      	ldr	r1, [sp, #4]
 8009300:	4652      	mov	r2, sl
 8009302:	4630      	mov	r0, r6
 8009304:	f001 fa0c 	bl	800a720 <strncmp>
 8009308:	b980      	cbnz	r0, 800932c <__gethex+0xd0>
 800930a:	b94d      	cbnz	r5, 8009320 <__gethex+0xc4>
 800930c:	eb06 050a 	add.w	r5, r6, sl
 8009310:	462a      	mov	r2, r5
 8009312:	4616      	mov	r6, r2
 8009314:	3201      	adds	r2, #1
 8009316:	7830      	ldrb	r0, [r6, #0]
 8009318:	f7ff ff8a 	bl	8009230 <__hexdig_fun>
 800931c:	2800      	cmp	r0, #0
 800931e:	d1f8      	bne.n	8009312 <__gethex+0xb6>
 8009320:	1bad      	subs	r5, r5, r6
 8009322:	00ad      	lsls	r5, r5, #2
 8009324:	e004      	b.n	8009330 <__gethex+0xd4>
 8009326:	2400      	movs	r4, #0
 8009328:	4625      	mov	r5, r4
 800932a:	e7e0      	b.n	80092ee <__gethex+0x92>
 800932c:	2d00      	cmp	r5, #0
 800932e:	d1f7      	bne.n	8009320 <__gethex+0xc4>
 8009330:	7833      	ldrb	r3, [r6, #0]
 8009332:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009336:	2b50      	cmp	r3, #80	; 0x50
 8009338:	d13b      	bne.n	80093b2 <__gethex+0x156>
 800933a:	7873      	ldrb	r3, [r6, #1]
 800933c:	2b2b      	cmp	r3, #43	; 0x2b
 800933e:	d02c      	beq.n	800939a <__gethex+0x13e>
 8009340:	2b2d      	cmp	r3, #45	; 0x2d
 8009342:	d02e      	beq.n	80093a2 <__gethex+0x146>
 8009344:	1c71      	adds	r1, r6, #1
 8009346:	f04f 0900 	mov.w	r9, #0
 800934a:	7808      	ldrb	r0, [r1, #0]
 800934c:	f7ff ff70 	bl	8009230 <__hexdig_fun>
 8009350:	1e43      	subs	r3, r0, #1
 8009352:	b2db      	uxtb	r3, r3
 8009354:	2b18      	cmp	r3, #24
 8009356:	d82c      	bhi.n	80093b2 <__gethex+0x156>
 8009358:	f1a0 0210 	sub.w	r2, r0, #16
 800935c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009360:	f7ff ff66 	bl	8009230 <__hexdig_fun>
 8009364:	1e43      	subs	r3, r0, #1
 8009366:	b2db      	uxtb	r3, r3
 8009368:	2b18      	cmp	r3, #24
 800936a:	d91d      	bls.n	80093a8 <__gethex+0x14c>
 800936c:	f1b9 0f00 	cmp.w	r9, #0
 8009370:	d000      	beq.n	8009374 <__gethex+0x118>
 8009372:	4252      	negs	r2, r2
 8009374:	4415      	add	r5, r2
 8009376:	f8cb 1000 	str.w	r1, [fp]
 800937a:	b1e4      	cbz	r4, 80093b6 <__gethex+0x15a>
 800937c:	9b00      	ldr	r3, [sp, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	bf14      	ite	ne
 8009382:	2700      	movne	r7, #0
 8009384:	2706      	moveq	r7, #6
 8009386:	4638      	mov	r0, r7
 8009388:	b009      	add	sp, #36	; 0x24
 800938a:	ecbd 8b02 	vpop	{d8}
 800938e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009392:	463e      	mov	r6, r7
 8009394:	4625      	mov	r5, r4
 8009396:	2401      	movs	r4, #1
 8009398:	e7ca      	b.n	8009330 <__gethex+0xd4>
 800939a:	f04f 0900 	mov.w	r9, #0
 800939e:	1cb1      	adds	r1, r6, #2
 80093a0:	e7d3      	b.n	800934a <__gethex+0xee>
 80093a2:	f04f 0901 	mov.w	r9, #1
 80093a6:	e7fa      	b.n	800939e <__gethex+0x142>
 80093a8:	230a      	movs	r3, #10
 80093aa:	fb03 0202 	mla	r2, r3, r2, r0
 80093ae:	3a10      	subs	r2, #16
 80093b0:	e7d4      	b.n	800935c <__gethex+0x100>
 80093b2:	4631      	mov	r1, r6
 80093b4:	e7df      	b.n	8009376 <__gethex+0x11a>
 80093b6:	1bf3      	subs	r3, r6, r7
 80093b8:	3b01      	subs	r3, #1
 80093ba:	4621      	mov	r1, r4
 80093bc:	2b07      	cmp	r3, #7
 80093be:	dc0b      	bgt.n	80093d8 <__gethex+0x17c>
 80093c0:	ee18 0a10 	vmov	r0, s16
 80093c4:	f000 fa7e 	bl	80098c4 <_Balloc>
 80093c8:	4604      	mov	r4, r0
 80093ca:	b940      	cbnz	r0, 80093de <__gethex+0x182>
 80093cc:	4b5d      	ldr	r3, [pc, #372]	; (8009544 <__gethex+0x2e8>)
 80093ce:	4602      	mov	r2, r0
 80093d0:	21de      	movs	r1, #222	; 0xde
 80093d2:	485d      	ldr	r0, [pc, #372]	; (8009548 <__gethex+0x2ec>)
 80093d4:	f001 f9c6 	bl	800a764 <__assert_func>
 80093d8:	3101      	adds	r1, #1
 80093da:	105b      	asrs	r3, r3, #1
 80093dc:	e7ee      	b.n	80093bc <__gethex+0x160>
 80093de:	f100 0914 	add.w	r9, r0, #20
 80093e2:	f04f 0b00 	mov.w	fp, #0
 80093e6:	f1ca 0301 	rsb	r3, sl, #1
 80093ea:	f8cd 9008 	str.w	r9, [sp, #8]
 80093ee:	f8cd b000 	str.w	fp, [sp]
 80093f2:	9306      	str	r3, [sp, #24]
 80093f4:	42b7      	cmp	r7, r6
 80093f6:	d340      	bcc.n	800947a <__gethex+0x21e>
 80093f8:	9802      	ldr	r0, [sp, #8]
 80093fa:	9b00      	ldr	r3, [sp, #0]
 80093fc:	f840 3b04 	str.w	r3, [r0], #4
 8009400:	eba0 0009 	sub.w	r0, r0, r9
 8009404:	1080      	asrs	r0, r0, #2
 8009406:	0146      	lsls	r6, r0, #5
 8009408:	6120      	str	r0, [r4, #16]
 800940a:	4618      	mov	r0, r3
 800940c:	f000 fb4c 	bl	8009aa8 <__hi0bits>
 8009410:	1a30      	subs	r0, r6, r0
 8009412:	f8d8 6000 	ldr.w	r6, [r8]
 8009416:	42b0      	cmp	r0, r6
 8009418:	dd63      	ble.n	80094e2 <__gethex+0x286>
 800941a:	1b87      	subs	r7, r0, r6
 800941c:	4639      	mov	r1, r7
 800941e:	4620      	mov	r0, r4
 8009420:	f000 fef0 	bl	800a204 <__any_on>
 8009424:	4682      	mov	sl, r0
 8009426:	b1a8      	cbz	r0, 8009454 <__gethex+0x1f8>
 8009428:	1e7b      	subs	r3, r7, #1
 800942a:	1159      	asrs	r1, r3, #5
 800942c:	f003 021f 	and.w	r2, r3, #31
 8009430:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009434:	f04f 0a01 	mov.w	sl, #1
 8009438:	fa0a f202 	lsl.w	r2, sl, r2
 800943c:	420a      	tst	r2, r1
 800943e:	d009      	beq.n	8009454 <__gethex+0x1f8>
 8009440:	4553      	cmp	r3, sl
 8009442:	dd05      	ble.n	8009450 <__gethex+0x1f4>
 8009444:	1eb9      	subs	r1, r7, #2
 8009446:	4620      	mov	r0, r4
 8009448:	f000 fedc 	bl	800a204 <__any_on>
 800944c:	2800      	cmp	r0, #0
 800944e:	d145      	bne.n	80094dc <__gethex+0x280>
 8009450:	f04f 0a02 	mov.w	sl, #2
 8009454:	4639      	mov	r1, r7
 8009456:	4620      	mov	r0, r4
 8009458:	f7ff fe98 	bl	800918c <rshift>
 800945c:	443d      	add	r5, r7
 800945e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009462:	42ab      	cmp	r3, r5
 8009464:	da4c      	bge.n	8009500 <__gethex+0x2a4>
 8009466:	ee18 0a10 	vmov	r0, s16
 800946a:	4621      	mov	r1, r4
 800946c:	f000 fa6a 	bl	8009944 <_Bfree>
 8009470:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009472:	2300      	movs	r3, #0
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	27a3      	movs	r7, #163	; 0xa3
 8009478:	e785      	b.n	8009386 <__gethex+0x12a>
 800947a:	1e73      	subs	r3, r6, #1
 800947c:	9a05      	ldr	r2, [sp, #20]
 800947e:	9303      	str	r3, [sp, #12]
 8009480:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009484:	4293      	cmp	r3, r2
 8009486:	d019      	beq.n	80094bc <__gethex+0x260>
 8009488:	f1bb 0f20 	cmp.w	fp, #32
 800948c:	d107      	bne.n	800949e <__gethex+0x242>
 800948e:	9b02      	ldr	r3, [sp, #8]
 8009490:	9a00      	ldr	r2, [sp, #0]
 8009492:	f843 2b04 	str.w	r2, [r3], #4
 8009496:	9302      	str	r3, [sp, #8]
 8009498:	2300      	movs	r3, #0
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	469b      	mov	fp, r3
 800949e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80094a2:	f7ff fec5 	bl	8009230 <__hexdig_fun>
 80094a6:	9b00      	ldr	r3, [sp, #0]
 80094a8:	f000 000f 	and.w	r0, r0, #15
 80094ac:	fa00 f00b 	lsl.w	r0, r0, fp
 80094b0:	4303      	orrs	r3, r0
 80094b2:	9300      	str	r3, [sp, #0]
 80094b4:	f10b 0b04 	add.w	fp, fp, #4
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	e00d      	b.n	80094d8 <__gethex+0x27c>
 80094bc:	9b03      	ldr	r3, [sp, #12]
 80094be:	9a06      	ldr	r2, [sp, #24]
 80094c0:	4413      	add	r3, r2
 80094c2:	42bb      	cmp	r3, r7
 80094c4:	d3e0      	bcc.n	8009488 <__gethex+0x22c>
 80094c6:	4618      	mov	r0, r3
 80094c8:	9901      	ldr	r1, [sp, #4]
 80094ca:	9307      	str	r3, [sp, #28]
 80094cc:	4652      	mov	r2, sl
 80094ce:	f001 f927 	bl	800a720 <strncmp>
 80094d2:	9b07      	ldr	r3, [sp, #28]
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d1d7      	bne.n	8009488 <__gethex+0x22c>
 80094d8:	461e      	mov	r6, r3
 80094da:	e78b      	b.n	80093f4 <__gethex+0x198>
 80094dc:	f04f 0a03 	mov.w	sl, #3
 80094e0:	e7b8      	b.n	8009454 <__gethex+0x1f8>
 80094e2:	da0a      	bge.n	80094fa <__gethex+0x29e>
 80094e4:	1a37      	subs	r7, r6, r0
 80094e6:	4621      	mov	r1, r4
 80094e8:	ee18 0a10 	vmov	r0, s16
 80094ec:	463a      	mov	r2, r7
 80094ee:	f000 fc45 	bl	8009d7c <__lshift>
 80094f2:	1bed      	subs	r5, r5, r7
 80094f4:	4604      	mov	r4, r0
 80094f6:	f100 0914 	add.w	r9, r0, #20
 80094fa:	f04f 0a00 	mov.w	sl, #0
 80094fe:	e7ae      	b.n	800945e <__gethex+0x202>
 8009500:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009504:	42a8      	cmp	r0, r5
 8009506:	dd72      	ble.n	80095ee <__gethex+0x392>
 8009508:	1b45      	subs	r5, r0, r5
 800950a:	42ae      	cmp	r6, r5
 800950c:	dc36      	bgt.n	800957c <__gethex+0x320>
 800950e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009512:	2b02      	cmp	r3, #2
 8009514:	d02a      	beq.n	800956c <__gethex+0x310>
 8009516:	2b03      	cmp	r3, #3
 8009518:	d02c      	beq.n	8009574 <__gethex+0x318>
 800951a:	2b01      	cmp	r3, #1
 800951c:	d11c      	bne.n	8009558 <__gethex+0x2fc>
 800951e:	42ae      	cmp	r6, r5
 8009520:	d11a      	bne.n	8009558 <__gethex+0x2fc>
 8009522:	2e01      	cmp	r6, #1
 8009524:	d112      	bne.n	800954c <__gethex+0x2f0>
 8009526:	9a04      	ldr	r2, [sp, #16]
 8009528:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800952c:	6013      	str	r3, [r2, #0]
 800952e:	2301      	movs	r3, #1
 8009530:	6123      	str	r3, [r4, #16]
 8009532:	f8c9 3000 	str.w	r3, [r9]
 8009536:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009538:	2762      	movs	r7, #98	; 0x62
 800953a:	601c      	str	r4, [r3, #0]
 800953c:	e723      	b.n	8009386 <__gethex+0x12a>
 800953e:	bf00      	nop
 8009540:	0800b5c8 	.word	0x0800b5c8
 8009544:	0800b550 	.word	0x0800b550
 8009548:	0800b561 	.word	0x0800b561
 800954c:	1e71      	subs	r1, r6, #1
 800954e:	4620      	mov	r0, r4
 8009550:	f000 fe58 	bl	800a204 <__any_on>
 8009554:	2800      	cmp	r0, #0
 8009556:	d1e6      	bne.n	8009526 <__gethex+0x2ca>
 8009558:	ee18 0a10 	vmov	r0, s16
 800955c:	4621      	mov	r1, r4
 800955e:	f000 f9f1 	bl	8009944 <_Bfree>
 8009562:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009564:	2300      	movs	r3, #0
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	2750      	movs	r7, #80	; 0x50
 800956a:	e70c      	b.n	8009386 <__gethex+0x12a>
 800956c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1f2      	bne.n	8009558 <__gethex+0x2fc>
 8009572:	e7d8      	b.n	8009526 <__gethex+0x2ca>
 8009574:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1d5      	bne.n	8009526 <__gethex+0x2ca>
 800957a:	e7ed      	b.n	8009558 <__gethex+0x2fc>
 800957c:	1e6f      	subs	r7, r5, #1
 800957e:	f1ba 0f00 	cmp.w	sl, #0
 8009582:	d131      	bne.n	80095e8 <__gethex+0x38c>
 8009584:	b127      	cbz	r7, 8009590 <__gethex+0x334>
 8009586:	4639      	mov	r1, r7
 8009588:	4620      	mov	r0, r4
 800958a:	f000 fe3b 	bl	800a204 <__any_on>
 800958e:	4682      	mov	sl, r0
 8009590:	117b      	asrs	r3, r7, #5
 8009592:	2101      	movs	r1, #1
 8009594:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009598:	f007 071f 	and.w	r7, r7, #31
 800959c:	fa01 f707 	lsl.w	r7, r1, r7
 80095a0:	421f      	tst	r7, r3
 80095a2:	4629      	mov	r1, r5
 80095a4:	4620      	mov	r0, r4
 80095a6:	bf18      	it	ne
 80095a8:	f04a 0a02 	orrne.w	sl, sl, #2
 80095ac:	1b76      	subs	r6, r6, r5
 80095ae:	f7ff fded 	bl	800918c <rshift>
 80095b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80095b6:	2702      	movs	r7, #2
 80095b8:	f1ba 0f00 	cmp.w	sl, #0
 80095bc:	d048      	beq.n	8009650 <__gethex+0x3f4>
 80095be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d015      	beq.n	80095f2 <__gethex+0x396>
 80095c6:	2b03      	cmp	r3, #3
 80095c8:	d017      	beq.n	80095fa <__gethex+0x39e>
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d109      	bne.n	80095e2 <__gethex+0x386>
 80095ce:	f01a 0f02 	tst.w	sl, #2
 80095d2:	d006      	beq.n	80095e2 <__gethex+0x386>
 80095d4:	f8d9 0000 	ldr.w	r0, [r9]
 80095d8:	ea4a 0a00 	orr.w	sl, sl, r0
 80095dc:	f01a 0f01 	tst.w	sl, #1
 80095e0:	d10e      	bne.n	8009600 <__gethex+0x3a4>
 80095e2:	f047 0710 	orr.w	r7, r7, #16
 80095e6:	e033      	b.n	8009650 <__gethex+0x3f4>
 80095e8:	f04f 0a01 	mov.w	sl, #1
 80095ec:	e7d0      	b.n	8009590 <__gethex+0x334>
 80095ee:	2701      	movs	r7, #1
 80095f0:	e7e2      	b.n	80095b8 <__gethex+0x35c>
 80095f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095f4:	f1c3 0301 	rsb	r3, r3, #1
 80095f8:	9315      	str	r3, [sp, #84]	; 0x54
 80095fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0f0      	beq.n	80095e2 <__gethex+0x386>
 8009600:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009604:	f104 0314 	add.w	r3, r4, #20
 8009608:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800960c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009610:	f04f 0c00 	mov.w	ip, #0
 8009614:	4618      	mov	r0, r3
 8009616:	f853 2b04 	ldr.w	r2, [r3], #4
 800961a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800961e:	d01c      	beq.n	800965a <__gethex+0x3fe>
 8009620:	3201      	adds	r2, #1
 8009622:	6002      	str	r2, [r0, #0]
 8009624:	2f02      	cmp	r7, #2
 8009626:	f104 0314 	add.w	r3, r4, #20
 800962a:	d13f      	bne.n	80096ac <__gethex+0x450>
 800962c:	f8d8 2000 	ldr.w	r2, [r8]
 8009630:	3a01      	subs	r2, #1
 8009632:	42b2      	cmp	r2, r6
 8009634:	d10a      	bne.n	800964c <__gethex+0x3f0>
 8009636:	1171      	asrs	r1, r6, #5
 8009638:	2201      	movs	r2, #1
 800963a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800963e:	f006 061f 	and.w	r6, r6, #31
 8009642:	fa02 f606 	lsl.w	r6, r2, r6
 8009646:	421e      	tst	r6, r3
 8009648:	bf18      	it	ne
 800964a:	4617      	movne	r7, r2
 800964c:	f047 0720 	orr.w	r7, r7, #32
 8009650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009652:	601c      	str	r4, [r3, #0]
 8009654:	9b04      	ldr	r3, [sp, #16]
 8009656:	601d      	str	r5, [r3, #0]
 8009658:	e695      	b.n	8009386 <__gethex+0x12a>
 800965a:	4299      	cmp	r1, r3
 800965c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009660:	d8d8      	bhi.n	8009614 <__gethex+0x3b8>
 8009662:	68a3      	ldr	r3, [r4, #8]
 8009664:	459b      	cmp	fp, r3
 8009666:	db19      	blt.n	800969c <__gethex+0x440>
 8009668:	6861      	ldr	r1, [r4, #4]
 800966a:	ee18 0a10 	vmov	r0, s16
 800966e:	3101      	adds	r1, #1
 8009670:	f000 f928 	bl	80098c4 <_Balloc>
 8009674:	4681      	mov	r9, r0
 8009676:	b918      	cbnz	r0, 8009680 <__gethex+0x424>
 8009678:	4b1a      	ldr	r3, [pc, #104]	; (80096e4 <__gethex+0x488>)
 800967a:	4602      	mov	r2, r0
 800967c:	2184      	movs	r1, #132	; 0x84
 800967e:	e6a8      	b.n	80093d2 <__gethex+0x176>
 8009680:	6922      	ldr	r2, [r4, #16]
 8009682:	3202      	adds	r2, #2
 8009684:	f104 010c 	add.w	r1, r4, #12
 8009688:	0092      	lsls	r2, r2, #2
 800968a:	300c      	adds	r0, #12
 800968c:	f000 f90c 	bl	80098a8 <memcpy>
 8009690:	4621      	mov	r1, r4
 8009692:	ee18 0a10 	vmov	r0, s16
 8009696:	f000 f955 	bl	8009944 <_Bfree>
 800969a:	464c      	mov	r4, r9
 800969c:	6923      	ldr	r3, [r4, #16]
 800969e:	1c5a      	adds	r2, r3, #1
 80096a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096a4:	6122      	str	r2, [r4, #16]
 80096a6:	2201      	movs	r2, #1
 80096a8:	615a      	str	r2, [r3, #20]
 80096aa:	e7bb      	b.n	8009624 <__gethex+0x3c8>
 80096ac:	6922      	ldr	r2, [r4, #16]
 80096ae:	455a      	cmp	r2, fp
 80096b0:	dd0b      	ble.n	80096ca <__gethex+0x46e>
 80096b2:	2101      	movs	r1, #1
 80096b4:	4620      	mov	r0, r4
 80096b6:	f7ff fd69 	bl	800918c <rshift>
 80096ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096be:	3501      	adds	r5, #1
 80096c0:	42ab      	cmp	r3, r5
 80096c2:	f6ff aed0 	blt.w	8009466 <__gethex+0x20a>
 80096c6:	2701      	movs	r7, #1
 80096c8:	e7c0      	b.n	800964c <__gethex+0x3f0>
 80096ca:	f016 061f 	ands.w	r6, r6, #31
 80096ce:	d0fa      	beq.n	80096c6 <__gethex+0x46a>
 80096d0:	4453      	add	r3, sl
 80096d2:	f1c6 0620 	rsb	r6, r6, #32
 80096d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80096da:	f000 f9e5 	bl	8009aa8 <__hi0bits>
 80096de:	42b0      	cmp	r0, r6
 80096e0:	dbe7      	blt.n	80096b2 <__gethex+0x456>
 80096e2:	e7f0      	b.n	80096c6 <__gethex+0x46a>
 80096e4:	0800b550 	.word	0x0800b550

080096e8 <L_shift>:
 80096e8:	f1c2 0208 	rsb	r2, r2, #8
 80096ec:	0092      	lsls	r2, r2, #2
 80096ee:	b570      	push	{r4, r5, r6, lr}
 80096f0:	f1c2 0620 	rsb	r6, r2, #32
 80096f4:	6843      	ldr	r3, [r0, #4]
 80096f6:	6804      	ldr	r4, [r0, #0]
 80096f8:	fa03 f506 	lsl.w	r5, r3, r6
 80096fc:	432c      	orrs	r4, r5
 80096fe:	40d3      	lsrs	r3, r2
 8009700:	6004      	str	r4, [r0, #0]
 8009702:	f840 3f04 	str.w	r3, [r0, #4]!
 8009706:	4288      	cmp	r0, r1
 8009708:	d3f4      	bcc.n	80096f4 <L_shift+0xc>
 800970a:	bd70      	pop	{r4, r5, r6, pc}

0800970c <__match>:
 800970c:	b530      	push	{r4, r5, lr}
 800970e:	6803      	ldr	r3, [r0, #0]
 8009710:	3301      	adds	r3, #1
 8009712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009716:	b914      	cbnz	r4, 800971e <__match+0x12>
 8009718:	6003      	str	r3, [r0, #0]
 800971a:	2001      	movs	r0, #1
 800971c:	bd30      	pop	{r4, r5, pc}
 800971e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009722:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009726:	2d19      	cmp	r5, #25
 8009728:	bf98      	it	ls
 800972a:	3220      	addls	r2, #32
 800972c:	42a2      	cmp	r2, r4
 800972e:	d0f0      	beq.n	8009712 <__match+0x6>
 8009730:	2000      	movs	r0, #0
 8009732:	e7f3      	b.n	800971c <__match+0x10>

08009734 <__hexnan>:
 8009734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	680b      	ldr	r3, [r1, #0]
 800973a:	115e      	asrs	r6, r3, #5
 800973c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009740:	f013 031f 	ands.w	r3, r3, #31
 8009744:	b087      	sub	sp, #28
 8009746:	bf18      	it	ne
 8009748:	3604      	addne	r6, #4
 800974a:	2500      	movs	r5, #0
 800974c:	1f37      	subs	r7, r6, #4
 800974e:	4690      	mov	r8, r2
 8009750:	6802      	ldr	r2, [r0, #0]
 8009752:	9301      	str	r3, [sp, #4]
 8009754:	4682      	mov	sl, r0
 8009756:	f846 5c04 	str.w	r5, [r6, #-4]
 800975a:	46b9      	mov	r9, r7
 800975c:	463c      	mov	r4, r7
 800975e:	9502      	str	r5, [sp, #8]
 8009760:	46ab      	mov	fp, r5
 8009762:	7851      	ldrb	r1, [r2, #1]
 8009764:	1c53      	adds	r3, r2, #1
 8009766:	9303      	str	r3, [sp, #12]
 8009768:	b341      	cbz	r1, 80097bc <__hexnan+0x88>
 800976a:	4608      	mov	r0, r1
 800976c:	9205      	str	r2, [sp, #20]
 800976e:	9104      	str	r1, [sp, #16]
 8009770:	f7ff fd5e 	bl	8009230 <__hexdig_fun>
 8009774:	2800      	cmp	r0, #0
 8009776:	d14f      	bne.n	8009818 <__hexnan+0xe4>
 8009778:	9904      	ldr	r1, [sp, #16]
 800977a:	9a05      	ldr	r2, [sp, #20]
 800977c:	2920      	cmp	r1, #32
 800977e:	d818      	bhi.n	80097b2 <__hexnan+0x7e>
 8009780:	9b02      	ldr	r3, [sp, #8]
 8009782:	459b      	cmp	fp, r3
 8009784:	dd13      	ble.n	80097ae <__hexnan+0x7a>
 8009786:	454c      	cmp	r4, r9
 8009788:	d206      	bcs.n	8009798 <__hexnan+0x64>
 800978a:	2d07      	cmp	r5, #7
 800978c:	dc04      	bgt.n	8009798 <__hexnan+0x64>
 800978e:	462a      	mov	r2, r5
 8009790:	4649      	mov	r1, r9
 8009792:	4620      	mov	r0, r4
 8009794:	f7ff ffa8 	bl	80096e8 <L_shift>
 8009798:	4544      	cmp	r4, r8
 800979a:	d950      	bls.n	800983e <__hexnan+0x10a>
 800979c:	2300      	movs	r3, #0
 800979e:	f1a4 0904 	sub.w	r9, r4, #4
 80097a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80097a6:	f8cd b008 	str.w	fp, [sp, #8]
 80097aa:	464c      	mov	r4, r9
 80097ac:	461d      	mov	r5, r3
 80097ae:	9a03      	ldr	r2, [sp, #12]
 80097b0:	e7d7      	b.n	8009762 <__hexnan+0x2e>
 80097b2:	2929      	cmp	r1, #41	; 0x29
 80097b4:	d156      	bne.n	8009864 <__hexnan+0x130>
 80097b6:	3202      	adds	r2, #2
 80097b8:	f8ca 2000 	str.w	r2, [sl]
 80097bc:	f1bb 0f00 	cmp.w	fp, #0
 80097c0:	d050      	beq.n	8009864 <__hexnan+0x130>
 80097c2:	454c      	cmp	r4, r9
 80097c4:	d206      	bcs.n	80097d4 <__hexnan+0xa0>
 80097c6:	2d07      	cmp	r5, #7
 80097c8:	dc04      	bgt.n	80097d4 <__hexnan+0xa0>
 80097ca:	462a      	mov	r2, r5
 80097cc:	4649      	mov	r1, r9
 80097ce:	4620      	mov	r0, r4
 80097d0:	f7ff ff8a 	bl	80096e8 <L_shift>
 80097d4:	4544      	cmp	r4, r8
 80097d6:	d934      	bls.n	8009842 <__hexnan+0x10e>
 80097d8:	f1a8 0204 	sub.w	r2, r8, #4
 80097dc:	4623      	mov	r3, r4
 80097de:	f853 1b04 	ldr.w	r1, [r3], #4
 80097e2:	f842 1f04 	str.w	r1, [r2, #4]!
 80097e6:	429f      	cmp	r7, r3
 80097e8:	d2f9      	bcs.n	80097de <__hexnan+0xaa>
 80097ea:	1b3b      	subs	r3, r7, r4
 80097ec:	f023 0303 	bic.w	r3, r3, #3
 80097f0:	3304      	adds	r3, #4
 80097f2:	3401      	adds	r4, #1
 80097f4:	3e03      	subs	r6, #3
 80097f6:	42b4      	cmp	r4, r6
 80097f8:	bf88      	it	hi
 80097fa:	2304      	movhi	r3, #4
 80097fc:	4443      	add	r3, r8
 80097fe:	2200      	movs	r2, #0
 8009800:	f843 2b04 	str.w	r2, [r3], #4
 8009804:	429f      	cmp	r7, r3
 8009806:	d2fb      	bcs.n	8009800 <__hexnan+0xcc>
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	b91b      	cbnz	r3, 8009814 <__hexnan+0xe0>
 800980c:	4547      	cmp	r7, r8
 800980e:	d127      	bne.n	8009860 <__hexnan+0x12c>
 8009810:	2301      	movs	r3, #1
 8009812:	603b      	str	r3, [r7, #0]
 8009814:	2005      	movs	r0, #5
 8009816:	e026      	b.n	8009866 <__hexnan+0x132>
 8009818:	3501      	adds	r5, #1
 800981a:	2d08      	cmp	r5, #8
 800981c:	f10b 0b01 	add.w	fp, fp, #1
 8009820:	dd06      	ble.n	8009830 <__hexnan+0xfc>
 8009822:	4544      	cmp	r4, r8
 8009824:	d9c3      	bls.n	80097ae <__hexnan+0x7a>
 8009826:	2300      	movs	r3, #0
 8009828:	f844 3c04 	str.w	r3, [r4, #-4]
 800982c:	2501      	movs	r5, #1
 800982e:	3c04      	subs	r4, #4
 8009830:	6822      	ldr	r2, [r4, #0]
 8009832:	f000 000f 	and.w	r0, r0, #15
 8009836:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800983a:	6022      	str	r2, [r4, #0]
 800983c:	e7b7      	b.n	80097ae <__hexnan+0x7a>
 800983e:	2508      	movs	r5, #8
 8009840:	e7b5      	b.n	80097ae <__hexnan+0x7a>
 8009842:	9b01      	ldr	r3, [sp, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d0df      	beq.n	8009808 <__hexnan+0xd4>
 8009848:	f04f 32ff 	mov.w	r2, #4294967295
 800984c:	f1c3 0320 	rsb	r3, r3, #32
 8009850:	fa22 f303 	lsr.w	r3, r2, r3
 8009854:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009858:	401a      	ands	r2, r3
 800985a:	f846 2c04 	str.w	r2, [r6, #-4]
 800985e:	e7d3      	b.n	8009808 <__hexnan+0xd4>
 8009860:	3f04      	subs	r7, #4
 8009862:	e7d1      	b.n	8009808 <__hexnan+0xd4>
 8009864:	2004      	movs	r0, #4
 8009866:	b007      	add	sp, #28
 8009868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800986c <_localeconv_r>:
 800986c:	4800      	ldr	r0, [pc, #0]	; (8009870 <_localeconv_r+0x4>)
 800986e:	4770      	bx	lr
 8009870:	20000164 	.word	0x20000164

08009874 <malloc>:
 8009874:	4b02      	ldr	r3, [pc, #8]	; (8009880 <malloc+0xc>)
 8009876:	4601      	mov	r1, r0
 8009878:	6818      	ldr	r0, [r3, #0]
 800987a:	f000 bd67 	b.w	800a34c <_malloc_r>
 800987e:	bf00      	nop
 8009880:	2000000c 	.word	0x2000000c

08009884 <__ascii_mbtowc>:
 8009884:	b082      	sub	sp, #8
 8009886:	b901      	cbnz	r1, 800988a <__ascii_mbtowc+0x6>
 8009888:	a901      	add	r1, sp, #4
 800988a:	b142      	cbz	r2, 800989e <__ascii_mbtowc+0x1a>
 800988c:	b14b      	cbz	r3, 80098a2 <__ascii_mbtowc+0x1e>
 800988e:	7813      	ldrb	r3, [r2, #0]
 8009890:	600b      	str	r3, [r1, #0]
 8009892:	7812      	ldrb	r2, [r2, #0]
 8009894:	1e10      	subs	r0, r2, #0
 8009896:	bf18      	it	ne
 8009898:	2001      	movne	r0, #1
 800989a:	b002      	add	sp, #8
 800989c:	4770      	bx	lr
 800989e:	4610      	mov	r0, r2
 80098a0:	e7fb      	b.n	800989a <__ascii_mbtowc+0x16>
 80098a2:	f06f 0001 	mvn.w	r0, #1
 80098a6:	e7f8      	b.n	800989a <__ascii_mbtowc+0x16>

080098a8 <memcpy>:
 80098a8:	440a      	add	r2, r1
 80098aa:	4291      	cmp	r1, r2
 80098ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80098b0:	d100      	bne.n	80098b4 <memcpy+0xc>
 80098b2:	4770      	bx	lr
 80098b4:	b510      	push	{r4, lr}
 80098b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098be:	4291      	cmp	r1, r2
 80098c0:	d1f9      	bne.n	80098b6 <memcpy+0xe>
 80098c2:	bd10      	pop	{r4, pc}

080098c4 <_Balloc>:
 80098c4:	b570      	push	{r4, r5, r6, lr}
 80098c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098c8:	4604      	mov	r4, r0
 80098ca:	460d      	mov	r5, r1
 80098cc:	b976      	cbnz	r6, 80098ec <_Balloc+0x28>
 80098ce:	2010      	movs	r0, #16
 80098d0:	f7ff ffd0 	bl	8009874 <malloc>
 80098d4:	4602      	mov	r2, r0
 80098d6:	6260      	str	r0, [r4, #36]	; 0x24
 80098d8:	b920      	cbnz	r0, 80098e4 <_Balloc+0x20>
 80098da:	4b18      	ldr	r3, [pc, #96]	; (800993c <_Balloc+0x78>)
 80098dc:	4818      	ldr	r0, [pc, #96]	; (8009940 <_Balloc+0x7c>)
 80098de:	2166      	movs	r1, #102	; 0x66
 80098e0:	f000 ff40 	bl	800a764 <__assert_func>
 80098e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098e8:	6006      	str	r6, [r0, #0]
 80098ea:	60c6      	str	r6, [r0, #12]
 80098ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80098ee:	68f3      	ldr	r3, [r6, #12]
 80098f0:	b183      	cbz	r3, 8009914 <_Balloc+0x50>
 80098f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80098fa:	b9b8      	cbnz	r0, 800992c <_Balloc+0x68>
 80098fc:	2101      	movs	r1, #1
 80098fe:	fa01 f605 	lsl.w	r6, r1, r5
 8009902:	1d72      	adds	r2, r6, #5
 8009904:	0092      	lsls	r2, r2, #2
 8009906:	4620      	mov	r0, r4
 8009908:	f000 fc9d 	bl	800a246 <_calloc_r>
 800990c:	b160      	cbz	r0, 8009928 <_Balloc+0x64>
 800990e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009912:	e00e      	b.n	8009932 <_Balloc+0x6e>
 8009914:	2221      	movs	r2, #33	; 0x21
 8009916:	2104      	movs	r1, #4
 8009918:	4620      	mov	r0, r4
 800991a:	f000 fc94 	bl	800a246 <_calloc_r>
 800991e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009920:	60f0      	str	r0, [r6, #12]
 8009922:	68db      	ldr	r3, [r3, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1e4      	bne.n	80098f2 <_Balloc+0x2e>
 8009928:	2000      	movs	r0, #0
 800992a:	bd70      	pop	{r4, r5, r6, pc}
 800992c:	6802      	ldr	r2, [r0, #0]
 800992e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009932:	2300      	movs	r3, #0
 8009934:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009938:	e7f7      	b.n	800992a <_Balloc+0x66>
 800993a:	bf00      	nop
 800993c:	0800b4de 	.word	0x0800b4de
 8009940:	0800b5dc 	.word	0x0800b5dc

08009944 <_Bfree>:
 8009944:	b570      	push	{r4, r5, r6, lr}
 8009946:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009948:	4605      	mov	r5, r0
 800994a:	460c      	mov	r4, r1
 800994c:	b976      	cbnz	r6, 800996c <_Bfree+0x28>
 800994e:	2010      	movs	r0, #16
 8009950:	f7ff ff90 	bl	8009874 <malloc>
 8009954:	4602      	mov	r2, r0
 8009956:	6268      	str	r0, [r5, #36]	; 0x24
 8009958:	b920      	cbnz	r0, 8009964 <_Bfree+0x20>
 800995a:	4b09      	ldr	r3, [pc, #36]	; (8009980 <_Bfree+0x3c>)
 800995c:	4809      	ldr	r0, [pc, #36]	; (8009984 <_Bfree+0x40>)
 800995e:	218a      	movs	r1, #138	; 0x8a
 8009960:	f000 ff00 	bl	800a764 <__assert_func>
 8009964:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009968:	6006      	str	r6, [r0, #0]
 800996a:	60c6      	str	r6, [r0, #12]
 800996c:	b13c      	cbz	r4, 800997e <_Bfree+0x3a>
 800996e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009970:	6862      	ldr	r2, [r4, #4]
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009978:	6021      	str	r1, [r4, #0]
 800997a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800997e:	bd70      	pop	{r4, r5, r6, pc}
 8009980:	0800b4de 	.word	0x0800b4de
 8009984:	0800b5dc 	.word	0x0800b5dc

08009988 <__multadd>:
 8009988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800998c:	690d      	ldr	r5, [r1, #16]
 800998e:	4607      	mov	r7, r0
 8009990:	460c      	mov	r4, r1
 8009992:	461e      	mov	r6, r3
 8009994:	f101 0c14 	add.w	ip, r1, #20
 8009998:	2000      	movs	r0, #0
 800999a:	f8dc 3000 	ldr.w	r3, [ip]
 800999e:	b299      	uxth	r1, r3
 80099a0:	fb02 6101 	mla	r1, r2, r1, r6
 80099a4:	0c1e      	lsrs	r6, r3, #16
 80099a6:	0c0b      	lsrs	r3, r1, #16
 80099a8:	fb02 3306 	mla	r3, r2, r6, r3
 80099ac:	b289      	uxth	r1, r1
 80099ae:	3001      	adds	r0, #1
 80099b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80099b4:	4285      	cmp	r5, r0
 80099b6:	f84c 1b04 	str.w	r1, [ip], #4
 80099ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80099be:	dcec      	bgt.n	800999a <__multadd+0x12>
 80099c0:	b30e      	cbz	r6, 8009a06 <__multadd+0x7e>
 80099c2:	68a3      	ldr	r3, [r4, #8]
 80099c4:	42ab      	cmp	r3, r5
 80099c6:	dc19      	bgt.n	80099fc <__multadd+0x74>
 80099c8:	6861      	ldr	r1, [r4, #4]
 80099ca:	4638      	mov	r0, r7
 80099cc:	3101      	adds	r1, #1
 80099ce:	f7ff ff79 	bl	80098c4 <_Balloc>
 80099d2:	4680      	mov	r8, r0
 80099d4:	b928      	cbnz	r0, 80099e2 <__multadd+0x5a>
 80099d6:	4602      	mov	r2, r0
 80099d8:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <__multadd+0x84>)
 80099da:	480d      	ldr	r0, [pc, #52]	; (8009a10 <__multadd+0x88>)
 80099dc:	21b5      	movs	r1, #181	; 0xb5
 80099de:	f000 fec1 	bl	800a764 <__assert_func>
 80099e2:	6922      	ldr	r2, [r4, #16]
 80099e4:	3202      	adds	r2, #2
 80099e6:	f104 010c 	add.w	r1, r4, #12
 80099ea:	0092      	lsls	r2, r2, #2
 80099ec:	300c      	adds	r0, #12
 80099ee:	f7ff ff5b 	bl	80098a8 <memcpy>
 80099f2:	4621      	mov	r1, r4
 80099f4:	4638      	mov	r0, r7
 80099f6:	f7ff ffa5 	bl	8009944 <_Bfree>
 80099fa:	4644      	mov	r4, r8
 80099fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a00:	3501      	adds	r5, #1
 8009a02:	615e      	str	r6, [r3, #20]
 8009a04:	6125      	str	r5, [r4, #16]
 8009a06:	4620      	mov	r0, r4
 8009a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a0c:	0800b550 	.word	0x0800b550
 8009a10:	0800b5dc 	.word	0x0800b5dc

08009a14 <__s2b>:
 8009a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a18:	460c      	mov	r4, r1
 8009a1a:	4615      	mov	r5, r2
 8009a1c:	461f      	mov	r7, r3
 8009a1e:	2209      	movs	r2, #9
 8009a20:	3308      	adds	r3, #8
 8009a22:	4606      	mov	r6, r0
 8009a24:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a28:	2100      	movs	r1, #0
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	db09      	blt.n	8009a44 <__s2b+0x30>
 8009a30:	4630      	mov	r0, r6
 8009a32:	f7ff ff47 	bl	80098c4 <_Balloc>
 8009a36:	b940      	cbnz	r0, 8009a4a <__s2b+0x36>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	4b19      	ldr	r3, [pc, #100]	; (8009aa0 <__s2b+0x8c>)
 8009a3c:	4819      	ldr	r0, [pc, #100]	; (8009aa4 <__s2b+0x90>)
 8009a3e:	21ce      	movs	r1, #206	; 0xce
 8009a40:	f000 fe90 	bl	800a764 <__assert_func>
 8009a44:	0052      	lsls	r2, r2, #1
 8009a46:	3101      	adds	r1, #1
 8009a48:	e7f0      	b.n	8009a2c <__s2b+0x18>
 8009a4a:	9b08      	ldr	r3, [sp, #32]
 8009a4c:	6143      	str	r3, [r0, #20]
 8009a4e:	2d09      	cmp	r5, #9
 8009a50:	f04f 0301 	mov.w	r3, #1
 8009a54:	6103      	str	r3, [r0, #16]
 8009a56:	dd16      	ble.n	8009a86 <__s2b+0x72>
 8009a58:	f104 0909 	add.w	r9, r4, #9
 8009a5c:	46c8      	mov	r8, r9
 8009a5e:	442c      	add	r4, r5
 8009a60:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a64:	4601      	mov	r1, r0
 8009a66:	3b30      	subs	r3, #48	; 0x30
 8009a68:	220a      	movs	r2, #10
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f7ff ff8c 	bl	8009988 <__multadd>
 8009a70:	45a0      	cmp	r8, r4
 8009a72:	d1f5      	bne.n	8009a60 <__s2b+0x4c>
 8009a74:	f1a5 0408 	sub.w	r4, r5, #8
 8009a78:	444c      	add	r4, r9
 8009a7a:	1b2d      	subs	r5, r5, r4
 8009a7c:	1963      	adds	r3, r4, r5
 8009a7e:	42bb      	cmp	r3, r7
 8009a80:	db04      	blt.n	8009a8c <__s2b+0x78>
 8009a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a86:	340a      	adds	r4, #10
 8009a88:	2509      	movs	r5, #9
 8009a8a:	e7f6      	b.n	8009a7a <__s2b+0x66>
 8009a8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a90:	4601      	mov	r1, r0
 8009a92:	3b30      	subs	r3, #48	; 0x30
 8009a94:	220a      	movs	r2, #10
 8009a96:	4630      	mov	r0, r6
 8009a98:	f7ff ff76 	bl	8009988 <__multadd>
 8009a9c:	e7ee      	b.n	8009a7c <__s2b+0x68>
 8009a9e:	bf00      	nop
 8009aa0:	0800b550 	.word	0x0800b550
 8009aa4:	0800b5dc 	.word	0x0800b5dc

08009aa8 <__hi0bits>:
 8009aa8:	0c03      	lsrs	r3, r0, #16
 8009aaa:	041b      	lsls	r3, r3, #16
 8009aac:	b9d3      	cbnz	r3, 8009ae4 <__hi0bits+0x3c>
 8009aae:	0400      	lsls	r0, r0, #16
 8009ab0:	2310      	movs	r3, #16
 8009ab2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009ab6:	bf04      	itt	eq
 8009ab8:	0200      	lsleq	r0, r0, #8
 8009aba:	3308      	addeq	r3, #8
 8009abc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009ac0:	bf04      	itt	eq
 8009ac2:	0100      	lsleq	r0, r0, #4
 8009ac4:	3304      	addeq	r3, #4
 8009ac6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009aca:	bf04      	itt	eq
 8009acc:	0080      	lsleq	r0, r0, #2
 8009ace:	3302      	addeq	r3, #2
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	db05      	blt.n	8009ae0 <__hi0bits+0x38>
 8009ad4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009ad8:	f103 0301 	add.w	r3, r3, #1
 8009adc:	bf08      	it	eq
 8009ade:	2320      	moveq	r3, #32
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	4770      	bx	lr
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	e7e4      	b.n	8009ab2 <__hi0bits+0xa>

08009ae8 <__lo0bits>:
 8009ae8:	6803      	ldr	r3, [r0, #0]
 8009aea:	f013 0207 	ands.w	r2, r3, #7
 8009aee:	4601      	mov	r1, r0
 8009af0:	d00b      	beq.n	8009b0a <__lo0bits+0x22>
 8009af2:	07da      	lsls	r2, r3, #31
 8009af4:	d423      	bmi.n	8009b3e <__lo0bits+0x56>
 8009af6:	0798      	lsls	r0, r3, #30
 8009af8:	bf49      	itett	mi
 8009afa:	085b      	lsrmi	r3, r3, #1
 8009afc:	089b      	lsrpl	r3, r3, #2
 8009afe:	2001      	movmi	r0, #1
 8009b00:	600b      	strmi	r3, [r1, #0]
 8009b02:	bf5c      	itt	pl
 8009b04:	600b      	strpl	r3, [r1, #0]
 8009b06:	2002      	movpl	r0, #2
 8009b08:	4770      	bx	lr
 8009b0a:	b298      	uxth	r0, r3
 8009b0c:	b9a8      	cbnz	r0, 8009b3a <__lo0bits+0x52>
 8009b0e:	0c1b      	lsrs	r3, r3, #16
 8009b10:	2010      	movs	r0, #16
 8009b12:	b2da      	uxtb	r2, r3
 8009b14:	b90a      	cbnz	r2, 8009b1a <__lo0bits+0x32>
 8009b16:	3008      	adds	r0, #8
 8009b18:	0a1b      	lsrs	r3, r3, #8
 8009b1a:	071a      	lsls	r2, r3, #28
 8009b1c:	bf04      	itt	eq
 8009b1e:	091b      	lsreq	r3, r3, #4
 8009b20:	3004      	addeq	r0, #4
 8009b22:	079a      	lsls	r2, r3, #30
 8009b24:	bf04      	itt	eq
 8009b26:	089b      	lsreq	r3, r3, #2
 8009b28:	3002      	addeq	r0, #2
 8009b2a:	07da      	lsls	r2, r3, #31
 8009b2c:	d403      	bmi.n	8009b36 <__lo0bits+0x4e>
 8009b2e:	085b      	lsrs	r3, r3, #1
 8009b30:	f100 0001 	add.w	r0, r0, #1
 8009b34:	d005      	beq.n	8009b42 <__lo0bits+0x5a>
 8009b36:	600b      	str	r3, [r1, #0]
 8009b38:	4770      	bx	lr
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	e7e9      	b.n	8009b12 <__lo0bits+0x2a>
 8009b3e:	2000      	movs	r0, #0
 8009b40:	4770      	bx	lr
 8009b42:	2020      	movs	r0, #32
 8009b44:	4770      	bx	lr
	...

08009b48 <__i2b>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	460c      	mov	r4, r1
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	f7ff feb9 	bl	80098c4 <_Balloc>
 8009b52:	4602      	mov	r2, r0
 8009b54:	b928      	cbnz	r0, 8009b62 <__i2b+0x1a>
 8009b56:	4b05      	ldr	r3, [pc, #20]	; (8009b6c <__i2b+0x24>)
 8009b58:	4805      	ldr	r0, [pc, #20]	; (8009b70 <__i2b+0x28>)
 8009b5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b5e:	f000 fe01 	bl	800a764 <__assert_func>
 8009b62:	2301      	movs	r3, #1
 8009b64:	6144      	str	r4, [r0, #20]
 8009b66:	6103      	str	r3, [r0, #16]
 8009b68:	bd10      	pop	{r4, pc}
 8009b6a:	bf00      	nop
 8009b6c:	0800b550 	.word	0x0800b550
 8009b70:	0800b5dc 	.word	0x0800b5dc

08009b74 <__multiply>:
 8009b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b78:	4691      	mov	r9, r2
 8009b7a:	690a      	ldr	r2, [r1, #16]
 8009b7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	bfb8      	it	lt
 8009b84:	460b      	movlt	r3, r1
 8009b86:	460c      	mov	r4, r1
 8009b88:	bfbc      	itt	lt
 8009b8a:	464c      	movlt	r4, r9
 8009b8c:	4699      	movlt	r9, r3
 8009b8e:	6927      	ldr	r7, [r4, #16]
 8009b90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b94:	68a3      	ldr	r3, [r4, #8]
 8009b96:	6861      	ldr	r1, [r4, #4]
 8009b98:	eb07 060a 	add.w	r6, r7, sl
 8009b9c:	42b3      	cmp	r3, r6
 8009b9e:	b085      	sub	sp, #20
 8009ba0:	bfb8      	it	lt
 8009ba2:	3101      	addlt	r1, #1
 8009ba4:	f7ff fe8e 	bl	80098c4 <_Balloc>
 8009ba8:	b930      	cbnz	r0, 8009bb8 <__multiply+0x44>
 8009baa:	4602      	mov	r2, r0
 8009bac:	4b44      	ldr	r3, [pc, #272]	; (8009cc0 <__multiply+0x14c>)
 8009bae:	4845      	ldr	r0, [pc, #276]	; (8009cc4 <__multiply+0x150>)
 8009bb0:	f240 115d 	movw	r1, #349	; 0x15d
 8009bb4:	f000 fdd6 	bl	800a764 <__assert_func>
 8009bb8:	f100 0514 	add.w	r5, r0, #20
 8009bbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	4543      	cmp	r3, r8
 8009bc6:	d321      	bcc.n	8009c0c <__multiply+0x98>
 8009bc8:	f104 0314 	add.w	r3, r4, #20
 8009bcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009bd0:	f109 0314 	add.w	r3, r9, #20
 8009bd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009bd8:	9202      	str	r2, [sp, #8]
 8009bda:	1b3a      	subs	r2, r7, r4
 8009bdc:	3a15      	subs	r2, #21
 8009bde:	f022 0203 	bic.w	r2, r2, #3
 8009be2:	3204      	adds	r2, #4
 8009be4:	f104 0115 	add.w	r1, r4, #21
 8009be8:	428f      	cmp	r7, r1
 8009bea:	bf38      	it	cc
 8009bec:	2204      	movcc	r2, #4
 8009bee:	9201      	str	r2, [sp, #4]
 8009bf0:	9a02      	ldr	r2, [sp, #8]
 8009bf2:	9303      	str	r3, [sp, #12]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d80c      	bhi.n	8009c12 <__multiply+0x9e>
 8009bf8:	2e00      	cmp	r6, #0
 8009bfa:	dd03      	ble.n	8009c04 <__multiply+0x90>
 8009bfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d05a      	beq.n	8009cba <__multiply+0x146>
 8009c04:	6106      	str	r6, [r0, #16]
 8009c06:	b005      	add	sp, #20
 8009c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0c:	f843 2b04 	str.w	r2, [r3], #4
 8009c10:	e7d8      	b.n	8009bc4 <__multiply+0x50>
 8009c12:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c16:	f1ba 0f00 	cmp.w	sl, #0
 8009c1a:	d024      	beq.n	8009c66 <__multiply+0xf2>
 8009c1c:	f104 0e14 	add.w	lr, r4, #20
 8009c20:	46a9      	mov	r9, r5
 8009c22:	f04f 0c00 	mov.w	ip, #0
 8009c26:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c2a:	f8d9 1000 	ldr.w	r1, [r9]
 8009c2e:	fa1f fb82 	uxth.w	fp, r2
 8009c32:	b289      	uxth	r1, r1
 8009c34:	fb0a 110b 	mla	r1, sl, fp, r1
 8009c38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009c3c:	f8d9 2000 	ldr.w	r2, [r9]
 8009c40:	4461      	add	r1, ip
 8009c42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c46:	fb0a c20b 	mla	r2, sl, fp, ip
 8009c4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009c4e:	b289      	uxth	r1, r1
 8009c50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009c54:	4577      	cmp	r7, lr
 8009c56:	f849 1b04 	str.w	r1, [r9], #4
 8009c5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c5e:	d8e2      	bhi.n	8009c26 <__multiply+0xb2>
 8009c60:	9a01      	ldr	r2, [sp, #4]
 8009c62:	f845 c002 	str.w	ip, [r5, r2]
 8009c66:	9a03      	ldr	r2, [sp, #12]
 8009c68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	f1b9 0f00 	cmp.w	r9, #0
 8009c72:	d020      	beq.n	8009cb6 <__multiply+0x142>
 8009c74:	6829      	ldr	r1, [r5, #0]
 8009c76:	f104 0c14 	add.w	ip, r4, #20
 8009c7a:	46ae      	mov	lr, r5
 8009c7c:	f04f 0a00 	mov.w	sl, #0
 8009c80:	f8bc b000 	ldrh.w	fp, [ip]
 8009c84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009c88:	fb09 220b 	mla	r2, r9, fp, r2
 8009c8c:	4492      	add	sl, r2
 8009c8e:	b289      	uxth	r1, r1
 8009c90:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009c94:	f84e 1b04 	str.w	r1, [lr], #4
 8009c98:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c9c:	f8be 1000 	ldrh.w	r1, [lr]
 8009ca0:	0c12      	lsrs	r2, r2, #16
 8009ca2:	fb09 1102 	mla	r1, r9, r2, r1
 8009ca6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009caa:	4567      	cmp	r7, ip
 8009cac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009cb0:	d8e6      	bhi.n	8009c80 <__multiply+0x10c>
 8009cb2:	9a01      	ldr	r2, [sp, #4]
 8009cb4:	50a9      	str	r1, [r5, r2]
 8009cb6:	3504      	adds	r5, #4
 8009cb8:	e79a      	b.n	8009bf0 <__multiply+0x7c>
 8009cba:	3e01      	subs	r6, #1
 8009cbc:	e79c      	b.n	8009bf8 <__multiply+0x84>
 8009cbe:	bf00      	nop
 8009cc0:	0800b550 	.word	0x0800b550
 8009cc4:	0800b5dc 	.word	0x0800b5dc

08009cc8 <__pow5mult>:
 8009cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ccc:	4615      	mov	r5, r2
 8009cce:	f012 0203 	ands.w	r2, r2, #3
 8009cd2:	4606      	mov	r6, r0
 8009cd4:	460f      	mov	r7, r1
 8009cd6:	d007      	beq.n	8009ce8 <__pow5mult+0x20>
 8009cd8:	4c25      	ldr	r4, [pc, #148]	; (8009d70 <__pow5mult+0xa8>)
 8009cda:	3a01      	subs	r2, #1
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ce2:	f7ff fe51 	bl	8009988 <__multadd>
 8009ce6:	4607      	mov	r7, r0
 8009ce8:	10ad      	asrs	r5, r5, #2
 8009cea:	d03d      	beq.n	8009d68 <__pow5mult+0xa0>
 8009cec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009cee:	b97c      	cbnz	r4, 8009d10 <__pow5mult+0x48>
 8009cf0:	2010      	movs	r0, #16
 8009cf2:	f7ff fdbf 	bl	8009874 <malloc>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	6270      	str	r0, [r6, #36]	; 0x24
 8009cfa:	b928      	cbnz	r0, 8009d08 <__pow5mult+0x40>
 8009cfc:	4b1d      	ldr	r3, [pc, #116]	; (8009d74 <__pow5mult+0xac>)
 8009cfe:	481e      	ldr	r0, [pc, #120]	; (8009d78 <__pow5mult+0xb0>)
 8009d00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d04:	f000 fd2e 	bl	800a764 <__assert_func>
 8009d08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d0c:	6004      	str	r4, [r0, #0]
 8009d0e:	60c4      	str	r4, [r0, #12]
 8009d10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d18:	b94c      	cbnz	r4, 8009d2e <__pow5mult+0x66>
 8009d1a:	f240 2171 	movw	r1, #625	; 0x271
 8009d1e:	4630      	mov	r0, r6
 8009d20:	f7ff ff12 	bl	8009b48 <__i2b>
 8009d24:	2300      	movs	r3, #0
 8009d26:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	6003      	str	r3, [r0, #0]
 8009d2e:	f04f 0900 	mov.w	r9, #0
 8009d32:	07eb      	lsls	r3, r5, #31
 8009d34:	d50a      	bpl.n	8009d4c <__pow5mult+0x84>
 8009d36:	4639      	mov	r1, r7
 8009d38:	4622      	mov	r2, r4
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ff1a 	bl	8009b74 <__multiply>
 8009d40:	4639      	mov	r1, r7
 8009d42:	4680      	mov	r8, r0
 8009d44:	4630      	mov	r0, r6
 8009d46:	f7ff fdfd 	bl	8009944 <_Bfree>
 8009d4a:	4647      	mov	r7, r8
 8009d4c:	106d      	asrs	r5, r5, #1
 8009d4e:	d00b      	beq.n	8009d68 <__pow5mult+0xa0>
 8009d50:	6820      	ldr	r0, [r4, #0]
 8009d52:	b938      	cbnz	r0, 8009d64 <__pow5mult+0x9c>
 8009d54:	4622      	mov	r2, r4
 8009d56:	4621      	mov	r1, r4
 8009d58:	4630      	mov	r0, r6
 8009d5a:	f7ff ff0b 	bl	8009b74 <__multiply>
 8009d5e:	6020      	str	r0, [r4, #0]
 8009d60:	f8c0 9000 	str.w	r9, [r0]
 8009d64:	4604      	mov	r4, r0
 8009d66:	e7e4      	b.n	8009d32 <__pow5mult+0x6a>
 8009d68:	4638      	mov	r0, r7
 8009d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d6e:	bf00      	nop
 8009d70:	0800b728 	.word	0x0800b728
 8009d74:	0800b4de 	.word	0x0800b4de
 8009d78:	0800b5dc 	.word	0x0800b5dc

08009d7c <__lshift>:
 8009d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d80:	460c      	mov	r4, r1
 8009d82:	6849      	ldr	r1, [r1, #4]
 8009d84:	6923      	ldr	r3, [r4, #16]
 8009d86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d8a:	68a3      	ldr	r3, [r4, #8]
 8009d8c:	4607      	mov	r7, r0
 8009d8e:	4691      	mov	r9, r2
 8009d90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d94:	f108 0601 	add.w	r6, r8, #1
 8009d98:	42b3      	cmp	r3, r6
 8009d9a:	db0b      	blt.n	8009db4 <__lshift+0x38>
 8009d9c:	4638      	mov	r0, r7
 8009d9e:	f7ff fd91 	bl	80098c4 <_Balloc>
 8009da2:	4605      	mov	r5, r0
 8009da4:	b948      	cbnz	r0, 8009dba <__lshift+0x3e>
 8009da6:	4602      	mov	r2, r0
 8009da8:	4b2a      	ldr	r3, [pc, #168]	; (8009e54 <__lshift+0xd8>)
 8009daa:	482b      	ldr	r0, [pc, #172]	; (8009e58 <__lshift+0xdc>)
 8009dac:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009db0:	f000 fcd8 	bl	800a764 <__assert_func>
 8009db4:	3101      	adds	r1, #1
 8009db6:	005b      	lsls	r3, r3, #1
 8009db8:	e7ee      	b.n	8009d98 <__lshift+0x1c>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	f100 0114 	add.w	r1, r0, #20
 8009dc0:	f100 0210 	add.w	r2, r0, #16
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	4553      	cmp	r3, sl
 8009dc8:	db37      	blt.n	8009e3a <__lshift+0xbe>
 8009dca:	6920      	ldr	r0, [r4, #16]
 8009dcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dd0:	f104 0314 	add.w	r3, r4, #20
 8009dd4:	f019 091f 	ands.w	r9, r9, #31
 8009dd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ddc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009de0:	d02f      	beq.n	8009e42 <__lshift+0xc6>
 8009de2:	f1c9 0e20 	rsb	lr, r9, #32
 8009de6:	468a      	mov	sl, r1
 8009de8:	f04f 0c00 	mov.w	ip, #0
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	fa02 f209 	lsl.w	r2, r2, r9
 8009df2:	ea42 020c 	orr.w	r2, r2, ip
 8009df6:	f84a 2b04 	str.w	r2, [sl], #4
 8009dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dfe:	4298      	cmp	r0, r3
 8009e00:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e04:	d8f2      	bhi.n	8009dec <__lshift+0x70>
 8009e06:	1b03      	subs	r3, r0, r4
 8009e08:	3b15      	subs	r3, #21
 8009e0a:	f023 0303 	bic.w	r3, r3, #3
 8009e0e:	3304      	adds	r3, #4
 8009e10:	f104 0215 	add.w	r2, r4, #21
 8009e14:	4290      	cmp	r0, r2
 8009e16:	bf38      	it	cc
 8009e18:	2304      	movcc	r3, #4
 8009e1a:	f841 c003 	str.w	ip, [r1, r3]
 8009e1e:	f1bc 0f00 	cmp.w	ip, #0
 8009e22:	d001      	beq.n	8009e28 <__lshift+0xac>
 8009e24:	f108 0602 	add.w	r6, r8, #2
 8009e28:	3e01      	subs	r6, #1
 8009e2a:	4638      	mov	r0, r7
 8009e2c:	612e      	str	r6, [r5, #16]
 8009e2e:	4621      	mov	r1, r4
 8009e30:	f7ff fd88 	bl	8009944 <_Bfree>
 8009e34:	4628      	mov	r0, r5
 8009e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e3e:	3301      	adds	r3, #1
 8009e40:	e7c1      	b.n	8009dc6 <__lshift+0x4a>
 8009e42:	3904      	subs	r1, #4
 8009e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e48:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e4c:	4298      	cmp	r0, r3
 8009e4e:	d8f9      	bhi.n	8009e44 <__lshift+0xc8>
 8009e50:	e7ea      	b.n	8009e28 <__lshift+0xac>
 8009e52:	bf00      	nop
 8009e54:	0800b550 	.word	0x0800b550
 8009e58:	0800b5dc 	.word	0x0800b5dc

08009e5c <__mcmp>:
 8009e5c:	b530      	push	{r4, r5, lr}
 8009e5e:	6902      	ldr	r2, [r0, #16]
 8009e60:	690c      	ldr	r4, [r1, #16]
 8009e62:	1b12      	subs	r2, r2, r4
 8009e64:	d10e      	bne.n	8009e84 <__mcmp+0x28>
 8009e66:	f100 0314 	add.w	r3, r0, #20
 8009e6a:	3114      	adds	r1, #20
 8009e6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009e70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e7c:	42a5      	cmp	r5, r4
 8009e7e:	d003      	beq.n	8009e88 <__mcmp+0x2c>
 8009e80:	d305      	bcc.n	8009e8e <__mcmp+0x32>
 8009e82:	2201      	movs	r2, #1
 8009e84:	4610      	mov	r0, r2
 8009e86:	bd30      	pop	{r4, r5, pc}
 8009e88:	4283      	cmp	r3, r0
 8009e8a:	d3f3      	bcc.n	8009e74 <__mcmp+0x18>
 8009e8c:	e7fa      	b.n	8009e84 <__mcmp+0x28>
 8009e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e92:	e7f7      	b.n	8009e84 <__mcmp+0x28>

08009e94 <__mdiff>:
 8009e94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e98:	460c      	mov	r4, r1
 8009e9a:	4606      	mov	r6, r0
 8009e9c:	4611      	mov	r1, r2
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	4690      	mov	r8, r2
 8009ea2:	f7ff ffdb 	bl	8009e5c <__mcmp>
 8009ea6:	1e05      	subs	r5, r0, #0
 8009ea8:	d110      	bne.n	8009ecc <__mdiff+0x38>
 8009eaa:	4629      	mov	r1, r5
 8009eac:	4630      	mov	r0, r6
 8009eae:	f7ff fd09 	bl	80098c4 <_Balloc>
 8009eb2:	b930      	cbnz	r0, 8009ec2 <__mdiff+0x2e>
 8009eb4:	4b3a      	ldr	r3, [pc, #232]	; (8009fa0 <__mdiff+0x10c>)
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	f240 2132 	movw	r1, #562	; 0x232
 8009ebc:	4839      	ldr	r0, [pc, #228]	; (8009fa4 <__mdiff+0x110>)
 8009ebe:	f000 fc51 	bl	800a764 <__assert_func>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ec8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ecc:	bfa4      	itt	ge
 8009ece:	4643      	movge	r3, r8
 8009ed0:	46a0      	movge	r8, r4
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009ed8:	bfa6      	itte	ge
 8009eda:	461c      	movge	r4, r3
 8009edc:	2500      	movge	r5, #0
 8009ede:	2501      	movlt	r5, #1
 8009ee0:	f7ff fcf0 	bl	80098c4 <_Balloc>
 8009ee4:	b920      	cbnz	r0, 8009ef0 <__mdiff+0x5c>
 8009ee6:	4b2e      	ldr	r3, [pc, #184]	; (8009fa0 <__mdiff+0x10c>)
 8009ee8:	4602      	mov	r2, r0
 8009eea:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009eee:	e7e5      	b.n	8009ebc <__mdiff+0x28>
 8009ef0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ef4:	6926      	ldr	r6, [r4, #16]
 8009ef6:	60c5      	str	r5, [r0, #12]
 8009ef8:	f104 0914 	add.w	r9, r4, #20
 8009efc:	f108 0514 	add.w	r5, r8, #20
 8009f00:	f100 0e14 	add.w	lr, r0, #20
 8009f04:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f08:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f0c:	f108 0210 	add.w	r2, r8, #16
 8009f10:	46f2      	mov	sl, lr
 8009f12:	2100      	movs	r1, #0
 8009f14:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f1c:	fa1f f883 	uxth.w	r8, r3
 8009f20:	fa11 f18b 	uxtah	r1, r1, fp
 8009f24:	0c1b      	lsrs	r3, r3, #16
 8009f26:	eba1 0808 	sub.w	r8, r1, r8
 8009f2a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f2e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009f32:	fa1f f888 	uxth.w	r8, r8
 8009f36:	1419      	asrs	r1, r3, #16
 8009f38:	454e      	cmp	r6, r9
 8009f3a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009f3e:	f84a 3b04 	str.w	r3, [sl], #4
 8009f42:	d8e7      	bhi.n	8009f14 <__mdiff+0x80>
 8009f44:	1b33      	subs	r3, r6, r4
 8009f46:	3b15      	subs	r3, #21
 8009f48:	f023 0303 	bic.w	r3, r3, #3
 8009f4c:	3304      	adds	r3, #4
 8009f4e:	3415      	adds	r4, #21
 8009f50:	42a6      	cmp	r6, r4
 8009f52:	bf38      	it	cc
 8009f54:	2304      	movcc	r3, #4
 8009f56:	441d      	add	r5, r3
 8009f58:	4473      	add	r3, lr
 8009f5a:	469e      	mov	lr, r3
 8009f5c:	462e      	mov	r6, r5
 8009f5e:	4566      	cmp	r6, ip
 8009f60:	d30e      	bcc.n	8009f80 <__mdiff+0xec>
 8009f62:	f10c 0203 	add.w	r2, ip, #3
 8009f66:	1b52      	subs	r2, r2, r5
 8009f68:	f022 0203 	bic.w	r2, r2, #3
 8009f6c:	3d03      	subs	r5, #3
 8009f6e:	45ac      	cmp	ip, r5
 8009f70:	bf38      	it	cc
 8009f72:	2200      	movcc	r2, #0
 8009f74:	441a      	add	r2, r3
 8009f76:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f7a:	b17b      	cbz	r3, 8009f9c <__mdiff+0x108>
 8009f7c:	6107      	str	r7, [r0, #16]
 8009f7e:	e7a3      	b.n	8009ec8 <__mdiff+0x34>
 8009f80:	f856 8b04 	ldr.w	r8, [r6], #4
 8009f84:	fa11 f288 	uxtah	r2, r1, r8
 8009f88:	1414      	asrs	r4, r2, #16
 8009f8a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009f8e:	b292      	uxth	r2, r2
 8009f90:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009f94:	f84e 2b04 	str.w	r2, [lr], #4
 8009f98:	1421      	asrs	r1, r4, #16
 8009f9a:	e7e0      	b.n	8009f5e <__mdiff+0xca>
 8009f9c:	3f01      	subs	r7, #1
 8009f9e:	e7ea      	b.n	8009f76 <__mdiff+0xe2>
 8009fa0:	0800b550 	.word	0x0800b550
 8009fa4:	0800b5dc 	.word	0x0800b5dc

08009fa8 <__ulp>:
 8009fa8:	b082      	sub	sp, #8
 8009faa:	ed8d 0b00 	vstr	d0, [sp]
 8009fae:	9b01      	ldr	r3, [sp, #4]
 8009fb0:	4912      	ldr	r1, [pc, #72]	; (8009ffc <__ulp+0x54>)
 8009fb2:	4019      	ands	r1, r3
 8009fb4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009fb8:	2900      	cmp	r1, #0
 8009fba:	dd05      	ble.n	8009fc8 <__ulp+0x20>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	460b      	mov	r3, r1
 8009fc0:	ec43 2b10 	vmov	d0, r2, r3
 8009fc4:	b002      	add	sp, #8
 8009fc6:	4770      	bx	lr
 8009fc8:	4249      	negs	r1, r1
 8009fca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009fce:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009fd2:	f04f 0200 	mov.w	r2, #0
 8009fd6:	f04f 0300 	mov.w	r3, #0
 8009fda:	da04      	bge.n	8009fe6 <__ulp+0x3e>
 8009fdc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009fe0:	fa41 f300 	asr.w	r3, r1, r0
 8009fe4:	e7ec      	b.n	8009fc0 <__ulp+0x18>
 8009fe6:	f1a0 0114 	sub.w	r1, r0, #20
 8009fea:	291e      	cmp	r1, #30
 8009fec:	bfda      	itte	le
 8009fee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009ff2:	fa20 f101 	lsrle.w	r1, r0, r1
 8009ff6:	2101      	movgt	r1, #1
 8009ff8:	460a      	mov	r2, r1
 8009ffa:	e7e1      	b.n	8009fc0 <__ulp+0x18>
 8009ffc:	7ff00000 	.word	0x7ff00000

0800a000 <__b2d>:
 800a000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a002:	6905      	ldr	r5, [r0, #16]
 800a004:	f100 0714 	add.w	r7, r0, #20
 800a008:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a00c:	1f2e      	subs	r6, r5, #4
 800a00e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a012:	4620      	mov	r0, r4
 800a014:	f7ff fd48 	bl	8009aa8 <__hi0bits>
 800a018:	f1c0 0320 	rsb	r3, r0, #32
 800a01c:	280a      	cmp	r0, #10
 800a01e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a09c <__b2d+0x9c>
 800a022:	600b      	str	r3, [r1, #0]
 800a024:	dc14      	bgt.n	800a050 <__b2d+0x50>
 800a026:	f1c0 0e0b 	rsb	lr, r0, #11
 800a02a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a02e:	42b7      	cmp	r7, r6
 800a030:	ea41 030c 	orr.w	r3, r1, ip
 800a034:	bf34      	ite	cc
 800a036:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a03a:	2100      	movcs	r1, #0
 800a03c:	3015      	adds	r0, #21
 800a03e:	fa04 f000 	lsl.w	r0, r4, r0
 800a042:	fa21 f10e 	lsr.w	r1, r1, lr
 800a046:	ea40 0201 	orr.w	r2, r0, r1
 800a04a:	ec43 2b10 	vmov	d0, r2, r3
 800a04e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a050:	42b7      	cmp	r7, r6
 800a052:	bf3a      	itte	cc
 800a054:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a058:	f1a5 0608 	subcc.w	r6, r5, #8
 800a05c:	2100      	movcs	r1, #0
 800a05e:	380b      	subs	r0, #11
 800a060:	d017      	beq.n	800a092 <__b2d+0x92>
 800a062:	f1c0 0c20 	rsb	ip, r0, #32
 800a066:	fa04 f500 	lsl.w	r5, r4, r0
 800a06a:	42be      	cmp	r6, r7
 800a06c:	fa21 f40c 	lsr.w	r4, r1, ip
 800a070:	ea45 0504 	orr.w	r5, r5, r4
 800a074:	bf8c      	ite	hi
 800a076:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a07a:	2400      	movls	r4, #0
 800a07c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a080:	fa01 f000 	lsl.w	r0, r1, r0
 800a084:	fa24 f40c 	lsr.w	r4, r4, ip
 800a088:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a08c:	ea40 0204 	orr.w	r2, r0, r4
 800a090:	e7db      	b.n	800a04a <__b2d+0x4a>
 800a092:	ea44 030c 	orr.w	r3, r4, ip
 800a096:	460a      	mov	r2, r1
 800a098:	e7d7      	b.n	800a04a <__b2d+0x4a>
 800a09a:	bf00      	nop
 800a09c:	3ff00000 	.word	0x3ff00000

0800a0a0 <__d2b>:
 800a0a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0a4:	4689      	mov	r9, r1
 800a0a6:	2101      	movs	r1, #1
 800a0a8:	ec57 6b10 	vmov	r6, r7, d0
 800a0ac:	4690      	mov	r8, r2
 800a0ae:	f7ff fc09 	bl	80098c4 <_Balloc>
 800a0b2:	4604      	mov	r4, r0
 800a0b4:	b930      	cbnz	r0, 800a0c4 <__d2b+0x24>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	4b25      	ldr	r3, [pc, #148]	; (800a150 <__d2b+0xb0>)
 800a0ba:	4826      	ldr	r0, [pc, #152]	; (800a154 <__d2b+0xb4>)
 800a0bc:	f240 310a 	movw	r1, #778	; 0x30a
 800a0c0:	f000 fb50 	bl	800a764 <__assert_func>
 800a0c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a0c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a0cc:	bb35      	cbnz	r5, 800a11c <__d2b+0x7c>
 800a0ce:	2e00      	cmp	r6, #0
 800a0d0:	9301      	str	r3, [sp, #4]
 800a0d2:	d028      	beq.n	800a126 <__d2b+0x86>
 800a0d4:	4668      	mov	r0, sp
 800a0d6:	9600      	str	r6, [sp, #0]
 800a0d8:	f7ff fd06 	bl	8009ae8 <__lo0bits>
 800a0dc:	9900      	ldr	r1, [sp, #0]
 800a0de:	b300      	cbz	r0, 800a122 <__d2b+0x82>
 800a0e0:	9a01      	ldr	r2, [sp, #4]
 800a0e2:	f1c0 0320 	rsb	r3, r0, #32
 800a0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ea:	430b      	orrs	r3, r1
 800a0ec:	40c2      	lsrs	r2, r0
 800a0ee:	6163      	str	r3, [r4, #20]
 800a0f0:	9201      	str	r2, [sp, #4]
 800a0f2:	9b01      	ldr	r3, [sp, #4]
 800a0f4:	61a3      	str	r3, [r4, #24]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	bf14      	ite	ne
 800a0fa:	2202      	movne	r2, #2
 800a0fc:	2201      	moveq	r2, #1
 800a0fe:	6122      	str	r2, [r4, #16]
 800a100:	b1d5      	cbz	r5, 800a138 <__d2b+0x98>
 800a102:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a106:	4405      	add	r5, r0
 800a108:	f8c9 5000 	str.w	r5, [r9]
 800a10c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a110:	f8c8 0000 	str.w	r0, [r8]
 800a114:	4620      	mov	r0, r4
 800a116:	b003      	add	sp, #12
 800a118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a11c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a120:	e7d5      	b.n	800a0ce <__d2b+0x2e>
 800a122:	6161      	str	r1, [r4, #20]
 800a124:	e7e5      	b.n	800a0f2 <__d2b+0x52>
 800a126:	a801      	add	r0, sp, #4
 800a128:	f7ff fcde 	bl	8009ae8 <__lo0bits>
 800a12c:	9b01      	ldr	r3, [sp, #4]
 800a12e:	6163      	str	r3, [r4, #20]
 800a130:	2201      	movs	r2, #1
 800a132:	6122      	str	r2, [r4, #16]
 800a134:	3020      	adds	r0, #32
 800a136:	e7e3      	b.n	800a100 <__d2b+0x60>
 800a138:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a13c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a140:	f8c9 0000 	str.w	r0, [r9]
 800a144:	6918      	ldr	r0, [r3, #16]
 800a146:	f7ff fcaf 	bl	8009aa8 <__hi0bits>
 800a14a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a14e:	e7df      	b.n	800a110 <__d2b+0x70>
 800a150:	0800b550 	.word	0x0800b550
 800a154:	0800b5dc 	.word	0x0800b5dc

0800a158 <__ratio>:
 800a158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	4688      	mov	r8, r1
 800a15e:	4669      	mov	r1, sp
 800a160:	4681      	mov	r9, r0
 800a162:	f7ff ff4d 	bl	800a000 <__b2d>
 800a166:	a901      	add	r1, sp, #4
 800a168:	4640      	mov	r0, r8
 800a16a:	ec55 4b10 	vmov	r4, r5, d0
 800a16e:	f7ff ff47 	bl	800a000 <__b2d>
 800a172:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a176:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a17a:	eba3 0c02 	sub.w	ip, r3, r2
 800a17e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a182:	1a9b      	subs	r3, r3, r2
 800a184:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a188:	ec51 0b10 	vmov	r0, r1, d0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	bfd6      	itet	le
 800a190:	460a      	movle	r2, r1
 800a192:	462a      	movgt	r2, r5
 800a194:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a198:	468b      	mov	fp, r1
 800a19a:	462f      	mov	r7, r5
 800a19c:	bfd4      	ite	le
 800a19e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a1a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	ee10 2a10 	vmov	r2, s0
 800a1ac:	465b      	mov	r3, fp
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	f7f6 fb4c 	bl	800084c <__aeabi_ddiv>
 800a1b4:	ec41 0b10 	vmov	d0, r0, r1
 800a1b8:	b003      	add	sp, #12
 800a1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1be <__copybits>:
 800a1be:	3901      	subs	r1, #1
 800a1c0:	b570      	push	{r4, r5, r6, lr}
 800a1c2:	1149      	asrs	r1, r1, #5
 800a1c4:	6914      	ldr	r4, [r2, #16]
 800a1c6:	3101      	adds	r1, #1
 800a1c8:	f102 0314 	add.w	r3, r2, #20
 800a1cc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a1d0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a1d4:	1f05      	subs	r5, r0, #4
 800a1d6:	42a3      	cmp	r3, r4
 800a1d8:	d30c      	bcc.n	800a1f4 <__copybits+0x36>
 800a1da:	1aa3      	subs	r3, r4, r2
 800a1dc:	3b11      	subs	r3, #17
 800a1de:	f023 0303 	bic.w	r3, r3, #3
 800a1e2:	3211      	adds	r2, #17
 800a1e4:	42a2      	cmp	r2, r4
 800a1e6:	bf88      	it	hi
 800a1e8:	2300      	movhi	r3, #0
 800a1ea:	4418      	add	r0, r3
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	4288      	cmp	r0, r1
 800a1f0:	d305      	bcc.n	800a1fe <__copybits+0x40>
 800a1f2:	bd70      	pop	{r4, r5, r6, pc}
 800a1f4:	f853 6b04 	ldr.w	r6, [r3], #4
 800a1f8:	f845 6f04 	str.w	r6, [r5, #4]!
 800a1fc:	e7eb      	b.n	800a1d6 <__copybits+0x18>
 800a1fe:	f840 3b04 	str.w	r3, [r0], #4
 800a202:	e7f4      	b.n	800a1ee <__copybits+0x30>

0800a204 <__any_on>:
 800a204:	f100 0214 	add.w	r2, r0, #20
 800a208:	6900      	ldr	r0, [r0, #16]
 800a20a:	114b      	asrs	r3, r1, #5
 800a20c:	4298      	cmp	r0, r3
 800a20e:	b510      	push	{r4, lr}
 800a210:	db11      	blt.n	800a236 <__any_on+0x32>
 800a212:	dd0a      	ble.n	800a22a <__any_on+0x26>
 800a214:	f011 011f 	ands.w	r1, r1, #31
 800a218:	d007      	beq.n	800a22a <__any_on+0x26>
 800a21a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a21e:	fa24 f001 	lsr.w	r0, r4, r1
 800a222:	fa00 f101 	lsl.w	r1, r0, r1
 800a226:	428c      	cmp	r4, r1
 800a228:	d10b      	bne.n	800a242 <__any_on+0x3e>
 800a22a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a22e:	4293      	cmp	r3, r2
 800a230:	d803      	bhi.n	800a23a <__any_on+0x36>
 800a232:	2000      	movs	r0, #0
 800a234:	bd10      	pop	{r4, pc}
 800a236:	4603      	mov	r3, r0
 800a238:	e7f7      	b.n	800a22a <__any_on+0x26>
 800a23a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a23e:	2900      	cmp	r1, #0
 800a240:	d0f5      	beq.n	800a22e <__any_on+0x2a>
 800a242:	2001      	movs	r0, #1
 800a244:	e7f6      	b.n	800a234 <__any_on+0x30>

0800a246 <_calloc_r>:
 800a246:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a248:	fba1 2402 	umull	r2, r4, r1, r2
 800a24c:	b94c      	cbnz	r4, 800a262 <_calloc_r+0x1c>
 800a24e:	4611      	mov	r1, r2
 800a250:	9201      	str	r2, [sp, #4]
 800a252:	f000 f87b 	bl	800a34c <_malloc_r>
 800a256:	9a01      	ldr	r2, [sp, #4]
 800a258:	4605      	mov	r5, r0
 800a25a:	b930      	cbnz	r0, 800a26a <_calloc_r+0x24>
 800a25c:	4628      	mov	r0, r5
 800a25e:	b003      	add	sp, #12
 800a260:	bd30      	pop	{r4, r5, pc}
 800a262:	220c      	movs	r2, #12
 800a264:	6002      	str	r2, [r0, #0]
 800a266:	2500      	movs	r5, #0
 800a268:	e7f8      	b.n	800a25c <_calloc_r+0x16>
 800a26a:	4621      	mov	r1, r4
 800a26c:	f7fc fbbe 	bl	80069ec <memset>
 800a270:	e7f4      	b.n	800a25c <_calloc_r+0x16>
	...

0800a274 <_free_r>:
 800a274:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a276:	2900      	cmp	r1, #0
 800a278:	d044      	beq.n	800a304 <_free_r+0x90>
 800a27a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a27e:	9001      	str	r0, [sp, #4]
 800a280:	2b00      	cmp	r3, #0
 800a282:	f1a1 0404 	sub.w	r4, r1, #4
 800a286:	bfb8      	it	lt
 800a288:	18e4      	addlt	r4, r4, r3
 800a28a:	f000 fab5 	bl	800a7f8 <__malloc_lock>
 800a28e:	4a1e      	ldr	r2, [pc, #120]	; (800a308 <_free_r+0x94>)
 800a290:	9801      	ldr	r0, [sp, #4]
 800a292:	6813      	ldr	r3, [r2, #0]
 800a294:	b933      	cbnz	r3, 800a2a4 <_free_r+0x30>
 800a296:	6063      	str	r3, [r4, #4]
 800a298:	6014      	str	r4, [r2, #0]
 800a29a:	b003      	add	sp, #12
 800a29c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a2a0:	f000 bab0 	b.w	800a804 <__malloc_unlock>
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	d908      	bls.n	800a2ba <_free_r+0x46>
 800a2a8:	6825      	ldr	r5, [r4, #0]
 800a2aa:	1961      	adds	r1, r4, r5
 800a2ac:	428b      	cmp	r3, r1
 800a2ae:	bf01      	itttt	eq
 800a2b0:	6819      	ldreq	r1, [r3, #0]
 800a2b2:	685b      	ldreq	r3, [r3, #4]
 800a2b4:	1949      	addeq	r1, r1, r5
 800a2b6:	6021      	streq	r1, [r4, #0]
 800a2b8:	e7ed      	b.n	800a296 <_free_r+0x22>
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	b10b      	cbz	r3, 800a2c4 <_free_r+0x50>
 800a2c0:	42a3      	cmp	r3, r4
 800a2c2:	d9fa      	bls.n	800a2ba <_free_r+0x46>
 800a2c4:	6811      	ldr	r1, [r2, #0]
 800a2c6:	1855      	adds	r5, r2, r1
 800a2c8:	42a5      	cmp	r5, r4
 800a2ca:	d10b      	bne.n	800a2e4 <_free_r+0x70>
 800a2cc:	6824      	ldr	r4, [r4, #0]
 800a2ce:	4421      	add	r1, r4
 800a2d0:	1854      	adds	r4, r2, r1
 800a2d2:	42a3      	cmp	r3, r4
 800a2d4:	6011      	str	r1, [r2, #0]
 800a2d6:	d1e0      	bne.n	800a29a <_free_r+0x26>
 800a2d8:	681c      	ldr	r4, [r3, #0]
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	6053      	str	r3, [r2, #4]
 800a2de:	4421      	add	r1, r4
 800a2e0:	6011      	str	r1, [r2, #0]
 800a2e2:	e7da      	b.n	800a29a <_free_r+0x26>
 800a2e4:	d902      	bls.n	800a2ec <_free_r+0x78>
 800a2e6:	230c      	movs	r3, #12
 800a2e8:	6003      	str	r3, [r0, #0]
 800a2ea:	e7d6      	b.n	800a29a <_free_r+0x26>
 800a2ec:	6825      	ldr	r5, [r4, #0]
 800a2ee:	1961      	adds	r1, r4, r5
 800a2f0:	428b      	cmp	r3, r1
 800a2f2:	bf04      	itt	eq
 800a2f4:	6819      	ldreq	r1, [r3, #0]
 800a2f6:	685b      	ldreq	r3, [r3, #4]
 800a2f8:	6063      	str	r3, [r4, #4]
 800a2fa:	bf04      	itt	eq
 800a2fc:	1949      	addeq	r1, r1, r5
 800a2fe:	6021      	streq	r1, [r4, #0]
 800a300:	6054      	str	r4, [r2, #4]
 800a302:	e7ca      	b.n	800a29a <_free_r+0x26>
 800a304:	b003      	add	sp, #12
 800a306:	bd30      	pop	{r4, r5, pc}
 800a308:	200004f4 	.word	0x200004f4

0800a30c <sbrk_aligned>:
 800a30c:	b570      	push	{r4, r5, r6, lr}
 800a30e:	4e0e      	ldr	r6, [pc, #56]	; (800a348 <sbrk_aligned+0x3c>)
 800a310:	460c      	mov	r4, r1
 800a312:	6831      	ldr	r1, [r6, #0]
 800a314:	4605      	mov	r5, r0
 800a316:	b911      	cbnz	r1, 800a31e <sbrk_aligned+0x12>
 800a318:	f000 f9f2 	bl	800a700 <_sbrk_r>
 800a31c:	6030      	str	r0, [r6, #0]
 800a31e:	4621      	mov	r1, r4
 800a320:	4628      	mov	r0, r5
 800a322:	f000 f9ed 	bl	800a700 <_sbrk_r>
 800a326:	1c43      	adds	r3, r0, #1
 800a328:	d00a      	beq.n	800a340 <sbrk_aligned+0x34>
 800a32a:	1cc4      	adds	r4, r0, #3
 800a32c:	f024 0403 	bic.w	r4, r4, #3
 800a330:	42a0      	cmp	r0, r4
 800a332:	d007      	beq.n	800a344 <sbrk_aligned+0x38>
 800a334:	1a21      	subs	r1, r4, r0
 800a336:	4628      	mov	r0, r5
 800a338:	f000 f9e2 	bl	800a700 <_sbrk_r>
 800a33c:	3001      	adds	r0, #1
 800a33e:	d101      	bne.n	800a344 <sbrk_aligned+0x38>
 800a340:	f04f 34ff 	mov.w	r4, #4294967295
 800a344:	4620      	mov	r0, r4
 800a346:	bd70      	pop	{r4, r5, r6, pc}
 800a348:	200004f8 	.word	0x200004f8

0800a34c <_malloc_r>:
 800a34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a350:	1ccd      	adds	r5, r1, #3
 800a352:	f025 0503 	bic.w	r5, r5, #3
 800a356:	3508      	adds	r5, #8
 800a358:	2d0c      	cmp	r5, #12
 800a35a:	bf38      	it	cc
 800a35c:	250c      	movcc	r5, #12
 800a35e:	2d00      	cmp	r5, #0
 800a360:	4607      	mov	r7, r0
 800a362:	db01      	blt.n	800a368 <_malloc_r+0x1c>
 800a364:	42a9      	cmp	r1, r5
 800a366:	d905      	bls.n	800a374 <_malloc_r+0x28>
 800a368:	230c      	movs	r3, #12
 800a36a:	603b      	str	r3, [r7, #0]
 800a36c:	2600      	movs	r6, #0
 800a36e:	4630      	mov	r0, r6
 800a370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a374:	4e2e      	ldr	r6, [pc, #184]	; (800a430 <_malloc_r+0xe4>)
 800a376:	f000 fa3f 	bl	800a7f8 <__malloc_lock>
 800a37a:	6833      	ldr	r3, [r6, #0]
 800a37c:	461c      	mov	r4, r3
 800a37e:	bb34      	cbnz	r4, 800a3ce <_malloc_r+0x82>
 800a380:	4629      	mov	r1, r5
 800a382:	4638      	mov	r0, r7
 800a384:	f7ff ffc2 	bl	800a30c <sbrk_aligned>
 800a388:	1c43      	adds	r3, r0, #1
 800a38a:	4604      	mov	r4, r0
 800a38c:	d14d      	bne.n	800a42a <_malloc_r+0xde>
 800a38e:	6834      	ldr	r4, [r6, #0]
 800a390:	4626      	mov	r6, r4
 800a392:	2e00      	cmp	r6, #0
 800a394:	d140      	bne.n	800a418 <_malloc_r+0xcc>
 800a396:	6823      	ldr	r3, [r4, #0]
 800a398:	4631      	mov	r1, r6
 800a39a:	4638      	mov	r0, r7
 800a39c:	eb04 0803 	add.w	r8, r4, r3
 800a3a0:	f000 f9ae 	bl	800a700 <_sbrk_r>
 800a3a4:	4580      	cmp	r8, r0
 800a3a6:	d13a      	bne.n	800a41e <_malloc_r+0xd2>
 800a3a8:	6821      	ldr	r1, [r4, #0]
 800a3aa:	3503      	adds	r5, #3
 800a3ac:	1a6d      	subs	r5, r5, r1
 800a3ae:	f025 0503 	bic.w	r5, r5, #3
 800a3b2:	3508      	adds	r5, #8
 800a3b4:	2d0c      	cmp	r5, #12
 800a3b6:	bf38      	it	cc
 800a3b8:	250c      	movcc	r5, #12
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	4638      	mov	r0, r7
 800a3be:	f7ff ffa5 	bl	800a30c <sbrk_aligned>
 800a3c2:	3001      	adds	r0, #1
 800a3c4:	d02b      	beq.n	800a41e <_malloc_r+0xd2>
 800a3c6:	6823      	ldr	r3, [r4, #0]
 800a3c8:	442b      	add	r3, r5
 800a3ca:	6023      	str	r3, [r4, #0]
 800a3cc:	e00e      	b.n	800a3ec <_malloc_r+0xa0>
 800a3ce:	6822      	ldr	r2, [r4, #0]
 800a3d0:	1b52      	subs	r2, r2, r5
 800a3d2:	d41e      	bmi.n	800a412 <_malloc_r+0xc6>
 800a3d4:	2a0b      	cmp	r2, #11
 800a3d6:	d916      	bls.n	800a406 <_malloc_r+0xba>
 800a3d8:	1961      	adds	r1, r4, r5
 800a3da:	42a3      	cmp	r3, r4
 800a3dc:	6025      	str	r5, [r4, #0]
 800a3de:	bf18      	it	ne
 800a3e0:	6059      	strne	r1, [r3, #4]
 800a3e2:	6863      	ldr	r3, [r4, #4]
 800a3e4:	bf08      	it	eq
 800a3e6:	6031      	streq	r1, [r6, #0]
 800a3e8:	5162      	str	r2, [r4, r5]
 800a3ea:	604b      	str	r3, [r1, #4]
 800a3ec:	4638      	mov	r0, r7
 800a3ee:	f104 060b 	add.w	r6, r4, #11
 800a3f2:	f000 fa07 	bl	800a804 <__malloc_unlock>
 800a3f6:	f026 0607 	bic.w	r6, r6, #7
 800a3fa:	1d23      	adds	r3, r4, #4
 800a3fc:	1af2      	subs	r2, r6, r3
 800a3fe:	d0b6      	beq.n	800a36e <_malloc_r+0x22>
 800a400:	1b9b      	subs	r3, r3, r6
 800a402:	50a3      	str	r3, [r4, r2]
 800a404:	e7b3      	b.n	800a36e <_malloc_r+0x22>
 800a406:	6862      	ldr	r2, [r4, #4]
 800a408:	42a3      	cmp	r3, r4
 800a40a:	bf0c      	ite	eq
 800a40c:	6032      	streq	r2, [r6, #0]
 800a40e:	605a      	strne	r2, [r3, #4]
 800a410:	e7ec      	b.n	800a3ec <_malloc_r+0xa0>
 800a412:	4623      	mov	r3, r4
 800a414:	6864      	ldr	r4, [r4, #4]
 800a416:	e7b2      	b.n	800a37e <_malloc_r+0x32>
 800a418:	4634      	mov	r4, r6
 800a41a:	6876      	ldr	r6, [r6, #4]
 800a41c:	e7b9      	b.n	800a392 <_malloc_r+0x46>
 800a41e:	230c      	movs	r3, #12
 800a420:	603b      	str	r3, [r7, #0]
 800a422:	4638      	mov	r0, r7
 800a424:	f000 f9ee 	bl	800a804 <__malloc_unlock>
 800a428:	e7a1      	b.n	800a36e <_malloc_r+0x22>
 800a42a:	6025      	str	r5, [r4, #0]
 800a42c:	e7de      	b.n	800a3ec <_malloc_r+0xa0>
 800a42e:	bf00      	nop
 800a430:	200004f4 	.word	0x200004f4

0800a434 <__ssputs_r>:
 800a434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a438:	688e      	ldr	r6, [r1, #8]
 800a43a:	429e      	cmp	r6, r3
 800a43c:	4682      	mov	sl, r0
 800a43e:	460c      	mov	r4, r1
 800a440:	4690      	mov	r8, r2
 800a442:	461f      	mov	r7, r3
 800a444:	d838      	bhi.n	800a4b8 <__ssputs_r+0x84>
 800a446:	898a      	ldrh	r2, [r1, #12]
 800a448:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a44c:	d032      	beq.n	800a4b4 <__ssputs_r+0x80>
 800a44e:	6825      	ldr	r5, [r4, #0]
 800a450:	6909      	ldr	r1, [r1, #16]
 800a452:	eba5 0901 	sub.w	r9, r5, r1
 800a456:	6965      	ldr	r5, [r4, #20]
 800a458:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a45c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a460:	3301      	adds	r3, #1
 800a462:	444b      	add	r3, r9
 800a464:	106d      	asrs	r5, r5, #1
 800a466:	429d      	cmp	r5, r3
 800a468:	bf38      	it	cc
 800a46a:	461d      	movcc	r5, r3
 800a46c:	0553      	lsls	r3, r2, #21
 800a46e:	d531      	bpl.n	800a4d4 <__ssputs_r+0xa0>
 800a470:	4629      	mov	r1, r5
 800a472:	f7ff ff6b 	bl	800a34c <_malloc_r>
 800a476:	4606      	mov	r6, r0
 800a478:	b950      	cbnz	r0, 800a490 <__ssputs_r+0x5c>
 800a47a:	230c      	movs	r3, #12
 800a47c:	f8ca 3000 	str.w	r3, [sl]
 800a480:	89a3      	ldrh	r3, [r4, #12]
 800a482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a486:	81a3      	strh	r3, [r4, #12]
 800a488:	f04f 30ff 	mov.w	r0, #4294967295
 800a48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a490:	6921      	ldr	r1, [r4, #16]
 800a492:	464a      	mov	r2, r9
 800a494:	f7ff fa08 	bl	80098a8 <memcpy>
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a49e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4a2:	81a3      	strh	r3, [r4, #12]
 800a4a4:	6126      	str	r6, [r4, #16]
 800a4a6:	6165      	str	r5, [r4, #20]
 800a4a8:	444e      	add	r6, r9
 800a4aa:	eba5 0509 	sub.w	r5, r5, r9
 800a4ae:	6026      	str	r6, [r4, #0]
 800a4b0:	60a5      	str	r5, [r4, #8]
 800a4b2:	463e      	mov	r6, r7
 800a4b4:	42be      	cmp	r6, r7
 800a4b6:	d900      	bls.n	800a4ba <__ssputs_r+0x86>
 800a4b8:	463e      	mov	r6, r7
 800a4ba:	6820      	ldr	r0, [r4, #0]
 800a4bc:	4632      	mov	r2, r6
 800a4be:	4641      	mov	r1, r8
 800a4c0:	f000 f980 	bl	800a7c4 <memmove>
 800a4c4:	68a3      	ldr	r3, [r4, #8]
 800a4c6:	1b9b      	subs	r3, r3, r6
 800a4c8:	60a3      	str	r3, [r4, #8]
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	4433      	add	r3, r6
 800a4ce:	6023      	str	r3, [r4, #0]
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	e7db      	b.n	800a48c <__ssputs_r+0x58>
 800a4d4:	462a      	mov	r2, r5
 800a4d6:	f000 f99b 	bl	800a810 <_realloc_r>
 800a4da:	4606      	mov	r6, r0
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	d1e1      	bne.n	800a4a4 <__ssputs_r+0x70>
 800a4e0:	6921      	ldr	r1, [r4, #16]
 800a4e2:	4650      	mov	r0, sl
 800a4e4:	f7ff fec6 	bl	800a274 <_free_r>
 800a4e8:	e7c7      	b.n	800a47a <__ssputs_r+0x46>
	...

0800a4ec <_svfiprintf_r>:
 800a4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f0:	4698      	mov	r8, r3
 800a4f2:	898b      	ldrh	r3, [r1, #12]
 800a4f4:	061b      	lsls	r3, r3, #24
 800a4f6:	b09d      	sub	sp, #116	; 0x74
 800a4f8:	4607      	mov	r7, r0
 800a4fa:	460d      	mov	r5, r1
 800a4fc:	4614      	mov	r4, r2
 800a4fe:	d50e      	bpl.n	800a51e <_svfiprintf_r+0x32>
 800a500:	690b      	ldr	r3, [r1, #16]
 800a502:	b963      	cbnz	r3, 800a51e <_svfiprintf_r+0x32>
 800a504:	2140      	movs	r1, #64	; 0x40
 800a506:	f7ff ff21 	bl	800a34c <_malloc_r>
 800a50a:	6028      	str	r0, [r5, #0]
 800a50c:	6128      	str	r0, [r5, #16]
 800a50e:	b920      	cbnz	r0, 800a51a <_svfiprintf_r+0x2e>
 800a510:	230c      	movs	r3, #12
 800a512:	603b      	str	r3, [r7, #0]
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	e0d1      	b.n	800a6be <_svfiprintf_r+0x1d2>
 800a51a:	2340      	movs	r3, #64	; 0x40
 800a51c:	616b      	str	r3, [r5, #20]
 800a51e:	2300      	movs	r3, #0
 800a520:	9309      	str	r3, [sp, #36]	; 0x24
 800a522:	2320      	movs	r3, #32
 800a524:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a528:	f8cd 800c 	str.w	r8, [sp, #12]
 800a52c:	2330      	movs	r3, #48	; 0x30
 800a52e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a6d8 <_svfiprintf_r+0x1ec>
 800a532:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a536:	f04f 0901 	mov.w	r9, #1
 800a53a:	4623      	mov	r3, r4
 800a53c:	469a      	mov	sl, r3
 800a53e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a542:	b10a      	cbz	r2, 800a548 <_svfiprintf_r+0x5c>
 800a544:	2a25      	cmp	r2, #37	; 0x25
 800a546:	d1f9      	bne.n	800a53c <_svfiprintf_r+0x50>
 800a548:	ebba 0b04 	subs.w	fp, sl, r4
 800a54c:	d00b      	beq.n	800a566 <_svfiprintf_r+0x7a>
 800a54e:	465b      	mov	r3, fp
 800a550:	4622      	mov	r2, r4
 800a552:	4629      	mov	r1, r5
 800a554:	4638      	mov	r0, r7
 800a556:	f7ff ff6d 	bl	800a434 <__ssputs_r>
 800a55a:	3001      	adds	r0, #1
 800a55c:	f000 80aa 	beq.w	800a6b4 <_svfiprintf_r+0x1c8>
 800a560:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a562:	445a      	add	r2, fp
 800a564:	9209      	str	r2, [sp, #36]	; 0x24
 800a566:	f89a 3000 	ldrb.w	r3, [sl]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f000 80a2 	beq.w	800a6b4 <_svfiprintf_r+0x1c8>
 800a570:	2300      	movs	r3, #0
 800a572:	f04f 32ff 	mov.w	r2, #4294967295
 800a576:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a57a:	f10a 0a01 	add.w	sl, sl, #1
 800a57e:	9304      	str	r3, [sp, #16]
 800a580:	9307      	str	r3, [sp, #28]
 800a582:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a586:	931a      	str	r3, [sp, #104]	; 0x68
 800a588:	4654      	mov	r4, sl
 800a58a:	2205      	movs	r2, #5
 800a58c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a590:	4851      	ldr	r0, [pc, #324]	; (800a6d8 <_svfiprintf_r+0x1ec>)
 800a592:	f7f5 fe25 	bl	80001e0 <memchr>
 800a596:	9a04      	ldr	r2, [sp, #16]
 800a598:	b9d8      	cbnz	r0, 800a5d2 <_svfiprintf_r+0xe6>
 800a59a:	06d0      	lsls	r0, r2, #27
 800a59c:	bf44      	itt	mi
 800a59e:	2320      	movmi	r3, #32
 800a5a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a4:	0711      	lsls	r1, r2, #28
 800a5a6:	bf44      	itt	mi
 800a5a8:	232b      	movmi	r3, #43	; 0x2b
 800a5aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5ae:	f89a 3000 	ldrb.w	r3, [sl]
 800a5b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a5b4:	d015      	beq.n	800a5e2 <_svfiprintf_r+0xf6>
 800a5b6:	9a07      	ldr	r2, [sp, #28]
 800a5b8:	4654      	mov	r4, sl
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	f04f 0c0a 	mov.w	ip, #10
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5c6:	3b30      	subs	r3, #48	; 0x30
 800a5c8:	2b09      	cmp	r3, #9
 800a5ca:	d94e      	bls.n	800a66a <_svfiprintf_r+0x17e>
 800a5cc:	b1b0      	cbz	r0, 800a5fc <_svfiprintf_r+0x110>
 800a5ce:	9207      	str	r2, [sp, #28]
 800a5d0:	e014      	b.n	800a5fc <_svfiprintf_r+0x110>
 800a5d2:	eba0 0308 	sub.w	r3, r0, r8
 800a5d6:	fa09 f303 	lsl.w	r3, r9, r3
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	9304      	str	r3, [sp, #16]
 800a5de:	46a2      	mov	sl, r4
 800a5e0:	e7d2      	b.n	800a588 <_svfiprintf_r+0x9c>
 800a5e2:	9b03      	ldr	r3, [sp, #12]
 800a5e4:	1d19      	adds	r1, r3, #4
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	9103      	str	r1, [sp, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	bfbb      	ittet	lt
 800a5ee:	425b      	neglt	r3, r3
 800a5f0:	f042 0202 	orrlt.w	r2, r2, #2
 800a5f4:	9307      	strge	r3, [sp, #28]
 800a5f6:	9307      	strlt	r3, [sp, #28]
 800a5f8:	bfb8      	it	lt
 800a5fa:	9204      	strlt	r2, [sp, #16]
 800a5fc:	7823      	ldrb	r3, [r4, #0]
 800a5fe:	2b2e      	cmp	r3, #46	; 0x2e
 800a600:	d10c      	bne.n	800a61c <_svfiprintf_r+0x130>
 800a602:	7863      	ldrb	r3, [r4, #1]
 800a604:	2b2a      	cmp	r3, #42	; 0x2a
 800a606:	d135      	bne.n	800a674 <_svfiprintf_r+0x188>
 800a608:	9b03      	ldr	r3, [sp, #12]
 800a60a:	1d1a      	adds	r2, r3, #4
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	9203      	str	r2, [sp, #12]
 800a610:	2b00      	cmp	r3, #0
 800a612:	bfb8      	it	lt
 800a614:	f04f 33ff 	movlt.w	r3, #4294967295
 800a618:	3402      	adds	r4, #2
 800a61a:	9305      	str	r3, [sp, #20]
 800a61c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a6e8 <_svfiprintf_r+0x1fc>
 800a620:	7821      	ldrb	r1, [r4, #0]
 800a622:	2203      	movs	r2, #3
 800a624:	4650      	mov	r0, sl
 800a626:	f7f5 fddb 	bl	80001e0 <memchr>
 800a62a:	b140      	cbz	r0, 800a63e <_svfiprintf_r+0x152>
 800a62c:	2340      	movs	r3, #64	; 0x40
 800a62e:	eba0 000a 	sub.w	r0, r0, sl
 800a632:	fa03 f000 	lsl.w	r0, r3, r0
 800a636:	9b04      	ldr	r3, [sp, #16]
 800a638:	4303      	orrs	r3, r0
 800a63a:	3401      	adds	r4, #1
 800a63c:	9304      	str	r3, [sp, #16]
 800a63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a642:	4826      	ldr	r0, [pc, #152]	; (800a6dc <_svfiprintf_r+0x1f0>)
 800a644:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a648:	2206      	movs	r2, #6
 800a64a:	f7f5 fdc9 	bl	80001e0 <memchr>
 800a64e:	2800      	cmp	r0, #0
 800a650:	d038      	beq.n	800a6c4 <_svfiprintf_r+0x1d8>
 800a652:	4b23      	ldr	r3, [pc, #140]	; (800a6e0 <_svfiprintf_r+0x1f4>)
 800a654:	bb1b      	cbnz	r3, 800a69e <_svfiprintf_r+0x1b2>
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	3307      	adds	r3, #7
 800a65a:	f023 0307 	bic.w	r3, r3, #7
 800a65e:	3308      	adds	r3, #8
 800a660:	9303      	str	r3, [sp, #12]
 800a662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a664:	4433      	add	r3, r6
 800a666:	9309      	str	r3, [sp, #36]	; 0x24
 800a668:	e767      	b.n	800a53a <_svfiprintf_r+0x4e>
 800a66a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a66e:	460c      	mov	r4, r1
 800a670:	2001      	movs	r0, #1
 800a672:	e7a5      	b.n	800a5c0 <_svfiprintf_r+0xd4>
 800a674:	2300      	movs	r3, #0
 800a676:	3401      	adds	r4, #1
 800a678:	9305      	str	r3, [sp, #20]
 800a67a:	4619      	mov	r1, r3
 800a67c:	f04f 0c0a 	mov.w	ip, #10
 800a680:	4620      	mov	r0, r4
 800a682:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a686:	3a30      	subs	r2, #48	; 0x30
 800a688:	2a09      	cmp	r2, #9
 800a68a:	d903      	bls.n	800a694 <_svfiprintf_r+0x1a8>
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d0c5      	beq.n	800a61c <_svfiprintf_r+0x130>
 800a690:	9105      	str	r1, [sp, #20]
 800a692:	e7c3      	b.n	800a61c <_svfiprintf_r+0x130>
 800a694:	fb0c 2101 	mla	r1, ip, r1, r2
 800a698:	4604      	mov	r4, r0
 800a69a:	2301      	movs	r3, #1
 800a69c:	e7f0      	b.n	800a680 <_svfiprintf_r+0x194>
 800a69e:	ab03      	add	r3, sp, #12
 800a6a0:	9300      	str	r3, [sp, #0]
 800a6a2:	462a      	mov	r2, r5
 800a6a4:	4b0f      	ldr	r3, [pc, #60]	; (800a6e4 <_svfiprintf_r+0x1f8>)
 800a6a6:	a904      	add	r1, sp, #16
 800a6a8:	4638      	mov	r0, r7
 800a6aa:	f7fc fa47 	bl	8006b3c <_printf_float>
 800a6ae:	1c42      	adds	r2, r0, #1
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	d1d6      	bne.n	800a662 <_svfiprintf_r+0x176>
 800a6b4:	89ab      	ldrh	r3, [r5, #12]
 800a6b6:	065b      	lsls	r3, r3, #25
 800a6b8:	f53f af2c 	bmi.w	800a514 <_svfiprintf_r+0x28>
 800a6bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6be:	b01d      	add	sp, #116	; 0x74
 800a6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c4:	ab03      	add	r3, sp, #12
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	462a      	mov	r2, r5
 800a6ca:	4b06      	ldr	r3, [pc, #24]	; (800a6e4 <_svfiprintf_r+0x1f8>)
 800a6cc:	a904      	add	r1, sp, #16
 800a6ce:	4638      	mov	r0, r7
 800a6d0:	f7fc fcd8 	bl	8007084 <_printf_i>
 800a6d4:	e7eb      	b.n	800a6ae <_svfiprintf_r+0x1c2>
 800a6d6:	bf00      	nop
 800a6d8:	0800b734 	.word	0x0800b734
 800a6dc:	0800b73e 	.word	0x0800b73e
 800a6e0:	08006b3d 	.word	0x08006b3d
 800a6e4:	0800a435 	.word	0x0800a435
 800a6e8:	0800b73a 	.word	0x0800b73a
 800a6ec:	00000000 	.word	0x00000000

0800a6f0 <nan>:
 800a6f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a6f8 <nan+0x8>
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	00000000 	.word	0x00000000
 800a6fc:	7ff80000 	.word	0x7ff80000

0800a700 <_sbrk_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d06      	ldr	r5, [pc, #24]	; (800a71c <_sbrk_r+0x1c>)
 800a704:	2300      	movs	r3, #0
 800a706:	4604      	mov	r4, r0
 800a708:	4608      	mov	r0, r1
 800a70a:	602b      	str	r3, [r5, #0]
 800a70c:	f7f7 fa3c 	bl	8001b88 <_sbrk>
 800a710:	1c43      	adds	r3, r0, #1
 800a712:	d102      	bne.n	800a71a <_sbrk_r+0x1a>
 800a714:	682b      	ldr	r3, [r5, #0]
 800a716:	b103      	cbz	r3, 800a71a <_sbrk_r+0x1a>
 800a718:	6023      	str	r3, [r4, #0]
 800a71a:	bd38      	pop	{r3, r4, r5, pc}
 800a71c:	200004fc 	.word	0x200004fc

0800a720 <strncmp>:
 800a720:	b510      	push	{r4, lr}
 800a722:	b17a      	cbz	r2, 800a744 <strncmp+0x24>
 800a724:	4603      	mov	r3, r0
 800a726:	3901      	subs	r1, #1
 800a728:	1884      	adds	r4, r0, r2
 800a72a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a72e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a732:	4290      	cmp	r0, r2
 800a734:	d101      	bne.n	800a73a <strncmp+0x1a>
 800a736:	42a3      	cmp	r3, r4
 800a738:	d101      	bne.n	800a73e <strncmp+0x1e>
 800a73a:	1a80      	subs	r0, r0, r2
 800a73c:	bd10      	pop	{r4, pc}
 800a73e:	2800      	cmp	r0, #0
 800a740:	d1f3      	bne.n	800a72a <strncmp+0xa>
 800a742:	e7fa      	b.n	800a73a <strncmp+0x1a>
 800a744:	4610      	mov	r0, r2
 800a746:	e7f9      	b.n	800a73c <strncmp+0x1c>

0800a748 <__ascii_wctomb>:
 800a748:	b149      	cbz	r1, 800a75e <__ascii_wctomb+0x16>
 800a74a:	2aff      	cmp	r2, #255	; 0xff
 800a74c:	bf85      	ittet	hi
 800a74e:	238a      	movhi	r3, #138	; 0x8a
 800a750:	6003      	strhi	r3, [r0, #0]
 800a752:	700a      	strbls	r2, [r1, #0]
 800a754:	f04f 30ff 	movhi.w	r0, #4294967295
 800a758:	bf98      	it	ls
 800a75a:	2001      	movls	r0, #1
 800a75c:	4770      	bx	lr
 800a75e:	4608      	mov	r0, r1
 800a760:	4770      	bx	lr
	...

0800a764 <__assert_func>:
 800a764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a766:	4614      	mov	r4, r2
 800a768:	461a      	mov	r2, r3
 800a76a:	4b09      	ldr	r3, [pc, #36]	; (800a790 <__assert_func+0x2c>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4605      	mov	r5, r0
 800a770:	68d8      	ldr	r0, [r3, #12]
 800a772:	b14c      	cbz	r4, 800a788 <__assert_func+0x24>
 800a774:	4b07      	ldr	r3, [pc, #28]	; (800a794 <__assert_func+0x30>)
 800a776:	9100      	str	r1, [sp, #0]
 800a778:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a77c:	4906      	ldr	r1, [pc, #24]	; (800a798 <__assert_func+0x34>)
 800a77e:	462b      	mov	r3, r5
 800a780:	f000 f80e 	bl	800a7a0 <fiprintf>
 800a784:	f000 fa8c 	bl	800aca0 <abort>
 800a788:	4b04      	ldr	r3, [pc, #16]	; (800a79c <__assert_func+0x38>)
 800a78a:	461c      	mov	r4, r3
 800a78c:	e7f3      	b.n	800a776 <__assert_func+0x12>
 800a78e:	bf00      	nop
 800a790:	2000000c 	.word	0x2000000c
 800a794:	0800b745 	.word	0x0800b745
 800a798:	0800b752 	.word	0x0800b752
 800a79c:	0800b780 	.word	0x0800b780

0800a7a0 <fiprintf>:
 800a7a0:	b40e      	push	{r1, r2, r3}
 800a7a2:	b503      	push	{r0, r1, lr}
 800a7a4:	4601      	mov	r1, r0
 800a7a6:	ab03      	add	r3, sp, #12
 800a7a8:	4805      	ldr	r0, [pc, #20]	; (800a7c0 <fiprintf+0x20>)
 800a7aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ae:	6800      	ldr	r0, [r0, #0]
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	f000 f885 	bl	800a8c0 <_vfiprintf_r>
 800a7b6:	b002      	add	sp, #8
 800a7b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7bc:	b003      	add	sp, #12
 800a7be:	4770      	bx	lr
 800a7c0:	2000000c 	.word	0x2000000c

0800a7c4 <memmove>:
 800a7c4:	4288      	cmp	r0, r1
 800a7c6:	b510      	push	{r4, lr}
 800a7c8:	eb01 0402 	add.w	r4, r1, r2
 800a7cc:	d902      	bls.n	800a7d4 <memmove+0x10>
 800a7ce:	4284      	cmp	r4, r0
 800a7d0:	4623      	mov	r3, r4
 800a7d2:	d807      	bhi.n	800a7e4 <memmove+0x20>
 800a7d4:	1e43      	subs	r3, r0, #1
 800a7d6:	42a1      	cmp	r1, r4
 800a7d8:	d008      	beq.n	800a7ec <memmove+0x28>
 800a7da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7e2:	e7f8      	b.n	800a7d6 <memmove+0x12>
 800a7e4:	4402      	add	r2, r0
 800a7e6:	4601      	mov	r1, r0
 800a7e8:	428a      	cmp	r2, r1
 800a7ea:	d100      	bne.n	800a7ee <memmove+0x2a>
 800a7ec:	bd10      	pop	{r4, pc}
 800a7ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a7f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a7f6:	e7f7      	b.n	800a7e8 <memmove+0x24>

0800a7f8 <__malloc_lock>:
 800a7f8:	4801      	ldr	r0, [pc, #4]	; (800a800 <__malloc_lock+0x8>)
 800a7fa:	f000 bc11 	b.w	800b020 <__retarget_lock_acquire_recursive>
 800a7fe:	bf00      	nop
 800a800:	20000500 	.word	0x20000500

0800a804 <__malloc_unlock>:
 800a804:	4801      	ldr	r0, [pc, #4]	; (800a80c <__malloc_unlock+0x8>)
 800a806:	f000 bc0c 	b.w	800b022 <__retarget_lock_release_recursive>
 800a80a:	bf00      	nop
 800a80c:	20000500 	.word	0x20000500

0800a810 <_realloc_r>:
 800a810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a814:	4680      	mov	r8, r0
 800a816:	4614      	mov	r4, r2
 800a818:	460e      	mov	r6, r1
 800a81a:	b921      	cbnz	r1, 800a826 <_realloc_r+0x16>
 800a81c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a820:	4611      	mov	r1, r2
 800a822:	f7ff bd93 	b.w	800a34c <_malloc_r>
 800a826:	b92a      	cbnz	r2, 800a834 <_realloc_r+0x24>
 800a828:	f7ff fd24 	bl	800a274 <_free_r>
 800a82c:	4625      	mov	r5, r4
 800a82e:	4628      	mov	r0, r5
 800a830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a834:	f000 fc5c 	bl	800b0f0 <_malloc_usable_size_r>
 800a838:	4284      	cmp	r4, r0
 800a83a:	4607      	mov	r7, r0
 800a83c:	d802      	bhi.n	800a844 <_realloc_r+0x34>
 800a83e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a842:	d812      	bhi.n	800a86a <_realloc_r+0x5a>
 800a844:	4621      	mov	r1, r4
 800a846:	4640      	mov	r0, r8
 800a848:	f7ff fd80 	bl	800a34c <_malloc_r>
 800a84c:	4605      	mov	r5, r0
 800a84e:	2800      	cmp	r0, #0
 800a850:	d0ed      	beq.n	800a82e <_realloc_r+0x1e>
 800a852:	42bc      	cmp	r4, r7
 800a854:	4622      	mov	r2, r4
 800a856:	4631      	mov	r1, r6
 800a858:	bf28      	it	cs
 800a85a:	463a      	movcs	r2, r7
 800a85c:	f7ff f824 	bl	80098a8 <memcpy>
 800a860:	4631      	mov	r1, r6
 800a862:	4640      	mov	r0, r8
 800a864:	f7ff fd06 	bl	800a274 <_free_r>
 800a868:	e7e1      	b.n	800a82e <_realloc_r+0x1e>
 800a86a:	4635      	mov	r5, r6
 800a86c:	e7df      	b.n	800a82e <_realloc_r+0x1e>

0800a86e <__sfputc_r>:
 800a86e:	6893      	ldr	r3, [r2, #8]
 800a870:	3b01      	subs	r3, #1
 800a872:	2b00      	cmp	r3, #0
 800a874:	b410      	push	{r4}
 800a876:	6093      	str	r3, [r2, #8]
 800a878:	da08      	bge.n	800a88c <__sfputc_r+0x1e>
 800a87a:	6994      	ldr	r4, [r2, #24]
 800a87c:	42a3      	cmp	r3, r4
 800a87e:	db01      	blt.n	800a884 <__sfputc_r+0x16>
 800a880:	290a      	cmp	r1, #10
 800a882:	d103      	bne.n	800a88c <__sfputc_r+0x1e>
 800a884:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a888:	f000 b94a 	b.w	800ab20 <__swbuf_r>
 800a88c:	6813      	ldr	r3, [r2, #0]
 800a88e:	1c58      	adds	r0, r3, #1
 800a890:	6010      	str	r0, [r2, #0]
 800a892:	7019      	strb	r1, [r3, #0]
 800a894:	4608      	mov	r0, r1
 800a896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <__sfputs_r>:
 800a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89e:	4606      	mov	r6, r0
 800a8a0:	460f      	mov	r7, r1
 800a8a2:	4614      	mov	r4, r2
 800a8a4:	18d5      	adds	r5, r2, r3
 800a8a6:	42ac      	cmp	r4, r5
 800a8a8:	d101      	bne.n	800a8ae <__sfputs_r+0x12>
 800a8aa:	2000      	movs	r0, #0
 800a8ac:	e007      	b.n	800a8be <__sfputs_r+0x22>
 800a8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8b2:	463a      	mov	r2, r7
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f7ff ffda 	bl	800a86e <__sfputc_r>
 800a8ba:	1c43      	adds	r3, r0, #1
 800a8bc:	d1f3      	bne.n	800a8a6 <__sfputs_r+0xa>
 800a8be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8c0 <_vfiprintf_r>:
 800a8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c4:	460d      	mov	r5, r1
 800a8c6:	b09d      	sub	sp, #116	; 0x74
 800a8c8:	4614      	mov	r4, r2
 800a8ca:	4698      	mov	r8, r3
 800a8cc:	4606      	mov	r6, r0
 800a8ce:	b118      	cbz	r0, 800a8d8 <_vfiprintf_r+0x18>
 800a8d0:	6983      	ldr	r3, [r0, #24]
 800a8d2:	b90b      	cbnz	r3, 800a8d8 <_vfiprintf_r+0x18>
 800a8d4:	f000 fb06 	bl	800aee4 <__sinit>
 800a8d8:	4b89      	ldr	r3, [pc, #548]	; (800ab00 <_vfiprintf_r+0x240>)
 800a8da:	429d      	cmp	r5, r3
 800a8dc:	d11b      	bne.n	800a916 <_vfiprintf_r+0x56>
 800a8de:	6875      	ldr	r5, [r6, #4]
 800a8e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8e2:	07d9      	lsls	r1, r3, #31
 800a8e4:	d405      	bmi.n	800a8f2 <_vfiprintf_r+0x32>
 800a8e6:	89ab      	ldrh	r3, [r5, #12]
 800a8e8:	059a      	lsls	r2, r3, #22
 800a8ea:	d402      	bmi.n	800a8f2 <_vfiprintf_r+0x32>
 800a8ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8ee:	f000 fb97 	bl	800b020 <__retarget_lock_acquire_recursive>
 800a8f2:	89ab      	ldrh	r3, [r5, #12]
 800a8f4:	071b      	lsls	r3, r3, #28
 800a8f6:	d501      	bpl.n	800a8fc <_vfiprintf_r+0x3c>
 800a8f8:	692b      	ldr	r3, [r5, #16]
 800a8fa:	b9eb      	cbnz	r3, 800a938 <_vfiprintf_r+0x78>
 800a8fc:	4629      	mov	r1, r5
 800a8fe:	4630      	mov	r0, r6
 800a900:	f000 f960 	bl	800abc4 <__swsetup_r>
 800a904:	b1c0      	cbz	r0, 800a938 <_vfiprintf_r+0x78>
 800a906:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a908:	07dc      	lsls	r4, r3, #31
 800a90a:	d50e      	bpl.n	800a92a <_vfiprintf_r+0x6a>
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295
 800a910:	b01d      	add	sp, #116	; 0x74
 800a912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a916:	4b7b      	ldr	r3, [pc, #492]	; (800ab04 <_vfiprintf_r+0x244>)
 800a918:	429d      	cmp	r5, r3
 800a91a:	d101      	bne.n	800a920 <_vfiprintf_r+0x60>
 800a91c:	68b5      	ldr	r5, [r6, #8]
 800a91e:	e7df      	b.n	800a8e0 <_vfiprintf_r+0x20>
 800a920:	4b79      	ldr	r3, [pc, #484]	; (800ab08 <_vfiprintf_r+0x248>)
 800a922:	429d      	cmp	r5, r3
 800a924:	bf08      	it	eq
 800a926:	68f5      	ldreq	r5, [r6, #12]
 800a928:	e7da      	b.n	800a8e0 <_vfiprintf_r+0x20>
 800a92a:	89ab      	ldrh	r3, [r5, #12]
 800a92c:	0598      	lsls	r0, r3, #22
 800a92e:	d4ed      	bmi.n	800a90c <_vfiprintf_r+0x4c>
 800a930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a932:	f000 fb76 	bl	800b022 <__retarget_lock_release_recursive>
 800a936:	e7e9      	b.n	800a90c <_vfiprintf_r+0x4c>
 800a938:	2300      	movs	r3, #0
 800a93a:	9309      	str	r3, [sp, #36]	; 0x24
 800a93c:	2320      	movs	r3, #32
 800a93e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a942:	f8cd 800c 	str.w	r8, [sp, #12]
 800a946:	2330      	movs	r3, #48	; 0x30
 800a948:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab0c <_vfiprintf_r+0x24c>
 800a94c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a950:	f04f 0901 	mov.w	r9, #1
 800a954:	4623      	mov	r3, r4
 800a956:	469a      	mov	sl, r3
 800a958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a95c:	b10a      	cbz	r2, 800a962 <_vfiprintf_r+0xa2>
 800a95e:	2a25      	cmp	r2, #37	; 0x25
 800a960:	d1f9      	bne.n	800a956 <_vfiprintf_r+0x96>
 800a962:	ebba 0b04 	subs.w	fp, sl, r4
 800a966:	d00b      	beq.n	800a980 <_vfiprintf_r+0xc0>
 800a968:	465b      	mov	r3, fp
 800a96a:	4622      	mov	r2, r4
 800a96c:	4629      	mov	r1, r5
 800a96e:	4630      	mov	r0, r6
 800a970:	f7ff ff94 	bl	800a89c <__sfputs_r>
 800a974:	3001      	adds	r0, #1
 800a976:	f000 80aa 	beq.w	800aace <_vfiprintf_r+0x20e>
 800a97a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a97c:	445a      	add	r2, fp
 800a97e:	9209      	str	r2, [sp, #36]	; 0x24
 800a980:	f89a 3000 	ldrb.w	r3, [sl]
 800a984:	2b00      	cmp	r3, #0
 800a986:	f000 80a2 	beq.w	800aace <_vfiprintf_r+0x20e>
 800a98a:	2300      	movs	r3, #0
 800a98c:	f04f 32ff 	mov.w	r2, #4294967295
 800a990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a994:	f10a 0a01 	add.w	sl, sl, #1
 800a998:	9304      	str	r3, [sp, #16]
 800a99a:	9307      	str	r3, [sp, #28]
 800a99c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9a0:	931a      	str	r3, [sp, #104]	; 0x68
 800a9a2:	4654      	mov	r4, sl
 800a9a4:	2205      	movs	r2, #5
 800a9a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9aa:	4858      	ldr	r0, [pc, #352]	; (800ab0c <_vfiprintf_r+0x24c>)
 800a9ac:	f7f5 fc18 	bl	80001e0 <memchr>
 800a9b0:	9a04      	ldr	r2, [sp, #16]
 800a9b2:	b9d8      	cbnz	r0, 800a9ec <_vfiprintf_r+0x12c>
 800a9b4:	06d1      	lsls	r1, r2, #27
 800a9b6:	bf44      	itt	mi
 800a9b8:	2320      	movmi	r3, #32
 800a9ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9be:	0713      	lsls	r3, r2, #28
 800a9c0:	bf44      	itt	mi
 800a9c2:	232b      	movmi	r3, #43	; 0x2b
 800a9c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a9cc:	2b2a      	cmp	r3, #42	; 0x2a
 800a9ce:	d015      	beq.n	800a9fc <_vfiprintf_r+0x13c>
 800a9d0:	9a07      	ldr	r2, [sp, #28]
 800a9d2:	4654      	mov	r4, sl
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	f04f 0c0a 	mov.w	ip, #10
 800a9da:	4621      	mov	r1, r4
 800a9dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9e0:	3b30      	subs	r3, #48	; 0x30
 800a9e2:	2b09      	cmp	r3, #9
 800a9e4:	d94e      	bls.n	800aa84 <_vfiprintf_r+0x1c4>
 800a9e6:	b1b0      	cbz	r0, 800aa16 <_vfiprintf_r+0x156>
 800a9e8:	9207      	str	r2, [sp, #28]
 800a9ea:	e014      	b.n	800aa16 <_vfiprintf_r+0x156>
 800a9ec:	eba0 0308 	sub.w	r3, r0, r8
 800a9f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	9304      	str	r3, [sp, #16]
 800a9f8:	46a2      	mov	sl, r4
 800a9fa:	e7d2      	b.n	800a9a2 <_vfiprintf_r+0xe2>
 800a9fc:	9b03      	ldr	r3, [sp, #12]
 800a9fe:	1d19      	adds	r1, r3, #4
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	9103      	str	r1, [sp, #12]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	bfbb      	ittet	lt
 800aa08:	425b      	neglt	r3, r3
 800aa0a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa0e:	9307      	strge	r3, [sp, #28]
 800aa10:	9307      	strlt	r3, [sp, #28]
 800aa12:	bfb8      	it	lt
 800aa14:	9204      	strlt	r2, [sp, #16]
 800aa16:	7823      	ldrb	r3, [r4, #0]
 800aa18:	2b2e      	cmp	r3, #46	; 0x2e
 800aa1a:	d10c      	bne.n	800aa36 <_vfiprintf_r+0x176>
 800aa1c:	7863      	ldrb	r3, [r4, #1]
 800aa1e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa20:	d135      	bne.n	800aa8e <_vfiprintf_r+0x1ce>
 800aa22:	9b03      	ldr	r3, [sp, #12]
 800aa24:	1d1a      	adds	r2, r3, #4
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	9203      	str	r2, [sp, #12]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	bfb8      	it	lt
 800aa2e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa32:	3402      	adds	r4, #2
 800aa34:	9305      	str	r3, [sp, #20]
 800aa36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab1c <_vfiprintf_r+0x25c>
 800aa3a:	7821      	ldrb	r1, [r4, #0]
 800aa3c:	2203      	movs	r2, #3
 800aa3e:	4650      	mov	r0, sl
 800aa40:	f7f5 fbce 	bl	80001e0 <memchr>
 800aa44:	b140      	cbz	r0, 800aa58 <_vfiprintf_r+0x198>
 800aa46:	2340      	movs	r3, #64	; 0x40
 800aa48:	eba0 000a 	sub.w	r0, r0, sl
 800aa4c:	fa03 f000 	lsl.w	r0, r3, r0
 800aa50:	9b04      	ldr	r3, [sp, #16]
 800aa52:	4303      	orrs	r3, r0
 800aa54:	3401      	adds	r4, #1
 800aa56:	9304      	str	r3, [sp, #16]
 800aa58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa5c:	482c      	ldr	r0, [pc, #176]	; (800ab10 <_vfiprintf_r+0x250>)
 800aa5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa62:	2206      	movs	r2, #6
 800aa64:	f7f5 fbbc 	bl	80001e0 <memchr>
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	d03f      	beq.n	800aaec <_vfiprintf_r+0x22c>
 800aa6c:	4b29      	ldr	r3, [pc, #164]	; (800ab14 <_vfiprintf_r+0x254>)
 800aa6e:	bb1b      	cbnz	r3, 800aab8 <_vfiprintf_r+0x1f8>
 800aa70:	9b03      	ldr	r3, [sp, #12]
 800aa72:	3307      	adds	r3, #7
 800aa74:	f023 0307 	bic.w	r3, r3, #7
 800aa78:	3308      	adds	r3, #8
 800aa7a:	9303      	str	r3, [sp, #12]
 800aa7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa7e:	443b      	add	r3, r7
 800aa80:	9309      	str	r3, [sp, #36]	; 0x24
 800aa82:	e767      	b.n	800a954 <_vfiprintf_r+0x94>
 800aa84:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa88:	460c      	mov	r4, r1
 800aa8a:	2001      	movs	r0, #1
 800aa8c:	e7a5      	b.n	800a9da <_vfiprintf_r+0x11a>
 800aa8e:	2300      	movs	r3, #0
 800aa90:	3401      	adds	r4, #1
 800aa92:	9305      	str	r3, [sp, #20]
 800aa94:	4619      	mov	r1, r3
 800aa96:	f04f 0c0a 	mov.w	ip, #10
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaa0:	3a30      	subs	r2, #48	; 0x30
 800aaa2:	2a09      	cmp	r2, #9
 800aaa4:	d903      	bls.n	800aaae <_vfiprintf_r+0x1ee>
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d0c5      	beq.n	800aa36 <_vfiprintf_r+0x176>
 800aaaa:	9105      	str	r1, [sp, #20]
 800aaac:	e7c3      	b.n	800aa36 <_vfiprintf_r+0x176>
 800aaae:	fb0c 2101 	mla	r1, ip, r1, r2
 800aab2:	4604      	mov	r4, r0
 800aab4:	2301      	movs	r3, #1
 800aab6:	e7f0      	b.n	800aa9a <_vfiprintf_r+0x1da>
 800aab8:	ab03      	add	r3, sp, #12
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	462a      	mov	r2, r5
 800aabe:	4b16      	ldr	r3, [pc, #88]	; (800ab18 <_vfiprintf_r+0x258>)
 800aac0:	a904      	add	r1, sp, #16
 800aac2:	4630      	mov	r0, r6
 800aac4:	f7fc f83a 	bl	8006b3c <_printf_float>
 800aac8:	4607      	mov	r7, r0
 800aaca:	1c78      	adds	r0, r7, #1
 800aacc:	d1d6      	bne.n	800aa7c <_vfiprintf_r+0x1bc>
 800aace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aad0:	07d9      	lsls	r1, r3, #31
 800aad2:	d405      	bmi.n	800aae0 <_vfiprintf_r+0x220>
 800aad4:	89ab      	ldrh	r3, [r5, #12]
 800aad6:	059a      	lsls	r2, r3, #22
 800aad8:	d402      	bmi.n	800aae0 <_vfiprintf_r+0x220>
 800aada:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aadc:	f000 faa1 	bl	800b022 <__retarget_lock_release_recursive>
 800aae0:	89ab      	ldrh	r3, [r5, #12]
 800aae2:	065b      	lsls	r3, r3, #25
 800aae4:	f53f af12 	bmi.w	800a90c <_vfiprintf_r+0x4c>
 800aae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aaea:	e711      	b.n	800a910 <_vfiprintf_r+0x50>
 800aaec:	ab03      	add	r3, sp, #12
 800aaee:	9300      	str	r3, [sp, #0]
 800aaf0:	462a      	mov	r2, r5
 800aaf2:	4b09      	ldr	r3, [pc, #36]	; (800ab18 <_vfiprintf_r+0x258>)
 800aaf4:	a904      	add	r1, sp, #16
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7fc fac4 	bl	8007084 <_printf_i>
 800aafc:	e7e4      	b.n	800aac8 <_vfiprintf_r+0x208>
 800aafe:	bf00      	nop
 800ab00:	0800b7a4 	.word	0x0800b7a4
 800ab04:	0800b7c4 	.word	0x0800b7c4
 800ab08:	0800b784 	.word	0x0800b784
 800ab0c:	0800b734 	.word	0x0800b734
 800ab10:	0800b73e 	.word	0x0800b73e
 800ab14:	08006b3d 	.word	0x08006b3d
 800ab18:	0800a89d 	.word	0x0800a89d
 800ab1c:	0800b73a 	.word	0x0800b73a

0800ab20 <__swbuf_r>:
 800ab20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab22:	460e      	mov	r6, r1
 800ab24:	4614      	mov	r4, r2
 800ab26:	4605      	mov	r5, r0
 800ab28:	b118      	cbz	r0, 800ab32 <__swbuf_r+0x12>
 800ab2a:	6983      	ldr	r3, [r0, #24]
 800ab2c:	b90b      	cbnz	r3, 800ab32 <__swbuf_r+0x12>
 800ab2e:	f000 f9d9 	bl	800aee4 <__sinit>
 800ab32:	4b21      	ldr	r3, [pc, #132]	; (800abb8 <__swbuf_r+0x98>)
 800ab34:	429c      	cmp	r4, r3
 800ab36:	d12b      	bne.n	800ab90 <__swbuf_r+0x70>
 800ab38:	686c      	ldr	r4, [r5, #4]
 800ab3a:	69a3      	ldr	r3, [r4, #24]
 800ab3c:	60a3      	str	r3, [r4, #8]
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	071a      	lsls	r2, r3, #28
 800ab42:	d52f      	bpl.n	800aba4 <__swbuf_r+0x84>
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	b36b      	cbz	r3, 800aba4 <__swbuf_r+0x84>
 800ab48:	6923      	ldr	r3, [r4, #16]
 800ab4a:	6820      	ldr	r0, [r4, #0]
 800ab4c:	1ac0      	subs	r0, r0, r3
 800ab4e:	6963      	ldr	r3, [r4, #20]
 800ab50:	b2f6      	uxtb	r6, r6
 800ab52:	4283      	cmp	r3, r0
 800ab54:	4637      	mov	r7, r6
 800ab56:	dc04      	bgt.n	800ab62 <__swbuf_r+0x42>
 800ab58:	4621      	mov	r1, r4
 800ab5a:	4628      	mov	r0, r5
 800ab5c:	f000 f92e 	bl	800adbc <_fflush_r>
 800ab60:	bb30      	cbnz	r0, 800abb0 <__swbuf_r+0x90>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	3b01      	subs	r3, #1
 800ab66:	60a3      	str	r3, [r4, #8]
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	701e      	strb	r6, [r3, #0]
 800ab70:	6963      	ldr	r3, [r4, #20]
 800ab72:	3001      	adds	r0, #1
 800ab74:	4283      	cmp	r3, r0
 800ab76:	d004      	beq.n	800ab82 <__swbuf_r+0x62>
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	07db      	lsls	r3, r3, #31
 800ab7c:	d506      	bpl.n	800ab8c <__swbuf_r+0x6c>
 800ab7e:	2e0a      	cmp	r6, #10
 800ab80:	d104      	bne.n	800ab8c <__swbuf_r+0x6c>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f000 f919 	bl	800adbc <_fflush_r>
 800ab8a:	b988      	cbnz	r0, 800abb0 <__swbuf_r+0x90>
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab90:	4b0a      	ldr	r3, [pc, #40]	; (800abbc <__swbuf_r+0x9c>)
 800ab92:	429c      	cmp	r4, r3
 800ab94:	d101      	bne.n	800ab9a <__swbuf_r+0x7a>
 800ab96:	68ac      	ldr	r4, [r5, #8]
 800ab98:	e7cf      	b.n	800ab3a <__swbuf_r+0x1a>
 800ab9a:	4b09      	ldr	r3, [pc, #36]	; (800abc0 <__swbuf_r+0xa0>)
 800ab9c:	429c      	cmp	r4, r3
 800ab9e:	bf08      	it	eq
 800aba0:	68ec      	ldreq	r4, [r5, #12]
 800aba2:	e7ca      	b.n	800ab3a <__swbuf_r+0x1a>
 800aba4:	4621      	mov	r1, r4
 800aba6:	4628      	mov	r0, r5
 800aba8:	f000 f80c 	bl	800abc4 <__swsetup_r>
 800abac:	2800      	cmp	r0, #0
 800abae:	d0cb      	beq.n	800ab48 <__swbuf_r+0x28>
 800abb0:	f04f 37ff 	mov.w	r7, #4294967295
 800abb4:	e7ea      	b.n	800ab8c <__swbuf_r+0x6c>
 800abb6:	bf00      	nop
 800abb8:	0800b7a4 	.word	0x0800b7a4
 800abbc:	0800b7c4 	.word	0x0800b7c4
 800abc0:	0800b784 	.word	0x0800b784

0800abc4 <__swsetup_r>:
 800abc4:	4b32      	ldr	r3, [pc, #200]	; (800ac90 <__swsetup_r+0xcc>)
 800abc6:	b570      	push	{r4, r5, r6, lr}
 800abc8:	681d      	ldr	r5, [r3, #0]
 800abca:	4606      	mov	r6, r0
 800abcc:	460c      	mov	r4, r1
 800abce:	b125      	cbz	r5, 800abda <__swsetup_r+0x16>
 800abd0:	69ab      	ldr	r3, [r5, #24]
 800abd2:	b913      	cbnz	r3, 800abda <__swsetup_r+0x16>
 800abd4:	4628      	mov	r0, r5
 800abd6:	f000 f985 	bl	800aee4 <__sinit>
 800abda:	4b2e      	ldr	r3, [pc, #184]	; (800ac94 <__swsetup_r+0xd0>)
 800abdc:	429c      	cmp	r4, r3
 800abde:	d10f      	bne.n	800ac00 <__swsetup_r+0x3c>
 800abe0:	686c      	ldr	r4, [r5, #4]
 800abe2:	89a3      	ldrh	r3, [r4, #12]
 800abe4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abe8:	0719      	lsls	r1, r3, #28
 800abea:	d42c      	bmi.n	800ac46 <__swsetup_r+0x82>
 800abec:	06dd      	lsls	r5, r3, #27
 800abee:	d411      	bmi.n	800ac14 <__swsetup_r+0x50>
 800abf0:	2309      	movs	r3, #9
 800abf2:	6033      	str	r3, [r6, #0]
 800abf4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800abf8:	81a3      	strh	r3, [r4, #12]
 800abfa:	f04f 30ff 	mov.w	r0, #4294967295
 800abfe:	e03e      	b.n	800ac7e <__swsetup_r+0xba>
 800ac00:	4b25      	ldr	r3, [pc, #148]	; (800ac98 <__swsetup_r+0xd4>)
 800ac02:	429c      	cmp	r4, r3
 800ac04:	d101      	bne.n	800ac0a <__swsetup_r+0x46>
 800ac06:	68ac      	ldr	r4, [r5, #8]
 800ac08:	e7eb      	b.n	800abe2 <__swsetup_r+0x1e>
 800ac0a:	4b24      	ldr	r3, [pc, #144]	; (800ac9c <__swsetup_r+0xd8>)
 800ac0c:	429c      	cmp	r4, r3
 800ac0e:	bf08      	it	eq
 800ac10:	68ec      	ldreq	r4, [r5, #12]
 800ac12:	e7e6      	b.n	800abe2 <__swsetup_r+0x1e>
 800ac14:	0758      	lsls	r0, r3, #29
 800ac16:	d512      	bpl.n	800ac3e <__swsetup_r+0x7a>
 800ac18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac1a:	b141      	cbz	r1, 800ac2e <__swsetup_r+0x6a>
 800ac1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac20:	4299      	cmp	r1, r3
 800ac22:	d002      	beq.n	800ac2a <__swsetup_r+0x66>
 800ac24:	4630      	mov	r0, r6
 800ac26:	f7ff fb25 	bl	800a274 <_free_r>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	6363      	str	r3, [r4, #52]	; 0x34
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac34:	81a3      	strh	r3, [r4, #12]
 800ac36:	2300      	movs	r3, #0
 800ac38:	6063      	str	r3, [r4, #4]
 800ac3a:	6923      	ldr	r3, [r4, #16]
 800ac3c:	6023      	str	r3, [r4, #0]
 800ac3e:	89a3      	ldrh	r3, [r4, #12]
 800ac40:	f043 0308 	orr.w	r3, r3, #8
 800ac44:	81a3      	strh	r3, [r4, #12]
 800ac46:	6923      	ldr	r3, [r4, #16]
 800ac48:	b94b      	cbnz	r3, 800ac5e <__swsetup_r+0x9a>
 800ac4a:	89a3      	ldrh	r3, [r4, #12]
 800ac4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac54:	d003      	beq.n	800ac5e <__swsetup_r+0x9a>
 800ac56:	4621      	mov	r1, r4
 800ac58:	4630      	mov	r0, r6
 800ac5a:	f000 fa09 	bl	800b070 <__smakebuf_r>
 800ac5e:	89a0      	ldrh	r0, [r4, #12]
 800ac60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac64:	f010 0301 	ands.w	r3, r0, #1
 800ac68:	d00a      	beq.n	800ac80 <__swsetup_r+0xbc>
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	60a3      	str	r3, [r4, #8]
 800ac6e:	6963      	ldr	r3, [r4, #20]
 800ac70:	425b      	negs	r3, r3
 800ac72:	61a3      	str	r3, [r4, #24]
 800ac74:	6923      	ldr	r3, [r4, #16]
 800ac76:	b943      	cbnz	r3, 800ac8a <__swsetup_r+0xc6>
 800ac78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac7c:	d1ba      	bne.n	800abf4 <__swsetup_r+0x30>
 800ac7e:	bd70      	pop	{r4, r5, r6, pc}
 800ac80:	0781      	lsls	r1, r0, #30
 800ac82:	bf58      	it	pl
 800ac84:	6963      	ldrpl	r3, [r4, #20]
 800ac86:	60a3      	str	r3, [r4, #8]
 800ac88:	e7f4      	b.n	800ac74 <__swsetup_r+0xb0>
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	e7f7      	b.n	800ac7e <__swsetup_r+0xba>
 800ac8e:	bf00      	nop
 800ac90:	2000000c 	.word	0x2000000c
 800ac94:	0800b7a4 	.word	0x0800b7a4
 800ac98:	0800b7c4 	.word	0x0800b7c4
 800ac9c:	0800b784 	.word	0x0800b784

0800aca0 <abort>:
 800aca0:	b508      	push	{r3, lr}
 800aca2:	2006      	movs	r0, #6
 800aca4:	f000 fa54 	bl	800b150 <raise>
 800aca8:	2001      	movs	r0, #1
 800acaa:	f7f6 ff11 	bl	8001ad0 <_exit>
	...

0800acb0 <__sflush_r>:
 800acb0:	898a      	ldrh	r2, [r1, #12]
 800acb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb6:	4605      	mov	r5, r0
 800acb8:	0710      	lsls	r0, r2, #28
 800acba:	460c      	mov	r4, r1
 800acbc:	d458      	bmi.n	800ad70 <__sflush_r+0xc0>
 800acbe:	684b      	ldr	r3, [r1, #4]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	dc05      	bgt.n	800acd0 <__sflush_r+0x20>
 800acc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	dc02      	bgt.n	800acd0 <__sflush_r+0x20>
 800acca:	2000      	movs	r0, #0
 800accc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acd2:	2e00      	cmp	r6, #0
 800acd4:	d0f9      	beq.n	800acca <__sflush_r+0x1a>
 800acd6:	2300      	movs	r3, #0
 800acd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800acdc:	682f      	ldr	r7, [r5, #0]
 800acde:	602b      	str	r3, [r5, #0]
 800ace0:	d032      	beq.n	800ad48 <__sflush_r+0x98>
 800ace2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ace4:	89a3      	ldrh	r3, [r4, #12]
 800ace6:	075a      	lsls	r2, r3, #29
 800ace8:	d505      	bpl.n	800acf6 <__sflush_r+0x46>
 800acea:	6863      	ldr	r3, [r4, #4]
 800acec:	1ac0      	subs	r0, r0, r3
 800acee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800acf0:	b10b      	cbz	r3, 800acf6 <__sflush_r+0x46>
 800acf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800acf4:	1ac0      	subs	r0, r0, r3
 800acf6:	2300      	movs	r3, #0
 800acf8:	4602      	mov	r2, r0
 800acfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acfc:	6a21      	ldr	r1, [r4, #32]
 800acfe:	4628      	mov	r0, r5
 800ad00:	47b0      	blx	r6
 800ad02:	1c43      	adds	r3, r0, #1
 800ad04:	89a3      	ldrh	r3, [r4, #12]
 800ad06:	d106      	bne.n	800ad16 <__sflush_r+0x66>
 800ad08:	6829      	ldr	r1, [r5, #0]
 800ad0a:	291d      	cmp	r1, #29
 800ad0c:	d82c      	bhi.n	800ad68 <__sflush_r+0xb8>
 800ad0e:	4a2a      	ldr	r2, [pc, #168]	; (800adb8 <__sflush_r+0x108>)
 800ad10:	40ca      	lsrs	r2, r1
 800ad12:	07d6      	lsls	r6, r2, #31
 800ad14:	d528      	bpl.n	800ad68 <__sflush_r+0xb8>
 800ad16:	2200      	movs	r2, #0
 800ad18:	6062      	str	r2, [r4, #4]
 800ad1a:	04d9      	lsls	r1, r3, #19
 800ad1c:	6922      	ldr	r2, [r4, #16]
 800ad1e:	6022      	str	r2, [r4, #0]
 800ad20:	d504      	bpl.n	800ad2c <__sflush_r+0x7c>
 800ad22:	1c42      	adds	r2, r0, #1
 800ad24:	d101      	bne.n	800ad2a <__sflush_r+0x7a>
 800ad26:	682b      	ldr	r3, [r5, #0]
 800ad28:	b903      	cbnz	r3, 800ad2c <__sflush_r+0x7c>
 800ad2a:	6560      	str	r0, [r4, #84]	; 0x54
 800ad2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad2e:	602f      	str	r7, [r5, #0]
 800ad30:	2900      	cmp	r1, #0
 800ad32:	d0ca      	beq.n	800acca <__sflush_r+0x1a>
 800ad34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad38:	4299      	cmp	r1, r3
 800ad3a:	d002      	beq.n	800ad42 <__sflush_r+0x92>
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	f7ff fa99 	bl	800a274 <_free_r>
 800ad42:	2000      	movs	r0, #0
 800ad44:	6360      	str	r0, [r4, #52]	; 0x34
 800ad46:	e7c1      	b.n	800accc <__sflush_r+0x1c>
 800ad48:	6a21      	ldr	r1, [r4, #32]
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	4628      	mov	r0, r5
 800ad4e:	47b0      	blx	r6
 800ad50:	1c41      	adds	r1, r0, #1
 800ad52:	d1c7      	bne.n	800ace4 <__sflush_r+0x34>
 800ad54:	682b      	ldr	r3, [r5, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d0c4      	beq.n	800ace4 <__sflush_r+0x34>
 800ad5a:	2b1d      	cmp	r3, #29
 800ad5c:	d001      	beq.n	800ad62 <__sflush_r+0xb2>
 800ad5e:	2b16      	cmp	r3, #22
 800ad60:	d101      	bne.n	800ad66 <__sflush_r+0xb6>
 800ad62:	602f      	str	r7, [r5, #0]
 800ad64:	e7b1      	b.n	800acca <__sflush_r+0x1a>
 800ad66:	89a3      	ldrh	r3, [r4, #12]
 800ad68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad6c:	81a3      	strh	r3, [r4, #12]
 800ad6e:	e7ad      	b.n	800accc <__sflush_r+0x1c>
 800ad70:	690f      	ldr	r7, [r1, #16]
 800ad72:	2f00      	cmp	r7, #0
 800ad74:	d0a9      	beq.n	800acca <__sflush_r+0x1a>
 800ad76:	0793      	lsls	r3, r2, #30
 800ad78:	680e      	ldr	r6, [r1, #0]
 800ad7a:	bf08      	it	eq
 800ad7c:	694b      	ldreq	r3, [r1, #20]
 800ad7e:	600f      	str	r7, [r1, #0]
 800ad80:	bf18      	it	ne
 800ad82:	2300      	movne	r3, #0
 800ad84:	eba6 0807 	sub.w	r8, r6, r7
 800ad88:	608b      	str	r3, [r1, #8]
 800ad8a:	f1b8 0f00 	cmp.w	r8, #0
 800ad8e:	dd9c      	ble.n	800acca <__sflush_r+0x1a>
 800ad90:	6a21      	ldr	r1, [r4, #32]
 800ad92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad94:	4643      	mov	r3, r8
 800ad96:	463a      	mov	r2, r7
 800ad98:	4628      	mov	r0, r5
 800ad9a:	47b0      	blx	r6
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	dc06      	bgt.n	800adae <__sflush_r+0xfe>
 800ada0:	89a3      	ldrh	r3, [r4, #12]
 800ada2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ada6:	81a3      	strh	r3, [r4, #12]
 800ada8:	f04f 30ff 	mov.w	r0, #4294967295
 800adac:	e78e      	b.n	800accc <__sflush_r+0x1c>
 800adae:	4407      	add	r7, r0
 800adb0:	eba8 0800 	sub.w	r8, r8, r0
 800adb4:	e7e9      	b.n	800ad8a <__sflush_r+0xda>
 800adb6:	bf00      	nop
 800adb8:	20400001 	.word	0x20400001

0800adbc <_fflush_r>:
 800adbc:	b538      	push	{r3, r4, r5, lr}
 800adbe:	690b      	ldr	r3, [r1, #16]
 800adc0:	4605      	mov	r5, r0
 800adc2:	460c      	mov	r4, r1
 800adc4:	b913      	cbnz	r3, 800adcc <_fflush_r+0x10>
 800adc6:	2500      	movs	r5, #0
 800adc8:	4628      	mov	r0, r5
 800adca:	bd38      	pop	{r3, r4, r5, pc}
 800adcc:	b118      	cbz	r0, 800add6 <_fflush_r+0x1a>
 800adce:	6983      	ldr	r3, [r0, #24]
 800add0:	b90b      	cbnz	r3, 800add6 <_fflush_r+0x1a>
 800add2:	f000 f887 	bl	800aee4 <__sinit>
 800add6:	4b14      	ldr	r3, [pc, #80]	; (800ae28 <_fflush_r+0x6c>)
 800add8:	429c      	cmp	r4, r3
 800adda:	d11b      	bne.n	800ae14 <_fflush_r+0x58>
 800addc:	686c      	ldr	r4, [r5, #4]
 800adde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d0ef      	beq.n	800adc6 <_fflush_r+0xa>
 800ade6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ade8:	07d0      	lsls	r0, r2, #31
 800adea:	d404      	bmi.n	800adf6 <_fflush_r+0x3a>
 800adec:	0599      	lsls	r1, r3, #22
 800adee:	d402      	bmi.n	800adf6 <_fflush_r+0x3a>
 800adf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adf2:	f000 f915 	bl	800b020 <__retarget_lock_acquire_recursive>
 800adf6:	4628      	mov	r0, r5
 800adf8:	4621      	mov	r1, r4
 800adfa:	f7ff ff59 	bl	800acb0 <__sflush_r>
 800adfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae00:	07da      	lsls	r2, r3, #31
 800ae02:	4605      	mov	r5, r0
 800ae04:	d4e0      	bmi.n	800adc8 <_fflush_r+0xc>
 800ae06:	89a3      	ldrh	r3, [r4, #12]
 800ae08:	059b      	lsls	r3, r3, #22
 800ae0a:	d4dd      	bmi.n	800adc8 <_fflush_r+0xc>
 800ae0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae0e:	f000 f908 	bl	800b022 <__retarget_lock_release_recursive>
 800ae12:	e7d9      	b.n	800adc8 <_fflush_r+0xc>
 800ae14:	4b05      	ldr	r3, [pc, #20]	; (800ae2c <_fflush_r+0x70>)
 800ae16:	429c      	cmp	r4, r3
 800ae18:	d101      	bne.n	800ae1e <_fflush_r+0x62>
 800ae1a:	68ac      	ldr	r4, [r5, #8]
 800ae1c:	e7df      	b.n	800adde <_fflush_r+0x22>
 800ae1e:	4b04      	ldr	r3, [pc, #16]	; (800ae30 <_fflush_r+0x74>)
 800ae20:	429c      	cmp	r4, r3
 800ae22:	bf08      	it	eq
 800ae24:	68ec      	ldreq	r4, [r5, #12]
 800ae26:	e7da      	b.n	800adde <_fflush_r+0x22>
 800ae28:	0800b7a4 	.word	0x0800b7a4
 800ae2c:	0800b7c4 	.word	0x0800b7c4
 800ae30:	0800b784 	.word	0x0800b784

0800ae34 <std>:
 800ae34:	2300      	movs	r3, #0
 800ae36:	b510      	push	{r4, lr}
 800ae38:	4604      	mov	r4, r0
 800ae3a:	e9c0 3300 	strd	r3, r3, [r0]
 800ae3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae42:	6083      	str	r3, [r0, #8]
 800ae44:	8181      	strh	r1, [r0, #12]
 800ae46:	6643      	str	r3, [r0, #100]	; 0x64
 800ae48:	81c2      	strh	r2, [r0, #14]
 800ae4a:	6183      	str	r3, [r0, #24]
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	2208      	movs	r2, #8
 800ae50:	305c      	adds	r0, #92	; 0x5c
 800ae52:	f7fb fdcb 	bl	80069ec <memset>
 800ae56:	4b05      	ldr	r3, [pc, #20]	; (800ae6c <std+0x38>)
 800ae58:	6263      	str	r3, [r4, #36]	; 0x24
 800ae5a:	4b05      	ldr	r3, [pc, #20]	; (800ae70 <std+0x3c>)
 800ae5c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae5e:	4b05      	ldr	r3, [pc, #20]	; (800ae74 <std+0x40>)
 800ae60:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae62:	4b05      	ldr	r3, [pc, #20]	; (800ae78 <std+0x44>)
 800ae64:	6224      	str	r4, [r4, #32]
 800ae66:	6323      	str	r3, [r4, #48]	; 0x30
 800ae68:	bd10      	pop	{r4, pc}
 800ae6a:	bf00      	nop
 800ae6c:	0800b189 	.word	0x0800b189
 800ae70:	0800b1ab 	.word	0x0800b1ab
 800ae74:	0800b1e3 	.word	0x0800b1e3
 800ae78:	0800b207 	.word	0x0800b207

0800ae7c <_cleanup_r>:
 800ae7c:	4901      	ldr	r1, [pc, #4]	; (800ae84 <_cleanup_r+0x8>)
 800ae7e:	f000 b8af 	b.w	800afe0 <_fwalk_reent>
 800ae82:	bf00      	nop
 800ae84:	0800adbd 	.word	0x0800adbd

0800ae88 <__sfmoreglue>:
 800ae88:	b570      	push	{r4, r5, r6, lr}
 800ae8a:	2268      	movs	r2, #104	; 0x68
 800ae8c:	1e4d      	subs	r5, r1, #1
 800ae8e:	4355      	muls	r5, r2
 800ae90:	460e      	mov	r6, r1
 800ae92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae96:	f7ff fa59 	bl	800a34c <_malloc_r>
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	b140      	cbz	r0, 800aeb0 <__sfmoreglue+0x28>
 800ae9e:	2100      	movs	r1, #0
 800aea0:	e9c0 1600 	strd	r1, r6, [r0]
 800aea4:	300c      	adds	r0, #12
 800aea6:	60a0      	str	r0, [r4, #8]
 800aea8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aeac:	f7fb fd9e 	bl	80069ec <memset>
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	bd70      	pop	{r4, r5, r6, pc}

0800aeb4 <__sfp_lock_acquire>:
 800aeb4:	4801      	ldr	r0, [pc, #4]	; (800aebc <__sfp_lock_acquire+0x8>)
 800aeb6:	f000 b8b3 	b.w	800b020 <__retarget_lock_acquire_recursive>
 800aeba:	bf00      	nop
 800aebc:	20000501 	.word	0x20000501

0800aec0 <__sfp_lock_release>:
 800aec0:	4801      	ldr	r0, [pc, #4]	; (800aec8 <__sfp_lock_release+0x8>)
 800aec2:	f000 b8ae 	b.w	800b022 <__retarget_lock_release_recursive>
 800aec6:	bf00      	nop
 800aec8:	20000501 	.word	0x20000501

0800aecc <__sinit_lock_acquire>:
 800aecc:	4801      	ldr	r0, [pc, #4]	; (800aed4 <__sinit_lock_acquire+0x8>)
 800aece:	f000 b8a7 	b.w	800b020 <__retarget_lock_acquire_recursive>
 800aed2:	bf00      	nop
 800aed4:	20000502 	.word	0x20000502

0800aed8 <__sinit_lock_release>:
 800aed8:	4801      	ldr	r0, [pc, #4]	; (800aee0 <__sinit_lock_release+0x8>)
 800aeda:	f000 b8a2 	b.w	800b022 <__retarget_lock_release_recursive>
 800aede:	bf00      	nop
 800aee0:	20000502 	.word	0x20000502

0800aee4 <__sinit>:
 800aee4:	b510      	push	{r4, lr}
 800aee6:	4604      	mov	r4, r0
 800aee8:	f7ff fff0 	bl	800aecc <__sinit_lock_acquire>
 800aeec:	69a3      	ldr	r3, [r4, #24]
 800aeee:	b11b      	cbz	r3, 800aef8 <__sinit+0x14>
 800aef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aef4:	f7ff bff0 	b.w	800aed8 <__sinit_lock_release>
 800aef8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aefc:	6523      	str	r3, [r4, #80]	; 0x50
 800aefe:	4b13      	ldr	r3, [pc, #76]	; (800af4c <__sinit+0x68>)
 800af00:	4a13      	ldr	r2, [pc, #76]	; (800af50 <__sinit+0x6c>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	62a2      	str	r2, [r4, #40]	; 0x28
 800af06:	42a3      	cmp	r3, r4
 800af08:	bf04      	itt	eq
 800af0a:	2301      	moveq	r3, #1
 800af0c:	61a3      	streq	r3, [r4, #24]
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 f820 	bl	800af54 <__sfp>
 800af14:	6060      	str	r0, [r4, #4]
 800af16:	4620      	mov	r0, r4
 800af18:	f000 f81c 	bl	800af54 <__sfp>
 800af1c:	60a0      	str	r0, [r4, #8]
 800af1e:	4620      	mov	r0, r4
 800af20:	f000 f818 	bl	800af54 <__sfp>
 800af24:	2200      	movs	r2, #0
 800af26:	60e0      	str	r0, [r4, #12]
 800af28:	2104      	movs	r1, #4
 800af2a:	6860      	ldr	r0, [r4, #4]
 800af2c:	f7ff ff82 	bl	800ae34 <std>
 800af30:	68a0      	ldr	r0, [r4, #8]
 800af32:	2201      	movs	r2, #1
 800af34:	2109      	movs	r1, #9
 800af36:	f7ff ff7d 	bl	800ae34 <std>
 800af3a:	68e0      	ldr	r0, [r4, #12]
 800af3c:	2202      	movs	r2, #2
 800af3e:	2112      	movs	r1, #18
 800af40:	f7ff ff78 	bl	800ae34 <std>
 800af44:	2301      	movs	r3, #1
 800af46:	61a3      	str	r3, [r4, #24]
 800af48:	e7d2      	b.n	800aef0 <__sinit+0xc>
 800af4a:	bf00      	nop
 800af4c:	0800b340 	.word	0x0800b340
 800af50:	0800ae7d 	.word	0x0800ae7d

0800af54 <__sfp>:
 800af54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af56:	4607      	mov	r7, r0
 800af58:	f7ff ffac 	bl	800aeb4 <__sfp_lock_acquire>
 800af5c:	4b1e      	ldr	r3, [pc, #120]	; (800afd8 <__sfp+0x84>)
 800af5e:	681e      	ldr	r6, [r3, #0]
 800af60:	69b3      	ldr	r3, [r6, #24]
 800af62:	b913      	cbnz	r3, 800af6a <__sfp+0x16>
 800af64:	4630      	mov	r0, r6
 800af66:	f7ff ffbd 	bl	800aee4 <__sinit>
 800af6a:	3648      	adds	r6, #72	; 0x48
 800af6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af70:	3b01      	subs	r3, #1
 800af72:	d503      	bpl.n	800af7c <__sfp+0x28>
 800af74:	6833      	ldr	r3, [r6, #0]
 800af76:	b30b      	cbz	r3, 800afbc <__sfp+0x68>
 800af78:	6836      	ldr	r6, [r6, #0]
 800af7a:	e7f7      	b.n	800af6c <__sfp+0x18>
 800af7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af80:	b9d5      	cbnz	r5, 800afb8 <__sfp+0x64>
 800af82:	4b16      	ldr	r3, [pc, #88]	; (800afdc <__sfp+0x88>)
 800af84:	60e3      	str	r3, [r4, #12]
 800af86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af8a:	6665      	str	r5, [r4, #100]	; 0x64
 800af8c:	f000 f847 	bl	800b01e <__retarget_lock_init_recursive>
 800af90:	f7ff ff96 	bl	800aec0 <__sfp_lock_release>
 800af94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af9c:	6025      	str	r5, [r4, #0]
 800af9e:	61a5      	str	r5, [r4, #24]
 800afa0:	2208      	movs	r2, #8
 800afa2:	4629      	mov	r1, r5
 800afa4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800afa8:	f7fb fd20 	bl	80069ec <memset>
 800afac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800afb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800afb4:	4620      	mov	r0, r4
 800afb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afb8:	3468      	adds	r4, #104	; 0x68
 800afba:	e7d9      	b.n	800af70 <__sfp+0x1c>
 800afbc:	2104      	movs	r1, #4
 800afbe:	4638      	mov	r0, r7
 800afc0:	f7ff ff62 	bl	800ae88 <__sfmoreglue>
 800afc4:	4604      	mov	r4, r0
 800afc6:	6030      	str	r0, [r6, #0]
 800afc8:	2800      	cmp	r0, #0
 800afca:	d1d5      	bne.n	800af78 <__sfp+0x24>
 800afcc:	f7ff ff78 	bl	800aec0 <__sfp_lock_release>
 800afd0:	230c      	movs	r3, #12
 800afd2:	603b      	str	r3, [r7, #0]
 800afd4:	e7ee      	b.n	800afb4 <__sfp+0x60>
 800afd6:	bf00      	nop
 800afd8:	0800b340 	.word	0x0800b340
 800afdc:	ffff0001 	.word	0xffff0001

0800afe0 <_fwalk_reent>:
 800afe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afe4:	4606      	mov	r6, r0
 800afe6:	4688      	mov	r8, r1
 800afe8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800afec:	2700      	movs	r7, #0
 800afee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aff2:	f1b9 0901 	subs.w	r9, r9, #1
 800aff6:	d505      	bpl.n	800b004 <_fwalk_reent+0x24>
 800aff8:	6824      	ldr	r4, [r4, #0]
 800affa:	2c00      	cmp	r4, #0
 800affc:	d1f7      	bne.n	800afee <_fwalk_reent+0xe>
 800affe:	4638      	mov	r0, r7
 800b000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b004:	89ab      	ldrh	r3, [r5, #12]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d907      	bls.n	800b01a <_fwalk_reent+0x3a>
 800b00a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b00e:	3301      	adds	r3, #1
 800b010:	d003      	beq.n	800b01a <_fwalk_reent+0x3a>
 800b012:	4629      	mov	r1, r5
 800b014:	4630      	mov	r0, r6
 800b016:	47c0      	blx	r8
 800b018:	4307      	orrs	r7, r0
 800b01a:	3568      	adds	r5, #104	; 0x68
 800b01c:	e7e9      	b.n	800aff2 <_fwalk_reent+0x12>

0800b01e <__retarget_lock_init_recursive>:
 800b01e:	4770      	bx	lr

0800b020 <__retarget_lock_acquire_recursive>:
 800b020:	4770      	bx	lr

0800b022 <__retarget_lock_release_recursive>:
 800b022:	4770      	bx	lr

0800b024 <__swhatbuf_r>:
 800b024:	b570      	push	{r4, r5, r6, lr}
 800b026:	460e      	mov	r6, r1
 800b028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b02c:	2900      	cmp	r1, #0
 800b02e:	b096      	sub	sp, #88	; 0x58
 800b030:	4614      	mov	r4, r2
 800b032:	461d      	mov	r5, r3
 800b034:	da08      	bge.n	800b048 <__swhatbuf_r+0x24>
 800b036:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	602a      	str	r2, [r5, #0]
 800b03e:	061a      	lsls	r2, r3, #24
 800b040:	d410      	bmi.n	800b064 <__swhatbuf_r+0x40>
 800b042:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b046:	e00e      	b.n	800b066 <__swhatbuf_r+0x42>
 800b048:	466a      	mov	r2, sp
 800b04a:	f000 f903 	bl	800b254 <_fstat_r>
 800b04e:	2800      	cmp	r0, #0
 800b050:	dbf1      	blt.n	800b036 <__swhatbuf_r+0x12>
 800b052:	9a01      	ldr	r2, [sp, #4]
 800b054:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b058:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b05c:	425a      	negs	r2, r3
 800b05e:	415a      	adcs	r2, r3
 800b060:	602a      	str	r2, [r5, #0]
 800b062:	e7ee      	b.n	800b042 <__swhatbuf_r+0x1e>
 800b064:	2340      	movs	r3, #64	; 0x40
 800b066:	2000      	movs	r0, #0
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	b016      	add	sp, #88	; 0x58
 800b06c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b070 <__smakebuf_r>:
 800b070:	898b      	ldrh	r3, [r1, #12]
 800b072:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b074:	079d      	lsls	r5, r3, #30
 800b076:	4606      	mov	r6, r0
 800b078:	460c      	mov	r4, r1
 800b07a:	d507      	bpl.n	800b08c <__smakebuf_r+0x1c>
 800b07c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b080:	6023      	str	r3, [r4, #0]
 800b082:	6123      	str	r3, [r4, #16]
 800b084:	2301      	movs	r3, #1
 800b086:	6163      	str	r3, [r4, #20]
 800b088:	b002      	add	sp, #8
 800b08a:	bd70      	pop	{r4, r5, r6, pc}
 800b08c:	ab01      	add	r3, sp, #4
 800b08e:	466a      	mov	r2, sp
 800b090:	f7ff ffc8 	bl	800b024 <__swhatbuf_r>
 800b094:	9900      	ldr	r1, [sp, #0]
 800b096:	4605      	mov	r5, r0
 800b098:	4630      	mov	r0, r6
 800b09a:	f7ff f957 	bl	800a34c <_malloc_r>
 800b09e:	b948      	cbnz	r0, 800b0b4 <__smakebuf_r+0x44>
 800b0a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0a4:	059a      	lsls	r2, r3, #22
 800b0a6:	d4ef      	bmi.n	800b088 <__smakebuf_r+0x18>
 800b0a8:	f023 0303 	bic.w	r3, r3, #3
 800b0ac:	f043 0302 	orr.w	r3, r3, #2
 800b0b0:	81a3      	strh	r3, [r4, #12]
 800b0b2:	e7e3      	b.n	800b07c <__smakebuf_r+0xc>
 800b0b4:	4b0d      	ldr	r3, [pc, #52]	; (800b0ec <__smakebuf_r+0x7c>)
 800b0b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b0b8:	89a3      	ldrh	r3, [r4, #12]
 800b0ba:	6020      	str	r0, [r4, #0]
 800b0bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0c0:	81a3      	strh	r3, [r4, #12]
 800b0c2:	9b00      	ldr	r3, [sp, #0]
 800b0c4:	6163      	str	r3, [r4, #20]
 800b0c6:	9b01      	ldr	r3, [sp, #4]
 800b0c8:	6120      	str	r0, [r4, #16]
 800b0ca:	b15b      	cbz	r3, 800b0e4 <__smakebuf_r+0x74>
 800b0cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0d0:	4630      	mov	r0, r6
 800b0d2:	f000 f8d1 	bl	800b278 <_isatty_r>
 800b0d6:	b128      	cbz	r0, 800b0e4 <__smakebuf_r+0x74>
 800b0d8:	89a3      	ldrh	r3, [r4, #12]
 800b0da:	f023 0303 	bic.w	r3, r3, #3
 800b0de:	f043 0301 	orr.w	r3, r3, #1
 800b0e2:	81a3      	strh	r3, [r4, #12]
 800b0e4:	89a0      	ldrh	r0, [r4, #12]
 800b0e6:	4305      	orrs	r5, r0
 800b0e8:	81a5      	strh	r5, [r4, #12]
 800b0ea:	e7cd      	b.n	800b088 <__smakebuf_r+0x18>
 800b0ec:	0800ae7d 	.word	0x0800ae7d

0800b0f0 <_malloc_usable_size_r>:
 800b0f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0f4:	1f18      	subs	r0, r3, #4
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	bfbc      	itt	lt
 800b0fa:	580b      	ldrlt	r3, [r1, r0]
 800b0fc:	18c0      	addlt	r0, r0, r3
 800b0fe:	4770      	bx	lr

0800b100 <_raise_r>:
 800b100:	291f      	cmp	r1, #31
 800b102:	b538      	push	{r3, r4, r5, lr}
 800b104:	4604      	mov	r4, r0
 800b106:	460d      	mov	r5, r1
 800b108:	d904      	bls.n	800b114 <_raise_r+0x14>
 800b10a:	2316      	movs	r3, #22
 800b10c:	6003      	str	r3, [r0, #0]
 800b10e:	f04f 30ff 	mov.w	r0, #4294967295
 800b112:	bd38      	pop	{r3, r4, r5, pc}
 800b114:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b116:	b112      	cbz	r2, 800b11e <_raise_r+0x1e>
 800b118:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b11c:	b94b      	cbnz	r3, 800b132 <_raise_r+0x32>
 800b11e:	4620      	mov	r0, r4
 800b120:	f000 f830 	bl	800b184 <_getpid_r>
 800b124:	462a      	mov	r2, r5
 800b126:	4601      	mov	r1, r0
 800b128:	4620      	mov	r0, r4
 800b12a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b12e:	f000 b817 	b.w	800b160 <_kill_r>
 800b132:	2b01      	cmp	r3, #1
 800b134:	d00a      	beq.n	800b14c <_raise_r+0x4c>
 800b136:	1c59      	adds	r1, r3, #1
 800b138:	d103      	bne.n	800b142 <_raise_r+0x42>
 800b13a:	2316      	movs	r3, #22
 800b13c:	6003      	str	r3, [r0, #0]
 800b13e:	2001      	movs	r0, #1
 800b140:	e7e7      	b.n	800b112 <_raise_r+0x12>
 800b142:	2400      	movs	r4, #0
 800b144:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b148:	4628      	mov	r0, r5
 800b14a:	4798      	blx	r3
 800b14c:	2000      	movs	r0, #0
 800b14e:	e7e0      	b.n	800b112 <_raise_r+0x12>

0800b150 <raise>:
 800b150:	4b02      	ldr	r3, [pc, #8]	; (800b15c <raise+0xc>)
 800b152:	4601      	mov	r1, r0
 800b154:	6818      	ldr	r0, [r3, #0]
 800b156:	f7ff bfd3 	b.w	800b100 <_raise_r>
 800b15a:	bf00      	nop
 800b15c:	2000000c 	.word	0x2000000c

0800b160 <_kill_r>:
 800b160:	b538      	push	{r3, r4, r5, lr}
 800b162:	4d07      	ldr	r5, [pc, #28]	; (800b180 <_kill_r+0x20>)
 800b164:	2300      	movs	r3, #0
 800b166:	4604      	mov	r4, r0
 800b168:	4608      	mov	r0, r1
 800b16a:	4611      	mov	r1, r2
 800b16c:	602b      	str	r3, [r5, #0]
 800b16e:	f7f6 fc9f 	bl	8001ab0 <_kill>
 800b172:	1c43      	adds	r3, r0, #1
 800b174:	d102      	bne.n	800b17c <_kill_r+0x1c>
 800b176:	682b      	ldr	r3, [r5, #0]
 800b178:	b103      	cbz	r3, 800b17c <_kill_r+0x1c>
 800b17a:	6023      	str	r3, [r4, #0]
 800b17c:	bd38      	pop	{r3, r4, r5, pc}
 800b17e:	bf00      	nop
 800b180:	200004fc 	.word	0x200004fc

0800b184 <_getpid_r>:
 800b184:	f7f6 bc8c 	b.w	8001aa0 <_getpid>

0800b188 <__sread>:
 800b188:	b510      	push	{r4, lr}
 800b18a:	460c      	mov	r4, r1
 800b18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b190:	f000 f894 	bl	800b2bc <_read_r>
 800b194:	2800      	cmp	r0, #0
 800b196:	bfab      	itete	ge
 800b198:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b19a:	89a3      	ldrhlt	r3, [r4, #12]
 800b19c:	181b      	addge	r3, r3, r0
 800b19e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b1a2:	bfac      	ite	ge
 800b1a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b1a6:	81a3      	strhlt	r3, [r4, #12]
 800b1a8:	bd10      	pop	{r4, pc}

0800b1aa <__swrite>:
 800b1aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ae:	461f      	mov	r7, r3
 800b1b0:	898b      	ldrh	r3, [r1, #12]
 800b1b2:	05db      	lsls	r3, r3, #23
 800b1b4:	4605      	mov	r5, r0
 800b1b6:	460c      	mov	r4, r1
 800b1b8:	4616      	mov	r6, r2
 800b1ba:	d505      	bpl.n	800b1c8 <__swrite+0x1e>
 800b1bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1c0:	2302      	movs	r3, #2
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f000 f868 	bl	800b298 <_lseek_r>
 800b1c8:	89a3      	ldrh	r3, [r4, #12]
 800b1ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1d2:	81a3      	strh	r3, [r4, #12]
 800b1d4:	4632      	mov	r2, r6
 800b1d6:	463b      	mov	r3, r7
 800b1d8:	4628      	mov	r0, r5
 800b1da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1de:	f000 b817 	b.w	800b210 <_write_r>

0800b1e2 <__sseek>:
 800b1e2:	b510      	push	{r4, lr}
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ea:	f000 f855 	bl	800b298 <_lseek_r>
 800b1ee:	1c43      	adds	r3, r0, #1
 800b1f0:	89a3      	ldrh	r3, [r4, #12]
 800b1f2:	bf15      	itete	ne
 800b1f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b1f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b1fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b1fe:	81a3      	strheq	r3, [r4, #12]
 800b200:	bf18      	it	ne
 800b202:	81a3      	strhne	r3, [r4, #12]
 800b204:	bd10      	pop	{r4, pc}

0800b206 <__sclose>:
 800b206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b20a:	f000 b813 	b.w	800b234 <_close_r>
	...

0800b210 <_write_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	4d07      	ldr	r5, [pc, #28]	; (800b230 <_write_r+0x20>)
 800b214:	4604      	mov	r4, r0
 800b216:	4608      	mov	r0, r1
 800b218:	4611      	mov	r1, r2
 800b21a:	2200      	movs	r2, #0
 800b21c:	602a      	str	r2, [r5, #0]
 800b21e:	461a      	mov	r2, r3
 800b220:	f7f5 feea 	bl	8000ff8 <_write>
 800b224:	1c43      	adds	r3, r0, #1
 800b226:	d102      	bne.n	800b22e <_write_r+0x1e>
 800b228:	682b      	ldr	r3, [r5, #0]
 800b22a:	b103      	cbz	r3, 800b22e <_write_r+0x1e>
 800b22c:	6023      	str	r3, [r4, #0]
 800b22e:	bd38      	pop	{r3, r4, r5, pc}
 800b230:	200004fc 	.word	0x200004fc

0800b234 <_close_r>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	4d06      	ldr	r5, [pc, #24]	; (800b250 <_close_r+0x1c>)
 800b238:	2300      	movs	r3, #0
 800b23a:	4604      	mov	r4, r0
 800b23c:	4608      	mov	r0, r1
 800b23e:	602b      	str	r3, [r5, #0]
 800b240:	f7f6 fc6d 	bl	8001b1e <_close>
 800b244:	1c43      	adds	r3, r0, #1
 800b246:	d102      	bne.n	800b24e <_close_r+0x1a>
 800b248:	682b      	ldr	r3, [r5, #0]
 800b24a:	b103      	cbz	r3, 800b24e <_close_r+0x1a>
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
 800b250:	200004fc 	.word	0x200004fc

0800b254 <_fstat_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	4d07      	ldr	r5, [pc, #28]	; (800b274 <_fstat_r+0x20>)
 800b258:	2300      	movs	r3, #0
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	4611      	mov	r1, r2
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	f7f6 fc68 	bl	8001b36 <_fstat>
 800b266:	1c43      	adds	r3, r0, #1
 800b268:	d102      	bne.n	800b270 <_fstat_r+0x1c>
 800b26a:	682b      	ldr	r3, [r5, #0]
 800b26c:	b103      	cbz	r3, 800b270 <_fstat_r+0x1c>
 800b26e:	6023      	str	r3, [r4, #0]
 800b270:	bd38      	pop	{r3, r4, r5, pc}
 800b272:	bf00      	nop
 800b274:	200004fc 	.word	0x200004fc

0800b278 <_isatty_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	4d06      	ldr	r5, [pc, #24]	; (800b294 <_isatty_r+0x1c>)
 800b27c:	2300      	movs	r3, #0
 800b27e:	4604      	mov	r4, r0
 800b280:	4608      	mov	r0, r1
 800b282:	602b      	str	r3, [r5, #0]
 800b284:	f7f6 fc67 	bl	8001b56 <_isatty>
 800b288:	1c43      	adds	r3, r0, #1
 800b28a:	d102      	bne.n	800b292 <_isatty_r+0x1a>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	b103      	cbz	r3, 800b292 <_isatty_r+0x1a>
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	200004fc 	.word	0x200004fc

0800b298 <_lseek_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4d07      	ldr	r5, [pc, #28]	; (800b2b8 <_lseek_r+0x20>)
 800b29c:	4604      	mov	r4, r0
 800b29e:	4608      	mov	r0, r1
 800b2a0:	4611      	mov	r1, r2
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	602a      	str	r2, [r5, #0]
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	f7f6 fc60 	bl	8001b6c <_lseek>
 800b2ac:	1c43      	adds	r3, r0, #1
 800b2ae:	d102      	bne.n	800b2b6 <_lseek_r+0x1e>
 800b2b0:	682b      	ldr	r3, [r5, #0]
 800b2b2:	b103      	cbz	r3, 800b2b6 <_lseek_r+0x1e>
 800b2b4:	6023      	str	r3, [r4, #0]
 800b2b6:	bd38      	pop	{r3, r4, r5, pc}
 800b2b8:	200004fc 	.word	0x200004fc

0800b2bc <_read_r>:
 800b2bc:	b538      	push	{r3, r4, r5, lr}
 800b2be:	4d07      	ldr	r5, [pc, #28]	; (800b2dc <_read_r+0x20>)
 800b2c0:	4604      	mov	r4, r0
 800b2c2:	4608      	mov	r0, r1
 800b2c4:	4611      	mov	r1, r2
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	602a      	str	r2, [r5, #0]
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	f7f6 fc0a 	bl	8001ae4 <_read>
 800b2d0:	1c43      	adds	r3, r0, #1
 800b2d2:	d102      	bne.n	800b2da <_read_r+0x1e>
 800b2d4:	682b      	ldr	r3, [r5, #0]
 800b2d6:	b103      	cbz	r3, 800b2da <_read_r+0x1e>
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	bd38      	pop	{r3, r4, r5, pc}
 800b2dc:	200004fc 	.word	0x200004fc

0800b2e0 <_init>:
 800b2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e2:	bf00      	nop
 800b2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2e6:	bc08      	pop	{r3}
 800b2e8:	469e      	mov	lr, r3
 800b2ea:	4770      	bx	lr

0800b2ec <_fini>:
 800b2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ee:	bf00      	nop
 800b2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2f2:	bc08      	pop	{r3}
 800b2f4:	469e      	mov	lr, r3
 800b2f6:	4770      	bx	lr
