module mux4(input [1:0]sel,
            input i3,
                  i2,
                  i1,
                  i0,
            output reg y);

    always@(*) begin
            case(sel)
                    2'h0:y=i0;
                    2'h1:y=i1;
                    2'h2:y=i2;
                    2'h3:y=i3;
                    default: $display("Invalid sel input");
            endcase
    end
endmodule
