
---------- Begin Simulation Statistics ----------
final_tick                                   71885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694832                       # Number of bytes of host memory used
host_op_rate                                   218227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.36                       # Real time elapsed on the host
host_tick_rate                              197666701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       40586                       # Number of instructions simulated
sim_ops                                         79360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    71885500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16937                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2230                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15953                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4318                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           16937                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12619                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19215                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1923                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     55501                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    34889                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2355                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9185                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3920                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           50201                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                40586                       # Number of instructions committed
system.cpu.commit.committedOps                  79360                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        74414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.066466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.132147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        52254     70.22%     70.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5771      7.76%     77.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3692      4.96%     82.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4335      5.83%     88.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2189      2.94%     91.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          998      1.34%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          691      0.93%     93.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          564      0.76%     94.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3920      5.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        74414                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3620                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.int_insts                     76659                       # Number of committed integer instructions.
system.cpu.commit.loads                          8188                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          303      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            63376     79.86%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              98      0.12%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               91      0.11%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             71      0.09%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.47%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             362      0.46%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             330      0.42%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            638      0.80%     82.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.23%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp           14      0.02%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           35      0.04%     83.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            7      0.01%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7851      9.89%     92.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4671      5.89%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          337      0.42%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          616      0.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             79360                       # Class of committed instruction
system.cpu.commit.refs                          13475                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       40586                       # Number of Instructions Simulated
system.cpu.committedOps                         79360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.542404                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.542404                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 21070                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 152558                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    36919                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     20089                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2381                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2120                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       12116                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6709                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.fetch.Branches                       19215                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10072                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         38171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1096                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          83840                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           842                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4762                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.133649                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              40805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5584                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.583146                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              82579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.969387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.231598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    57588     69.74%     69.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1300      1.57%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      917      1.11%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1362      1.65%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1948      2.36%     76.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1215      1.47%     77.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1346      1.63%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1757      2.13%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    15146     18.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                82579                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3070                       # number of floating regfile writes
system.cpu.idleCycles                           61193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3073                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11760                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.763368                       # Inst execution rate
system.cpu.iew.exec_refs                        18806                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6695                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 14478                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                105                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               163                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8473                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              129556                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12111                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4840                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                109751                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1393                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1443                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              825                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6290                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3186                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2843                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            230                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    121334                       # num instructions consuming a value
system.cpu.iew.wb_count                        107489                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631101                       # average fanout of values written-back
system.cpu.iew.wb_producers                     76574                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.747635                       # insts written-back per cycle
system.cpu.iew.wb_sent                         108430                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   146524                       # number of integer regfile reads
system.cpu.int_regfile_writes                   85956                       # number of integer regfile writes
system.cpu.ipc                               0.282294                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.282294                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1026      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 90793     79.23%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  102      0.09%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    98      0.09%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 184      0.16%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.33%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  537      0.47%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  332      0.29%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 639      0.56%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.16%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp              14      0.01%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              35      0.03%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.01%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12406     10.83%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6458      5.64%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             715      0.62%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            679      0.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 114591                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4472                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                8846                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3936                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6030                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2370                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020682                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2132     89.96%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     31      1.31%     91.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.04%     91.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.38%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     86      3.63%     95.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    45      1.90%     97.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      1.10%     98.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      1.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 111463                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             305775                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       103553                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            173754                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     129341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    114591                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               490                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        68305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         82579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.387653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.254633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               52952     64.12%     64.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5342      6.47%     70.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4807      5.82%     76.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3573      4.33%     80.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3985      4.83%     85.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3830      4.64%     90.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4100      4.96%     95.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2694      3.26%     98.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1296      1.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           82579                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.797033                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10221                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           209                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              155                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                14478                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8473                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   45363                       # number of misc regfile reads
system.cpu.numCycles                           143772                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10427                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 92916                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1151                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    38232                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    62                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                357982                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 144927                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              166046                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20713                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7259                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2381                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8730                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    73130                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              8594                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           205028                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2096                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 58                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5050                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       200055                       # The number of ROB reads
system.cpu.rob.rob_writes                      267450                       # The number of ROB writes
system.cpu.timesIdled                             714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                993                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        71424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        71424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1116                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1116    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1116                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1427500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5926250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       141888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 163328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             191                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085221                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1696     91.48%     91.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    158      8.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2193000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            475500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2019000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::total                      546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 514                       # number of overall hits
system.l2.overall_hits::.cpu.data                  32                       # number of overall hits
system.l2.overall_hits::total                     546                       # number of overall hits
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1117                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data               285                       # number of overall misses
system.l2.overall_misses::total                  1117                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88428500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64862000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23566500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88428500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.618128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.899054                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.671678                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.618128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.899054                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.671678                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77959.134615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82689.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79166.069830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77959.134615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82689.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79166.069830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77268500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77268500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.618128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.899054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.618128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.899054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.671678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67971.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72689.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69175.022381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67971.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72689.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69175.022381                       # average overall mshr miss latency
system.l2.replacements                            190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               18                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          870                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              870                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          870                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          870                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.938931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77378.048780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77378.048780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.938931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67378.048780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67378.048780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64862000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64862000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.618128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.618128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77959.134615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77959.134615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.618128                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.618128                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67971.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67971.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.870968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86722.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86722.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12429000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12429000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.870968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76722.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76722.222222                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   618.780621                       # Cycle average of tags in use
system.l2.tags.total_refs                        2593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.258711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.555891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       438.829650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       169.395080                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.428545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.165425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.604278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21972                       # Number of tag accesses
system.l2.tags.data_accesses                    21972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1116                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         739843223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         253736845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             993580068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    739843223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        739843223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        739843223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        253736845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            993580068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10434250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31359250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9349.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28099.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.401709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.964311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.468842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           75     32.05%     32.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     28.63%     60.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      9.83%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      5.98%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      6.41%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.99%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      4.27%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.56%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      7.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  71424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       993.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    993.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      71789500                       # Total gap between requests
system.mem_ctrls.avgGap                      64327.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 739843222.903088927269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 253736845.399976342916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22370250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8989000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26919.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31540.35                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               436425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3434340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         30024750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2320320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           42611535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.769543                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5792000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     63753500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4533900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         30763470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1698240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           43835775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.799960                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4164500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     65381000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        71885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8410                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8410                       # number of overall hits
system.cpu.icache.overall_hits::total            8410                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1661                       # number of overall misses
system.cpu.icache.overall_misses::total          1661                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89833498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89833498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89833498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89833498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.164929                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.164929                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.164929                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.164929                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54083.984347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54083.984347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54083.984347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54083.984347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          790                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          872                       # number of writebacks
system.cpu.icache.writebacks::total               872                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          314                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          314                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          314                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72391498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72391498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72391498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72391498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133750                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133750                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53742.760208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53742.760208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53742.760208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53742.760208                       # average overall mshr miss latency
system.cpu.icache.replacements                    872                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8410                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1661                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89833498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89833498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.164929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.164929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54083.984347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54083.984347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72391498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72391498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53742.760208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53742.760208                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.270794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9756                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.248143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.270794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21488                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21488                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15999                       # number of overall hits
system.cpu.dcache.overall_hits::total           15999                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            511                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          511                       # number of overall misses
system.cpu.dcache.overall_misses::total           511                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38744999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38744999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38744999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38744999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        16510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        16510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75821.915851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75821.915851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75821.915851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75821.915851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          589                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24384500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24384500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019200                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019200                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019200                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019200                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76922.712934                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76922.712934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76922.712934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76922.712934                       # average overall mshr miss latency
system.cpu.dcache.replacements                     70                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76259.946950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76259.946950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78422.043011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78422.043011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9994999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9994999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74589.544776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74589.544776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9798000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74793.893130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74793.893130                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     71885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           179.285253                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.470032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   179.285253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.350167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.350167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             33337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            33337                       # Number of data accesses

---------- End Simulation Statistics   ----------
