vsim -gui work.core_tb
# vsim -gui work.core_tb 
# Start time: 21:37:30 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft09xts1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft09xts1
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 12:58:58 on Apr 10,2024, Elapsed time: 63:21:28
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 12:58:59 on Apr 10,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfttt79c7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttt79c7
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
restart -f
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
vsim -gui work.single_port_sync_ram_tb
# End time: 20:21:13 on Apr 10,2024, Elapsed time: 7:22:14
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 20:21:13 on Apr 10,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
# Compile of single_port_sync_ram_tb.sv was successful.
# Compile of single_port_sync_ram.sv failed with 1 errors.
# Compile of conflict_table.sv failed with 1 errors.
# Compile of conflict_table.sv was successful.
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 20:25:43 on Apr 10,2024, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 20:25:43 on Apr 10,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftra7wth".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftra7wth
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(80)
#    Time: 105 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 80
vsim -gui work.core_tb
# End time: 20:36:59 on Apr 10,2024, Elapsed time: 0:11:16
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 20:36:59 on Apr 10,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
# ** Warning: (vsim-3017) C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/core.sv(111): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/dut/RAM File: C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/single_port_sync_ram.sv
# ** Warning: (vsim-3722) C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/core.sv(111): [TFMPC] - Missing connection for port 'map_out'.
# Compile of core.sv was successful.
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.core_tb
# End time: 20:37:30 on Apr 10,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 20:37:30 on Apr 10,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfte0c67m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte0c67m
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv failed with 1 errors.
# Compile of core.sv failed with 1 errors.
# Compile of conflict_table.sv was successful.
# Compile of single_port_sync_ram.sv failed with 1 errors.
# Compile of single_port_sync_ram.sv was successful.
# Compile of core.sv failed with 1 errors.
# Compile of core.sv failed with 8 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 21:14:31 on Apr 10,2024, Elapsed time: 0:37:01
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 21:14:31 on Apr 10,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftegw9dj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftegw9dj
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.core_tb
# End time: 00:22:20 on Apr 11,2024, Elapsed time: 3:07:49
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 00:22:20 on Apr 11,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftx3i0b0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx3i0b0
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv was successful.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 00:33:41 on Apr 11,2024, Elapsed time: 0:11:21
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 00:33:41 on Apr 11,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftv58sym".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv58sym
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# End time: 01:00:49 on Apr 11,2024, Elapsed time: 0:27:08
# Errors: 0, Warnings: 2
