// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        res_stream_V_data_4_V_din,
        res_stream_V_data_4_V_full_n,
        res_stream_V_data_4_V_write,
        res_stream_V_data_5_V_din,
        res_stream_V_data_5_V_full_n,
        res_stream_V_data_5_V_write,
        res_stream_V_data_6_V_din,
        res_stream_V_data_6_V_full_n,
        res_stream_V_data_6_V_write,
        res_stream_V_data_7_V_din,
        res_stream_V_data_7_V_full_n,
        res_stream_V_data_7_V_write,
        ap_ce,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        in_elem_data_4_V_read,
        in_elem_data_5_V_read,
        in_elem_data_6_V_read,
        in_elem_data_7_V_read,
        res_stream_V_data_0_V_blk_n,
        res_stream_V_data_1_V_blk_n,
        res_stream_V_data_2_V_blk_n,
        res_stream_V_data_3_V_blk_n,
        res_stream_V_data_4_V_blk_n,
        res_stream_V_data_5_V_blk_n,
        res_stream_V_data_6_V_blk_n,
        res_stream_V_data_7_V_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [7:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [7:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [7:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
output  [7:0] res_stream_V_data_4_V_din;
input   res_stream_V_data_4_V_full_n;
output   res_stream_V_data_4_V_write;
output  [7:0] res_stream_V_data_5_V_din;
input   res_stream_V_data_5_V_full_n;
output   res_stream_V_data_5_V_write;
output  [7:0] res_stream_V_data_6_V_din;
input   res_stream_V_data_6_V_full_n;
output   res_stream_V_data_6_V_write;
output  [7:0] res_stream_V_data_7_V_din;
input   res_stream_V_data_7_V_full_n;
output   res_stream_V_data_7_V_write;
input   ap_ce;
input  [7:0] in_elem_data_0_V_read;
input  [7:0] in_elem_data_1_V_read;
input  [7:0] in_elem_data_2_V_read;
input  [7:0] in_elem_data_3_V_read;
input  [7:0] in_elem_data_4_V_read;
input  [7:0] in_elem_data_5_V_read;
input  [7:0] in_elem_data_6_V_read;
input  [7:0] in_elem_data_7_V_read;
output   res_stream_V_data_0_V_blk_n;
output   res_stream_V_data_1_V_blk_n;
output   res_stream_V_data_2_V_blk_n;
output   res_stream_V_data_3_V_blk_n;
output   res_stream_V_data_4_V_blk_n;
output   res_stream_V_data_5_V_blk_n;
output   res_stream_V_data_6_V_blk_n;
output   res_stream_V_data_7_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_4_V_write;
reg res_stream_V_data_5_V_write;
reg res_stream_V_data_6_V_write;
reg res_stream_V_data_7_V_write;
reg res_stream_V_data_0_V_blk_n;
reg res_stream_V_data_1_V_blk_n;
reg res_stream_V_data_2_V_blk_n;
reg res_stream_V_data_3_V_blk_n;
reg res_stream_V_data_4_V_blk_n;
reg res_stream_V_data_5_V_blk_n;
reg res_stream_V_data_6_V_blk_n;
reg res_stream_V_data_7_V_blk_n;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    io_acc_block_signal_op302;
reg   [0:0] and_ln289_2_reg_1937;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter36_reg;
reg    ap_block_state38_pp0_stage0_iter37;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] kernel_data_V_7_8;
reg   [7:0] kernel_data_V_7_9;
reg   [7:0] kernel_data_V_7_10;
reg   [7:0] kernel_data_V_7_11;
reg   [7:0] kernel_data_V_7_12;
reg   [7:0] kernel_data_V_7_13;
reg   [7:0] kernel_data_V_7_14;
reg   [7:0] kernel_data_V_7_15;
reg   [7:0] kernel_data_V_7_16;
reg   [7:0] kernel_data_V_7_17;
reg   [7:0] kernel_data_V_7_18;
reg   [7:0] kernel_data_V_7_19;
reg   [7:0] kernel_data_V_7_20;
reg   [7:0] kernel_data_V_7_21;
reg   [7:0] kernel_data_V_7_22;
reg   [7:0] kernel_data_V_7_23;
reg   [7:0] kernel_data_V_7_32;
reg   [7:0] kernel_data_V_7_33;
reg   [7:0] kernel_data_V_7_34;
reg   [7:0] kernel_data_V_7_35;
reg   [7:0] kernel_data_V_7_36;
reg   [7:0] kernel_data_V_7_37;
reg   [7:0] kernel_data_V_7_38;
reg   [7:0] kernel_data_V_7_39;
reg   [7:0] kernel_data_V_7_40;
reg   [7:0] kernel_data_V_7_41;
reg   [7:0] kernel_data_V_7_42;
reg   [7:0] kernel_data_V_7_43;
reg   [7:0] kernel_data_V_7_44;
reg   [7:0] kernel_data_V_7_45;
reg   [7:0] kernel_data_V_7_46;
reg   [7:0] kernel_data_V_7_47;
reg   [7:0] kernel_data_V_7_56;
reg   [7:0] kernel_data_V_7_57;
reg   [7:0] kernel_data_V_7_58;
reg   [7:0] kernel_data_V_7_59;
reg   [7:0] kernel_data_V_7_60;
reg   [7:0] kernel_data_V_7_61;
reg   [7:0] kernel_data_V_7_62;
reg   [7:0] kernel_data_V_7_63;
reg   [7:0] kernel_data_V_7_64;
reg   [7:0] kernel_data_V_7_65;
reg   [7:0] kernel_data_V_7_66;
reg   [7:0] kernel_data_V_7_67;
reg   [7:0] kernel_data_V_7_68;
reg   [7:0] kernel_data_V_7_69;
reg   [7:0] kernel_data_V_7_70;
reg   [7:0] kernel_data_V_7_71;
reg   [31:0] sX;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [7:0] kernel_data_V_7_55_ret_reg_1577;
reg   [7:0] kernel_data_V_7_54_ret_reg_1582;
reg   [7:0] kernel_data_V_7_53_ret_reg_1587;
reg   [7:0] kernel_data_V_7_52_ret_reg_1592;
reg   [7:0] kernel_data_V_7_51_ret_reg_1597;
reg   [7:0] kernel_data_V_7_50_ret_reg_1602;
reg   [7:0] kernel_data_V_7_49_ret_reg_1607;
reg   [7:0] kernel_data_V_7_48_ret_reg_1612;
reg   [7:0] kernel_data_V_7_31_ret_reg_1617;
reg   [7:0] kernel_data_V_7_30_ret_reg_1622;
reg   [7:0] kernel_data_V_7_29_ret_reg_1627;
reg   [7:0] kernel_data_V_7_28_ret_reg_1632;
reg   [7:0] kernel_data_V_7_27_ret_reg_1637;
reg   [7:0] kernel_data_V_7_26_ret_reg_1642;
reg   [7:0] kernel_data_V_7_25_ret_reg_1647;
reg   [7:0] kernel_data_V_7_24_ret_reg_1652;
reg   [7:0] kernel_data_V_7_7_ret_reg_1657;
reg   [7:0] kernel_data_V_7_6_ret_reg_1662;
reg   [7:0] kernel_data_V_7_5_ret_reg_1667;
reg   [7:0] kernel_data_V_7_4_ret_reg_1672;
reg   [7:0] kernel_data_V_7_3_ret_reg_1677;
reg   [7:0] kernel_data_V_7_2_ret_reg_1682;
reg   [7:0] kernel_data_V_7_1_ret_reg_1687;
reg   [7:0] kernel_data_V_7_0_ret_reg_1692;
reg   [7:0] kernel_data_V_7_8_ret_reg_1697;
reg   [7:0] kernel_data_V_7_9_ret_reg_1702;
reg   [7:0] kernel_data_V_7_10_ret_reg_1707;
reg   [7:0] kernel_data_V_7_11_ret_reg_1712;
reg   [7:0] kernel_data_V_7_12_ret_reg_1717;
reg   [7:0] kernel_data_V_7_13_ret_reg_1722;
reg   [7:0] kernel_data_V_7_14_ret_reg_1727;
reg   [7:0] kernel_data_V_7_15_ret_reg_1732;
reg   [7:0] kernel_data_V_7_16_ret_reg_1737;
reg   [7:0] kernel_data_V_7_17_ret_reg_1742;
reg   [7:0] kernel_data_V_7_18_ret_reg_1747;
reg   [7:0] kernel_data_V_7_19_ret_reg_1752;
reg   [7:0] kernel_data_V_7_20_ret_reg_1757;
reg   [7:0] kernel_data_V_7_21_ret_reg_1762;
reg   [7:0] kernel_data_V_7_22_ret_reg_1767;
reg   [7:0] kernel_data_V_7_23_ret_reg_1772;
reg   [7:0] kernel_data_V_7_32_ret_reg_1777;
reg   [7:0] kernel_data_V_7_33_ret_reg_1782;
reg   [7:0] kernel_data_V_7_34_ret_reg_1787;
reg   [7:0] kernel_data_V_7_35_ret_reg_1792;
reg   [7:0] kernel_data_V_7_36_ret_reg_1797;
reg   [7:0] kernel_data_V_7_37_ret_reg_1802;
reg   [7:0] kernel_data_V_7_38_ret_reg_1807;
reg   [7:0] kernel_data_V_7_39_ret_reg_1812;
reg   [7:0] kernel_data_V_7_40_ret_reg_1817;
reg   [7:0] kernel_data_V_7_41_ret_reg_1822;
reg   [7:0] kernel_data_V_7_42_ret_reg_1827;
reg   [7:0] kernel_data_V_7_43_ret_reg_1832;
reg   [7:0] kernel_data_V_7_44_ret_reg_1837;
reg   [7:0] kernel_data_V_7_45_ret_reg_1842;
reg   [7:0] kernel_data_V_7_46_ret_reg_1847;
reg   [7:0] kernel_data_V_7_47_ret_reg_1852;
reg   [7:0] kernel_data_V_7_56_ret_reg_1857;
reg   [7:0] kernel_data_V_7_57_ret_reg_1862;
reg   [7:0] kernel_data_V_7_58_ret_reg_1867;
reg   [7:0] kernel_data_V_7_59_ret_reg_1872;
reg   [7:0] kernel_data_V_7_60_ret_reg_1877;
reg   [7:0] kernel_data_V_7_61_ret_reg_1882;
reg   [7:0] kernel_data_V_7_62_ret_reg_1887;
reg   [7:0] kernel_data_V_7_63_ret_reg_1892;
reg   [7:0] kernel_data_V_7_64_ret_reg_1897;
reg   [7:0] kernel_data_V_7_65_ret_reg_1902;
reg   [7:0] kernel_data_V_7_66_ret_reg_1907;
reg   [7:0] kernel_data_V_7_67_ret_reg_1912;
reg   [7:0] kernel_data_V_7_68_ret_reg_1917;
reg   [7:0] kernel_data_V_7_69_ret_reg_1922;
reg   [7:0] kernel_data_V_7_70_ret_reg_1927;
reg   [7:0] kernel_data_V_7_71_ret_reg_1932;
wire   [0:0] and_ln289_2_fu_1445_p2;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter2_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter3_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter4_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter5_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter6_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter7_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter8_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter9_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter10_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter11_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter12_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter13_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter14_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter15_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter16_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter17_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter18_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter19_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter20_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter21_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter22_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter23_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter24_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter25_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter26_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter27_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter28_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter29_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter30_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter31_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter32_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter33_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter34_reg;
reg   [0:0] and_ln289_2_reg_1937_pp0_iter35_reg;
wire   [0:0] icmp_ln313_fu_1451_p2;
reg   [0:0] icmp_ln313_reg_1941;
wire   [31:0] select_ln323_fu_1525_p3;
wire   [0:0] icmp_ln317_fu_1501_p2;
reg   [7:0] tmp_data_0_V_reg_1953;
reg   [7:0] tmp_data_1_V_reg_1958;
reg   [7:0] tmp_data_2_V_reg_1963;
reg   [7:0] tmp_data_3_V_reg_1968;
reg   [7:0] tmp_data_4_V_reg_1973;
reg   [7:0] tmp_data_5_V_reg_1978;
reg   [7:0] tmp_data_6_V_reg_1983;
reg   [7:0] tmp_data_7_V_reg_1988;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_0;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_1;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_2;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_3;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_4;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_5;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_6;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_7;
reg    grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call0;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call0;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call0;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call0;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call0;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call0;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call0;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call0;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call0;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call0;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call0;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call0;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call0;
reg    ap_block_state38_pp0_stage0_iter37_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp230;
reg    call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_start;
wire    call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_done;
wire    call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_idle;
wire    call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ready;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_0;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_1;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_2;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_3;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_4;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_5;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_6;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_7;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_8;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_9;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_10;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_11;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_12;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_13;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_14;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_15;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_16;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_17;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_18;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_19;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_20;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_21;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_22;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_23;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_24;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_25;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_26;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_27;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_28;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_29;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_30;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_31;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_32;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_33;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_34;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_35;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_36;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_37;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_38;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_39;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_40;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_41;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_42;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_43;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_44;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_45;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_46;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_47;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_48;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_49;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_50;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_51;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_52;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_53;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_54;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_55;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_56;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_57;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_58;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_59;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_60;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_61;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_62;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_63;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_64;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_65;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_66;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_67;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_68;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_69;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_70;
wire   [7:0] call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_71;
reg    call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call64;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call64;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call64;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call64;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call64;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call64;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call64;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call64;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call64;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call64;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call64;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call64;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call64;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call64;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call64;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call64;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call64;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call64;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call64;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call64;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call64;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call64;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call64;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call64;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call64;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call64;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call64;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call64;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call64;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call64;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call64;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call64;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call64;
reg    ap_block_state38_pp0_stage0_iter37_ignore_call64;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_370;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge_reg_370;
wire   [31:0] select_ln328_fu_1475_p3;
reg   [31:0] ap_sig_allocacmp_sY_load;
wire   [31:0] add_ln321_fu_1507_p2;
wire   [31:0] add_ln326_fu_1457_p2;
reg    ap_block_pp0_stage0_01001;
wire   [30:0] tmp_fu_1397_p4;
wire   [30:0] tmp_4503_fu_1417_p4;
wire   [0:0] icmp_ln289_fu_1377_p2;
wire   [0:0] icmp_ln289_1_fu_1387_p2;
wire   [0:0] icmp_ln289_2_fu_1407_p2;
wire   [0:0] icmp_ln289_3_fu_1427_p2;
wire   [0:0] and_ln289_1_fu_1439_p2;
wire   [0:0] and_ln289_fu_1433_p2;
wire   [31:0] add_ln328_fu_1469_p2;
wire   [31:0] add_ln323_fu_1519_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to36;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3534;
reg    ap_condition_3655;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 kernel_data_V_7_8 = 8'd0;
#0 kernel_data_V_7_9 = 8'd0;
#0 kernel_data_V_7_10 = 8'd0;
#0 kernel_data_V_7_11 = 8'd0;
#0 kernel_data_V_7_12 = 8'd0;
#0 kernel_data_V_7_13 = 8'd0;
#0 kernel_data_V_7_14 = 8'd0;
#0 kernel_data_V_7_15 = 8'd0;
#0 kernel_data_V_7_16 = 8'd0;
#0 kernel_data_V_7_17 = 8'd0;
#0 kernel_data_V_7_18 = 8'd0;
#0 kernel_data_V_7_19 = 8'd0;
#0 kernel_data_V_7_20 = 8'd0;
#0 kernel_data_V_7_21 = 8'd0;
#0 kernel_data_V_7_22 = 8'd0;
#0 kernel_data_V_7_23 = 8'd0;
#0 kernel_data_V_7_32 = 8'd0;
#0 kernel_data_V_7_33 = 8'd0;
#0 kernel_data_V_7_34 = 8'd0;
#0 kernel_data_V_7_35 = 8'd0;
#0 kernel_data_V_7_36 = 8'd0;
#0 kernel_data_V_7_37 = 8'd0;
#0 kernel_data_V_7_38 = 8'd0;
#0 kernel_data_V_7_39 = 8'd0;
#0 kernel_data_V_7_40 = 8'd0;
#0 kernel_data_V_7_41 = 8'd0;
#0 kernel_data_V_7_42 = 8'd0;
#0 kernel_data_V_7_43 = 8'd0;
#0 kernel_data_V_7_44 = 8'd0;
#0 kernel_data_V_7_45 = 8'd0;
#0 kernel_data_V_7_46 = 8'd0;
#0 kernel_data_V_7_47 = 8'd0;
#0 kernel_data_V_7_56 = 8'd0;
#0 kernel_data_V_7_57 = 8'd0;
#0 kernel_data_V_7_58 = 8'd0;
#0 kernel_data_V_7_59 = 8'd0;
#0 kernel_data_V_7_60 = 8'd0;
#0 kernel_data_V_7_61 = 8'd0;
#0 kernel_data_V_7_62 = 8'd0;
#0 kernel_data_V_7_63 = 8'd0;
#0 kernel_data_V_7_64 = 8'd0;
#0 kernel_data_V_7_65 = 8'd0;
#0 kernel_data_V_7_66 = 8'd0;
#0 kernel_data_V_7_67 = 8'd0;
#0 kernel_data_V_7_68 = 8'd0;
#0 kernel_data_V_7_69 = 8'd0;
#0 kernel_data_V_7_70 = 8'd0;
#0 kernel_data_V_7_71 = 8'd0;
#0 sX = 32'd0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
end

dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0 grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(kernel_data_V_7_0_ret_reg_1692),
    .data_1_V_read(kernel_data_V_7_1_ret_reg_1687),
    .data_2_V_read(kernel_data_V_7_2_ret_reg_1682),
    .data_3_V_read(kernel_data_V_7_3_ret_reg_1677),
    .data_4_V_read(kernel_data_V_7_4_ret_reg_1672),
    .data_5_V_read(kernel_data_V_7_5_ret_reg_1667),
    .data_6_V_read(kernel_data_V_7_6_ret_reg_1662),
    .data_7_V_read(kernel_data_V_7_7_ret_reg_1657),
    .data_8_V_read(kernel_data_V_7_8_ret_reg_1697),
    .data_9_V_read(kernel_data_V_7_9_ret_reg_1702),
    .data_10_V_read(kernel_data_V_7_10_ret_reg_1707),
    .data_11_V_read(kernel_data_V_7_11_ret_reg_1712),
    .data_12_V_read(kernel_data_V_7_12_ret_reg_1717),
    .data_13_V_read(kernel_data_V_7_13_ret_reg_1722),
    .data_14_V_read(kernel_data_V_7_14_ret_reg_1727),
    .data_15_V_read(kernel_data_V_7_15_ret_reg_1732),
    .data_16_V_read(kernel_data_V_7_16_ret_reg_1737),
    .data_17_V_read(kernel_data_V_7_17_ret_reg_1742),
    .data_18_V_read(kernel_data_V_7_18_ret_reg_1747),
    .data_19_V_read(kernel_data_V_7_19_ret_reg_1752),
    .data_20_V_read(kernel_data_V_7_20_ret_reg_1757),
    .data_21_V_read(kernel_data_V_7_21_ret_reg_1762),
    .data_22_V_read(kernel_data_V_7_22_ret_reg_1767),
    .data_23_V_read(kernel_data_V_7_23_ret_reg_1772),
    .data_24_V_read(kernel_data_V_7_24_ret_reg_1652),
    .data_25_V_read(kernel_data_V_7_25_ret_reg_1647),
    .data_26_V_read(kernel_data_V_7_26_ret_reg_1642),
    .data_27_V_read(kernel_data_V_7_27_ret_reg_1637),
    .data_28_V_read(kernel_data_V_7_28_ret_reg_1632),
    .data_29_V_read(kernel_data_V_7_29_ret_reg_1627),
    .data_30_V_read(kernel_data_V_7_30_ret_reg_1622),
    .data_31_V_read(kernel_data_V_7_31_ret_reg_1617),
    .data_32_V_read(kernel_data_V_7_32_ret_reg_1777),
    .data_33_V_read(kernel_data_V_7_33_ret_reg_1782),
    .data_34_V_read(kernel_data_V_7_34_ret_reg_1787),
    .data_35_V_read(kernel_data_V_7_35_ret_reg_1792),
    .data_36_V_read(kernel_data_V_7_36_ret_reg_1797),
    .data_37_V_read(kernel_data_V_7_37_ret_reg_1802),
    .data_38_V_read(kernel_data_V_7_38_ret_reg_1807),
    .data_39_V_read(kernel_data_V_7_39_ret_reg_1812),
    .data_40_V_read(kernel_data_V_7_40_ret_reg_1817),
    .data_41_V_read(kernel_data_V_7_41_ret_reg_1822),
    .data_42_V_read(kernel_data_V_7_42_ret_reg_1827),
    .data_43_V_read(kernel_data_V_7_43_ret_reg_1832),
    .data_44_V_read(kernel_data_V_7_44_ret_reg_1837),
    .data_45_V_read(kernel_data_V_7_45_ret_reg_1842),
    .data_46_V_read(kernel_data_V_7_46_ret_reg_1847),
    .data_47_V_read(kernel_data_V_7_47_ret_reg_1852),
    .data_48_V_read(kernel_data_V_7_48_ret_reg_1612),
    .data_49_V_read(kernel_data_V_7_49_ret_reg_1607),
    .data_50_V_read(kernel_data_V_7_50_ret_reg_1602),
    .data_51_V_read(kernel_data_V_7_51_ret_reg_1597),
    .data_52_V_read(kernel_data_V_7_52_ret_reg_1592),
    .data_53_V_read(kernel_data_V_7_53_ret_reg_1587),
    .data_54_V_read(kernel_data_V_7_54_ret_reg_1582),
    .data_55_V_read(kernel_data_V_7_55_ret_reg_1577),
    .data_56_V_read(kernel_data_V_7_56_ret_reg_1857),
    .data_57_V_read(kernel_data_V_7_57_ret_reg_1862),
    .data_58_V_read(kernel_data_V_7_58_ret_reg_1867),
    .data_59_V_read(kernel_data_V_7_59_ret_reg_1872),
    .data_60_V_read(kernel_data_V_7_60_ret_reg_1877),
    .data_61_V_read(kernel_data_V_7_61_ret_reg_1882),
    .data_62_V_read(kernel_data_V_7_62_ret_reg_1887),
    .data_63_V_read(kernel_data_V_7_63_ret_reg_1892),
    .data_64_V_read(kernel_data_V_7_64_ret_reg_1897),
    .data_65_V_read(kernel_data_V_7_65_ret_reg_1902),
    .data_66_V_read(kernel_data_V_7_66_ret_reg_1907),
    .data_67_V_read(kernel_data_V_7_67_ret_reg_1912),
    .data_68_V_read(kernel_data_V_7_68_ret_reg_1917),
    .data_69_V_read(kernel_data_V_7_69_ret_reg_1922),
    .data_70_V_read(kernel_data_V_7_70_ret_reg_1927),
    .data_71_V_read(kernel_data_V_7_71_ret_reg_1932),
    .ap_return_0(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_7),
    .ap_ce(grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_ce)
);

shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_start),
    .ap_done(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_done),
    .ap_idle(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_idle),
    .ap_ready(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .in_elem_data_4_V_read(in_elem_data_4_V_read),
    .in_elem_data_5_V_read(in_elem_data_5_V_read),
    .in_elem_data_6_V_read(in_elem_data_6_V_read),
    .in_elem_data_7_V_read(in_elem_data_7_V_read),
    .kernel_window_8_V_read(kernel_data_V_7_8),
    .kernel_window_9_V_read(kernel_data_V_7_9),
    .kernel_window_10_V_read(kernel_data_V_7_10),
    .kernel_window_11_V_read(kernel_data_V_7_11),
    .kernel_window_12_V_read(kernel_data_V_7_12),
    .kernel_window_13_V_read(kernel_data_V_7_13),
    .kernel_window_14_V_read(kernel_data_V_7_14),
    .kernel_window_15_V_read(kernel_data_V_7_15),
    .kernel_window_16_V_read(kernel_data_V_7_16),
    .kernel_window_17_V_read(kernel_data_V_7_17),
    .kernel_window_18_V_read(kernel_data_V_7_18),
    .kernel_window_19_V_read(kernel_data_V_7_19),
    .kernel_window_20_V_read(kernel_data_V_7_20),
    .kernel_window_21_V_read(kernel_data_V_7_21),
    .kernel_window_22_V_read(kernel_data_V_7_22),
    .kernel_window_23_V_read(kernel_data_V_7_23),
    .kernel_window_32_V_read(kernel_data_V_7_32),
    .kernel_window_33_V_read(kernel_data_V_7_33),
    .kernel_window_34_V_read(kernel_data_V_7_34),
    .kernel_window_35_V_read(kernel_data_V_7_35),
    .kernel_window_36_V_read(kernel_data_V_7_36),
    .kernel_window_37_V_read(kernel_data_V_7_37),
    .kernel_window_38_V_read(kernel_data_V_7_38),
    .kernel_window_39_V_read(kernel_data_V_7_39),
    .kernel_window_40_V_read(kernel_data_V_7_40),
    .kernel_window_41_V_read(kernel_data_V_7_41),
    .kernel_window_42_V_read(kernel_data_V_7_42),
    .kernel_window_43_V_read(kernel_data_V_7_43),
    .kernel_window_44_V_read(kernel_data_V_7_44),
    .kernel_window_45_V_read(kernel_data_V_7_45),
    .kernel_window_46_V_read(kernel_data_V_7_46),
    .kernel_window_47_V_read(kernel_data_V_7_47),
    .kernel_window_56_V_read(kernel_data_V_7_56),
    .kernel_window_57_V_read(kernel_data_V_7_57),
    .kernel_window_58_V_read(kernel_data_V_7_58),
    .kernel_window_59_V_read(kernel_data_V_7_59),
    .kernel_window_60_V_read(kernel_data_V_7_60),
    .kernel_window_61_V_read(kernel_data_V_7_61),
    .kernel_window_62_V_read(kernel_data_V_7_62),
    .kernel_window_63_V_read(kernel_data_V_7_63),
    .kernel_window_64_V_read(kernel_data_V_7_64),
    .kernel_window_65_V_read(kernel_data_V_7_65),
    .kernel_window_66_V_read(kernel_data_V_7_66),
    .kernel_window_67_V_read(kernel_data_V_7_67),
    .kernel_window_68_V_read(kernel_data_V_7_68),
    .kernel_window_69_V_read(kernel_data_V_7_69),
    .kernel_window_70_V_read(kernel_data_V_7_70),
    .kernel_window_71_V_read(kernel_data_V_7_71),
    .ap_return_0(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_0),
    .ap_return_1(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_1),
    .ap_return_2(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_2),
    .ap_return_3(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_3),
    .ap_return_4(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_4),
    .ap_return_5(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_5),
    .ap_return_6(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_6),
    .ap_return_7(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_7),
    .ap_return_8(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_8),
    .ap_return_9(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_9),
    .ap_return_10(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_10),
    .ap_return_11(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_11),
    .ap_return_12(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_12),
    .ap_return_13(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_13),
    .ap_return_14(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_14),
    .ap_return_15(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_15),
    .ap_return_16(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_16),
    .ap_return_17(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_17),
    .ap_return_18(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_18),
    .ap_return_19(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_19),
    .ap_return_20(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_20),
    .ap_return_21(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_21),
    .ap_return_22(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_22),
    .ap_return_23(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_23),
    .ap_return_24(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_24),
    .ap_return_25(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_25),
    .ap_return_26(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_26),
    .ap_return_27(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_27),
    .ap_return_28(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_28),
    .ap_return_29(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_29),
    .ap_return_30(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_30),
    .ap_return_31(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_31),
    .ap_return_32(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_32),
    .ap_return_33(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_33),
    .ap_return_34(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_34),
    .ap_return_35(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_35),
    .ap_return_36(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_36),
    .ap_return_37(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_37),
    .ap_return_38(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_38),
    .ap_return_39(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_39),
    .ap_return_40(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_40),
    .ap_return_41(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_41),
    .ap_return_42(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_42),
    .ap_return_43(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_43),
    .ap_return_44(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_44),
    .ap_return_45(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_45),
    .ap_return_46(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_46),
    .ap_return_47(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_47),
    .ap_return_48(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_48),
    .ap_return_49(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_49),
    .ap_return_50(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_50),
    .ap_return_51(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_51),
    .ap_return_52(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_52),
    .ap_return_53(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_53),
    .ap_return_54(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_54),
    .ap_return_55(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_55),
    .ap_return_56(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_56),
    .ap_return_57(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_57),
    .ap_return_58(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_58),
    .ap_return_59(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_59),
    .ap_return_60(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_60),
    .ap_return_61(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_61),
    .ap_return_62(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_62),
    .ap_return_63(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_63),
    .ap_return_64(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_64),
    .ap_return_65(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_65),
    .ap_return_66(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_66),
    .ap_return_67(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_67),
    .ap_return_68(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_68),
    .ap_return_69(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_69),
    .ap_return_70(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_70),
    .ap_return_71(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_71),
    .ap_ce(call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3534)) begin
        if (((icmp_ln317_fu_1501_p2 == 1'd1) & (icmp_ln313_fu_1451_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_370 <= 32'd0;
        end else if (((icmp_ln317_fu_1501_p2 == 1'd0) & (icmp_ln313_fu_1451_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_370 <= select_ln323_fu_1525_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_370 <= ap_phi_reg_pp0_iter1_storemerge_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3534)) begin
        if ((icmp_ln313_fu_1451_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln313_fu_1451_p2 == 1'd0)) begin
            pX <= add_ln326_fu_1457_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3655)) begin
        if ((icmp_ln317_fu_1501_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln317_fu_1501_p2 == 1'd0)) begin
            pY <= add_ln321_fu_1507_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3534)) begin
        if ((icmp_ln313_fu_1451_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln313_fu_1451_p2 == 1'd0)) begin
            sX <= select_ln328_fu_1475_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln289_2_reg_1937 <= and_ln289_2_fu_1445_p2;
        icmp_ln313_reg_1941 <= icmp_ln313_fu_1451_p2;
        kernel_data_V_7_0_ret_reg_1692 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_0;
        kernel_data_V_7_10_ret_reg_1707 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_26;
        kernel_data_V_7_11_ret_reg_1712 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_27;
        kernel_data_V_7_12_ret_reg_1717 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_28;
        kernel_data_V_7_13_ret_reg_1722 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_29;
        kernel_data_V_7_14_ret_reg_1727 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_30;
        kernel_data_V_7_15_ret_reg_1732 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_31;
        kernel_data_V_7_16_ret_reg_1737 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_32;
        kernel_data_V_7_17_ret_reg_1742 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_33;
        kernel_data_V_7_18_ret_reg_1747 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_34;
        kernel_data_V_7_19_ret_reg_1752 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_35;
        kernel_data_V_7_1_ret_reg_1687 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_1;
        kernel_data_V_7_20_ret_reg_1757 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_36;
        kernel_data_V_7_21_ret_reg_1762 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_37;
        kernel_data_V_7_22_ret_reg_1767 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_38;
        kernel_data_V_7_23_ret_reg_1772 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_39;
        kernel_data_V_7_24_ret_reg_1652 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_8;
        kernel_data_V_7_25_ret_reg_1647 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_9;
        kernel_data_V_7_26_ret_reg_1642 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_10;
        kernel_data_V_7_27_ret_reg_1637 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_11;
        kernel_data_V_7_28_ret_reg_1632 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_12;
        kernel_data_V_7_29_ret_reg_1627 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_13;
        kernel_data_V_7_2_ret_reg_1682 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_2;
        kernel_data_V_7_30_ret_reg_1622 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_14;
        kernel_data_V_7_31_ret_reg_1617 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_15;
        kernel_data_V_7_32_ret_reg_1777 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_40;
        kernel_data_V_7_33_ret_reg_1782 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_41;
        kernel_data_V_7_34_ret_reg_1787 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_42;
        kernel_data_V_7_35_ret_reg_1792 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_43;
        kernel_data_V_7_36_ret_reg_1797 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_44;
        kernel_data_V_7_37_ret_reg_1802 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_45;
        kernel_data_V_7_38_ret_reg_1807 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_46;
        kernel_data_V_7_39_ret_reg_1812 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_47;
        kernel_data_V_7_3_ret_reg_1677 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_3;
        kernel_data_V_7_40_ret_reg_1817 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_48;
        kernel_data_V_7_41_ret_reg_1822 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_49;
        kernel_data_V_7_42_ret_reg_1827 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_50;
        kernel_data_V_7_43_ret_reg_1832 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_51;
        kernel_data_V_7_44_ret_reg_1837 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_52;
        kernel_data_V_7_45_ret_reg_1842 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_53;
        kernel_data_V_7_46_ret_reg_1847 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_54;
        kernel_data_V_7_47_ret_reg_1852 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_55;
        kernel_data_V_7_48_ret_reg_1612 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_16;
        kernel_data_V_7_49_ret_reg_1607 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_17;
        kernel_data_V_7_4_ret_reg_1672 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_4;
        kernel_data_V_7_50_ret_reg_1602 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_18;
        kernel_data_V_7_51_ret_reg_1597 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_19;
        kernel_data_V_7_52_ret_reg_1592 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_20;
        kernel_data_V_7_53_ret_reg_1587 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_21;
        kernel_data_V_7_54_ret_reg_1582 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_22;
        kernel_data_V_7_55_ret_reg_1577 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_23;
        kernel_data_V_7_56_ret_reg_1857 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_56;
        kernel_data_V_7_57_ret_reg_1862 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_57;
        kernel_data_V_7_58_ret_reg_1867 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_58;
        kernel_data_V_7_59_ret_reg_1872 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_59;
        kernel_data_V_7_5_ret_reg_1667 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_5;
        kernel_data_V_7_60_ret_reg_1877 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_60;
        kernel_data_V_7_61_ret_reg_1882 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_61;
        kernel_data_V_7_62_ret_reg_1887 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_62;
        kernel_data_V_7_63_ret_reg_1892 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_63;
        kernel_data_V_7_64_ret_reg_1897 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_64;
        kernel_data_V_7_65_ret_reg_1902 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_65;
        kernel_data_V_7_66_ret_reg_1907 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_66;
        kernel_data_V_7_67_ret_reg_1912 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_67;
        kernel_data_V_7_68_ret_reg_1917 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_68;
        kernel_data_V_7_69_ret_reg_1922 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_69;
        kernel_data_V_7_6_ret_reg_1662 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_6;
        kernel_data_V_7_70_ret_reg_1927 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_70;
        kernel_data_V_7_71_ret_reg_1932 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_71;
        kernel_data_V_7_7_ret_reg_1657 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_7;
        kernel_data_V_7_8_ret_reg_1697 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_24;
        kernel_data_V_7_9_ret_reg_1702 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln289_2_reg_1937_pp0_iter10_reg <= and_ln289_2_reg_1937_pp0_iter9_reg;
        and_ln289_2_reg_1937_pp0_iter11_reg <= and_ln289_2_reg_1937_pp0_iter10_reg;
        and_ln289_2_reg_1937_pp0_iter12_reg <= and_ln289_2_reg_1937_pp0_iter11_reg;
        and_ln289_2_reg_1937_pp0_iter13_reg <= and_ln289_2_reg_1937_pp0_iter12_reg;
        and_ln289_2_reg_1937_pp0_iter14_reg <= and_ln289_2_reg_1937_pp0_iter13_reg;
        and_ln289_2_reg_1937_pp0_iter15_reg <= and_ln289_2_reg_1937_pp0_iter14_reg;
        and_ln289_2_reg_1937_pp0_iter16_reg <= and_ln289_2_reg_1937_pp0_iter15_reg;
        and_ln289_2_reg_1937_pp0_iter17_reg <= and_ln289_2_reg_1937_pp0_iter16_reg;
        and_ln289_2_reg_1937_pp0_iter18_reg <= and_ln289_2_reg_1937_pp0_iter17_reg;
        and_ln289_2_reg_1937_pp0_iter19_reg <= and_ln289_2_reg_1937_pp0_iter18_reg;
        and_ln289_2_reg_1937_pp0_iter20_reg <= and_ln289_2_reg_1937_pp0_iter19_reg;
        and_ln289_2_reg_1937_pp0_iter21_reg <= and_ln289_2_reg_1937_pp0_iter20_reg;
        and_ln289_2_reg_1937_pp0_iter22_reg <= and_ln289_2_reg_1937_pp0_iter21_reg;
        and_ln289_2_reg_1937_pp0_iter23_reg <= and_ln289_2_reg_1937_pp0_iter22_reg;
        and_ln289_2_reg_1937_pp0_iter24_reg <= and_ln289_2_reg_1937_pp0_iter23_reg;
        and_ln289_2_reg_1937_pp0_iter25_reg <= and_ln289_2_reg_1937_pp0_iter24_reg;
        and_ln289_2_reg_1937_pp0_iter26_reg <= and_ln289_2_reg_1937_pp0_iter25_reg;
        and_ln289_2_reg_1937_pp0_iter27_reg <= and_ln289_2_reg_1937_pp0_iter26_reg;
        and_ln289_2_reg_1937_pp0_iter28_reg <= and_ln289_2_reg_1937_pp0_iter27_reg;
        and_ln289_2_reg_1937_pp0_iter29_reg <= and_ln289_2_reg_1937_pp0_iter28_reg;
        and_ln289_2_reg_1937_pp0_iter2_reg <= and_ln289_2_reg_1937;
        and_ln289_2_reg_1937_pp0_iter30_reg <= and_ln289_2_reg_1937_pp0_iter29_reg;
        and_ln289_2_reg_1937_pp0_iter31_reg <= and_ln289_2_reg_1937_pp0_iter30_reg;
        and_ln289_2_reg_1937_pp0_iter32_reg <= and_ln289_2_reg_1937_pp0_iter31_reg;
        and_ln289_2_reg_1937_pp0_iter33_reg <= and_ln289_2_reg_1937_pp0_iter32_reg;
        and_ln289_2_reg_1937_pp0_iter34_reg <= and_ln289_2_reg_1937_pp0_iter33_reg;
        and_ln289_2_reg_1937_pp0_iter35_reg <= and_ln289_2_reg_1937_pp0_iter34_reg;
        and_ln289_2_reg_1937_pp0_iter36_reg <= and_ln289_2_reg_1937_pp0_iter35_reg;
        and_ln289_2_reg_1937_pp0_iter3_reg <= and_ln289_2_reg_1937_pp0_iter2_reg;
        and_ln289_2_reg_1937_pp0_iter4_reg <= and_ln289_2_reg_1937_pp0_iter3_reg;
        and_ln289_2_reg_1937_pp0_iter5_reg <= and_ln289_2_reg_1937_pp0_iter4_reg;
        and_ln289_2_reg_1937_pp0_iter6_reg <= and_ln289_2_reg_1937_pp0_iter5_reg;
        and_ln289_2_reg_1937_pp0_iter7_reg <= and_ln289_2_reg_1937_pp0_iter6_reg;
        and_ln289_2_reg_1937_pp0_iter8_reg <= and_ln289_2_reg_1937_pp0_iter7_reg;
        and_ln289_2_reg_1937_pp0_iter9_reg <= and_ln289_2_reg_1937_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_370 <= ap_phi_reg_pp0_iter0_storemerge_reg_370;
        kernel_data_V_7_10 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_26;
        kernel_data_V_7_11 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_27;
        kernel_data_V_7_12 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_28;
        kernel_data_V_7_13 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_29;
        kernel_data_V_7_14 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_30;
        kernel_data_V_7_15 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_31;
        kernel_data_V_7_16 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_32;
        kernel_data_V_7_17 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_33;
        kernel_data_V_7_18 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_34;
        kernel_data_V_7_19 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_35;
        kernel_data_V_7_20 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_36;
        kernel_data_V_7_21 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_37;
        kernel_data_V_7_22 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_38;
        kernel_data_V_7_23 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_39;
        kernel_data_V_7_32 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_40;
        kernel_data_V_7_33 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_41;
        kernel_data_V_7_34 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_42;
        kernel_data_V_7_35 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_43;
        kernel_data_V_7_36 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_44;
        kernel_data_V_7_37 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_45;
        kernel_data_V_7_38 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_46;
        kernel_data_V_7_39 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_47;
        kernel_data_V_7_40 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_48;
        kernel_data_V_7_41 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_49;
        kernel_data_V_7_42 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_50;
        kernel_data_V_7_43 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_51;
        kernel_data_V_7_44 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_52;
        kernel_data_V_7_45 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_53;
        kernel_data_V_7_46 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_54;
        kernel_data_V_7_47 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_55;
        kernel_data_V_7_56 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_56;
        kernel_data_V_7_57 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_57;
        kernel_data_V_7_58 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_58;
        kernel_data_V_7_59 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_59;
        kernel_data_V_7_60 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_60;
        kernel_data_V_7_61 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_61;
        kernel_data_V_7_62 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_62;
        kernel_data_V_7_63 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_63;
        kernel_data_V_7_64 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_64;
        kernel_data_V_7_65 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_65;
        kernel_data_V_7_66 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_66;
        kernel_data_V_7_67 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_67;
        kernel_data_V_7_68 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_68;
        kernel_data_V_7_69 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_69;
        kernel_data_V_7_70 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_70;
        kernel_data_V_7_71 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_71;
        kernel_data_V_7_8 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_24;
        kernel_data_V_7_9 <= call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_return_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_reg_1941 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sY <= ap_phi_reg_pp0_iter2_storemerge_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter35_reg))) begin
        tmp_data_0_V_reg_1953 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_0;
        tmp_data_1_V_reg_1958 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_1;
        tmp_data_2_V_reg_1963 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_2;
        tmp_data_3_V_reg_1968 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_3;
        tmp_data_4_V_reg_1973 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_4;
        tmp_data_5_V_reg_1978 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_5;
        tmp_data_6_V_reg_1983 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_6;
        tmp_data_7_V_reg_1988 <= grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_return_7;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to36 = 1'b1;
    end else begin
        ap_idle_pp0_0to36 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to36 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_reg_1941 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_sY_load = ap_phi_reg_pp0_iter2_storemerge_reg_370;
    end else begin
        ap_sig_allocacmp_sY_load = sY;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ce = 1'b1;
    end else begin
        call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_start = 1'b1;
    end else begin
        call_ret1_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_457_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp230) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0_fu_381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_4_V_blk_n = res_stream_V_data_4_V_full_n;
    end else begin
        res_stream_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_4_V_write = 1'b1;
    end else begin
        res_stream_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_5_V_blk_n = res_stream_V_data_5_V_full_n;
    end else begin
        res_stream_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_5_V_write = 1'b1;
    end else begin
        res_stream_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_6_V_blk_n = res_stream_V_data_6_V_full_n;
    end else begin
        res_stream_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_6_V_write = 1'b1;
    end else begin
        res_stream_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_7_V_blk_n = res_stream_V_data_7_V_full_n;
    end else begin
        res_stream_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        res_stream_V_data_7_V_write = 1'b1;
    end else begin
        res_stream_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_fu_1507_p2 = (pY + 32'd1);

assign add_ln323_fu_1519_p2 = (ap_sig_allocacmp_sY_load + 32'd1);

assign add_ln326_fu_1457_p2 = (pX + 32'd1);

assign add_ln328_fu_1469_p2 = (sX + 32'd1);

assign and_ln289_1_fu_1439_p2 = (icmp_ln289_3_fu_1427_p2 & icmp_ln289_2_fu_1407_p2);

assign and_ln289_2_fu_1445_p2 = (and_ln289_fu_1433_p2 & and_ln289_1_fu_1439_p2);

assign and_ln289_fu_1433_p2 = (icmp_ln289_fu_1377_p2 & icmp_ln289_1_fu_1387_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp230 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg) & (ap_enable_reg_pp0_iter37 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call64 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call64 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call64 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_pp0_stage0_iter37 = ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg));
end

always @ (*) begin
    ap_block_state38_pp0_stage0_iter37_ignore_call0 = ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg));
end

always @ (*) begin
    ap_block_state38_pp0_stage0_iter37_ignore_call64 = ((io_acc_block_signal_op302 == 1'b0) & (1'd1 == and_ln289_2_reg_1937_pp0_iter36_reg));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call64 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3534 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3655 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_fu_1451_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge_reg_370 = 'bx;

assign icmp_ln289_1_fu_1387_p2 = ((ap_sig_allocacmp_sY_load == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_1407_p2 = (($signed(tmp_fu_1397_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_1427_p2 = (($signed(tmp_4503_fu_1417_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1377_p2 = ((sX == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_1451_p2 = ((pX == 32'd33) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_1501_p2 = ((pY == 32'd7) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op302 = (res_stream_V_data_7_V_full_n & res_stream_V_data_6_V_full_n & res_stream_V_data_5_V_full_n & res_stream_V_data_4_V_full_n & res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = tmp_data_0_V_reg_1953;

assign res_stream_V_data_1_V_din = tmp_data_1_V_reg_1958;

assign res_stream_V_data_2_V_din = tmp_data_2_V_reg_1963;

assign res_stream_V_data_3_V_din = tmp_data_3_V_reg_1968;

assign res_stream_V_data_4_V_din = tmp_data_4_V_reg_1973;

assign res_stream_V_data_5_V_din = tmp_data_5_V_reg_1978;

assign res_stream_V_data_6_V_din = tmp_data_6_V_reg_1983;

assign res_stream_V_data_7_V_din = tmp_data_7_V_reg_1988;

assign select_ln323_fu_1525_p3 = ((icmp_ln289_1_fu_1387_p2[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_1519_p2);

assign select_ln328_fu_1475_p3 = ((icmp_ln289_fu_1377_p2[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_1469_p2);

assign tmp_4503_fu_1417_p4 = {{pX[31:1]}};

assign tmp_fu_1397_p4 = {{pY[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s
