# Verilog Design

## 1. 16-bit Carry Select Adder
- tb.ps1: Powershell command to compile with iverilog and get waveform result with vvp.
- out: Compiled file.
- tb.vcd: Waveform result.