#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c87af9e500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c87af70de0 .scope module, "bitorder_tb" "bitorder_tb" 3 5;
 .timescale -9 -12;
v0x55c87afdbf40_0 .var "axiid", 1 0;
v0x55c87afdc020_0 .var "axiiv", 0 0;
v0x55c87afdc0f0_0 .net "axiod", 1 0, v0x55c87afdb440_0;  1 drivers
v0x55c87afdc1f0_0 .net "axiov", 0 0, v0x55c87afdb740_0;  1 drivers
v0x55c87afdc2c0_0 .var "clk", 0 0;
v0x55c87afdc360_0 .var "rst", 0 0;
S_0x55c87af70f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 41, 3 41 0, S_0x55c87af70de0;
 .timescale -9 -12;
v0x55c87afb1e80_0 .var/2s "i", 31 0;
S_0x55c87afdaa20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 61, 3 61 0, S_0x55c87af70de0;
 .timescale -9 -12;
v0x55c87afdac20_0 .var/2s "i", 31 0;
S_0x55c87afdad00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 73, 3 73 0, S_0x55c87af70de0;
 .timescale -9 -12;
v0x55c87afdaee0_0 .var/2s "i", 31 0;
S_0x55c87afdafc0 .scope module, "uut" "bitorder" 3 16, 4 4 0, S_0x55c87af70de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
v0x55c87afdb280_0 .net "axiid", 1 0, v0x55c87afdbf40_0;  1 drivers
v0x55c87afdb380_0 .net "axiiv", 0 0, v0x55c87afdc020_0;  1 drivers
v0x55c87afdb440_0 .var "axiod", 1 0;
v0x55c87afdb530_0 .var "axiod_buffer_1", 7 0;
v0x55c87afdb610_0 .var "axiod_buffer_2", 7 0;
v0x55c87afdb740_0 .var "axiov", 0 0;
v0x55c87afdb800_0 .var "bit_count", 2 0;
v0x55c87afdb8e0_0 .var "buffer_switch", 0 0;
v0x55c87afdb9a0_0 .var "byte_count", 10 0;
v0x55c87afdba80_0 .net "clk", 0 0, v0x55c87afdc2c0_0;  1 drivers
v0x55c87afdbb40_0 .var "end_bit_count", 2 0;
v0x55c87afdbc20_0 .var "old_axiiv", 0 0;
v0x55c87afdbce0_0 .net "rst", 0 0, v0x55c87afdc360_0;  1 drivers
v0x55c87afdbda0_0 .var "rxd_out", 1 0;
E_0x55c87afb27a0 .event posedge, v0x55c87afdba80_0;
    .scope S_0x55c87afdafc0;
T_0 ;
    %wait E_0x55c87afb27a0;
    %load/vec4 v0x55c87afdbce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdb8e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c87afdb800_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55c87afdb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdbc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c87afdb530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c87afdb610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c87afdbb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c87afdb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c87afdb280_0;
    %assign/vec4 v0x55c87afdbda0_0, 0;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55c87afdb280_0;
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c87afdb530_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55c87afdb280_0;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c87afdb610_0, 0;
T_0.5 ;
    %load/vec4 v0x55c87afdb800_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c87afdb800_0, 0;
    %load/vec4 v0x55c87afdb9a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55c87afdb9a0_0, 0;
    %load/vec4 v0x55c87afdb8e0_0;
    %inv;
    %assign/vec4 v0x55c87afdb8e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55c87afdb800_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c87afdb800_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55c87afdb800_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c87afdb800_0, 0;
T_0.9 ;
T_0.7 ;
    %load/vec4 v0x55c87afdb9a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
    %load/vec4 v0x55c87afdb800_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 6, 4;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 6, 4;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 4, 4;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 4, 4;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 2, 3;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 0, 2;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55c87afdb9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
T_0.25 ;
T_0.11 ;
    %load/vec4 v0x55c87afdb380_0;
    %assign/vec4 v0x55c87afdbc20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55c87afdbc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.29, 9;
    %load/vec4 v0x55c87afdb800_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %load/vec4 v0x55c87afdbb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %jmp T_0.34;
T_0.30 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.35, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 6, 4;
    %jmp/1 T_0.36, 8;
T_0.35 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 6, 4;
    %jmp/0 T_0.36, 8;
 ; End of false expr.
    %blend;
T_0.36;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.34;
T_0.31 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.37, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 4, 4;
    %jmp/1 T_0.38, 8;
T_0.37 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 4, 4;
    %jmp/0 T_0.38, 8;
 ; End of false expr.
    %blend;
T_0.38;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.34;
T_0.32 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.39, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 2, 3;
    %jmp/1 T_0.40, 8;
T_0.39 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_0.40, 8;
 ; End of false expr.
    %blend;
T_0.40;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %load/vec4 v0x55c87afdb8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.41, 8;
    %load/vec4 v0x55c87afdb610_0;
    %parti/s 2, 0, 2;
    %jmp/1 T_0.42, 8;
T_0.41 ; End of true expr.
    %load/vec4 v0x55c87afdb530_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_0.42, 8;
 ; End of false expr.
    %blend;
T_0.42;
    %assign/vec4 v0x55c87afdb440_0, 0;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
    %load/vec4 v0x55c87afdbb40_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdbc20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c87afdb800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c87afdbb40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55c87afdb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
    %jmp T_0.44;
T_0.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c87afdbc20_0, 0;
    %load/vec4 v0x55c87afdbb40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c87afdbb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
T_0.44 ;
    %jmp T_0.28;
T_0.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c87afdb740_0, 0;
T_0.28 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c87af70de0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55c87afdc2c0_0;
    %nor/r;
    %store/vec4 v0x55c87afdc2c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c87af70de0;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "bitorder.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c87af70de0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c87afdc2c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c87afdc360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c87afdc360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55c87afdbf40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %fork t_1, S_0x55c87af70f70;
    %jmp t_0;
    .scope S_0x55c87af70f70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c87afb1e80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55c87afb1e80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55c87afb1e80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c87afdbf40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55c87afdbf40_0, 0;
T_2.3 ;
    %delay 20000, 0;
    %load/vec4 v0x55c87afb1e80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c87afb1e80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x55c87af70de0;
t_0 %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %delay 20000, 0;
    %fork t_3, S_0x55c87afdaa20;
    %jmp t_2;
    .scope S_0x55c87afdaa20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c87afdac20_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x55c87afdac20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x55c87afdac20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
T_2.7 ;
    %delay 20000, 0;
    %load/vec4 v0x55c87afdac20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c87afdac20_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x55c87af70de0;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %fork t_5, S_0x55c87afdad00;
    %jmp t_4;
    .scope S_0x55c87afdad00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c87afdaee0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x55c87afdaee0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c87afdbf40_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x55c87afdaee0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c87afdaee0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_0x55c87af70de0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c87afdc020_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 79 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/bitorder_tb.sv";
    "src/bitorder.sv";
