-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity streamingDataCommuto_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_sampleOut_V_superSample_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_sampleOut_V_superSample_full_n : IN STD_LOGIC;
    p_sampleOut_V_superSample_write : OUT STD_LOGIC;
    p_sampleIn_V_superSample_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    p_sampleIn_V_superSample_empty_n : IN STD_LOGIC;
    p_sampleIn_V_superSample_read : OUT STD_LOGIC );
end;


architecture behav of streamingDataCommuto_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_1EF : STD_LOGIC_VECTOR (8 downto 0) := "111101111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln436_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal delay_line_stall_3_l_reg_2700 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_14_reg_3104 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op297_write_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal control_bits_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal pf_count_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sample_in_read_count_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal delay_line_stall_3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_Array_samp_52_ce0 : STD_LOGIC;
    signal delayline_Array_samp_52_we0 : STD_LOGIC;
    signal delayline_Array_samp_52_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delayline_Array_samp_217_ce0 : STD_LOGIC;
    signal delayline_Array_samp_217_we0 : STD_LOGIC;
    signal delayline_Array_samp_217_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delayline_Array_vali_49_ce0 : STD_LOGIC;
    signal delayline_Array_vali_49_we0 : STD_LOGIC;
    signal delayline_Array_vali_49_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_delayline_Ar_54_ce0 : STD_LOGIC;
    signal control_delayline_Ar_54_we0 : STD_LOGIC;
    signal control_delayline_Ar_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sampleOut_V_superSample_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal t_047_reg_460 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_n_fu_1212_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2524_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_1220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_fu_1534_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_reg_2688 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln436_reg_2693 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2693_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_3_l_reg_2700_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_fu_1904_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_reg_2704_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_fu_1942_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_1_reg_2709_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_2_fu_1980_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_2_reg_2714_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_3_reg_2719 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_4_reg_2724 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_5_reg_2729 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_6_reg_2734 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_7_reg_2739 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_8_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_9_reg_2749 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_10_reg_2754 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_11_reg_2759 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_12_reg_2764 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_13_reg_2769 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_14_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_15_reg_2779 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_16_reg_2784 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_17_reg_2789 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_18_reg_2794 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_19_reg_2799 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_20_reg_2804 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_21_reg_2809 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_22_reg_2814 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_23_reg_2819 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_24_reg_2824 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_25_reg_2829 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_26_reg_2834 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_27_reg_2839 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_28_reg_2844 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_29_reg_2849 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_30_reg_2854 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_31_reg_2859 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_32_reg_2864 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_33_reg_2869 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_34_reg_2874 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_35_reg_2879 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_36_reg_2884 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_37_reg_2889 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_38_reg_2894 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_39_reg_2899 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_40_reg_2904 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_41_reg_2909 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_42_reg_2914 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_43_reg_2919 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_44_reg_2924 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_45_reg_2929 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_46_reg_2934 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_tagged_output_t_47_reg_2939 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_samp_reg_2944 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_1_reg_2949 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_2_reg_2954 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_3_reg_2959 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_4_reg_2964 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_5_reg_2969 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_6_reg_2974 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_7_reg_2979 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_8_reg_2984 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_9_reg_2989 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_31_reg_2994 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_10_reg_2999 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_11_reg_3004 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_12_reg_3009 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_13_reg_3014 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_14_reg_3019 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_15_reg_3024 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_16_reg_3029 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_17_reg_3034 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_18_reg_3039 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_19_reg_3044 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_20_reg_3049 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_21_reg_3054 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_22_reg_3059 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_23_reg_3064 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_24_reg_3069 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_25_reg_3074 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_26_reg_3079 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_27_reg_3084 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_28_reg_3089 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_29_reg_3094 : STD_LOGIC_VECTOR (15 downto 0);
    signal commuted_output_samp_30_reg_3099 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln498_14_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_genChain_6_fu_839_ap_start : STD_LOGIC;
    signal grp_genChain_6_fu_839_ap_done : STD_LOGIC;
    signal grp_genChain_6_fu_839_ap_idle : STD_LOGIC;
    signal grp_genChain_6_fu_839_ap_ready : STD_LOGIC;
    signal grp_genChain_6_fu_839_ap_ce : STD_LOGIC;
    signal grp_genChain_6_fu_839_control_bits_V_119 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_genChain_6_fu_839_p_in_0_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_1_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_2_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_3_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_4_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_5_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_6_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_7_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_8_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_9_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_10_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_11_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_12_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_13_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_14_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_p_in_15_valid_read : STD_LOGIC;
    signal grp_genChain_6_fu_839_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_6_fu_839_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op178_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call56 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp178 : BOOLEAN;
    signal call_ret_process_9_fu_920_ap_start : STD_LOGIC;
    signal call_ret_process_9_fu_920_ap_done : STD_LOGIC;
    signal call_ret_process_9_fu_920_ap_idle : STD_LOGIC;
    signal call_ret_process_9_fu_920_ap_ready : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_1_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_2_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_3_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_4_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_5_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_6_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_7_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_8_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_9_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_10_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_11_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_12_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_13_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_14_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_p_in_15_valid_read : STD_LOGIC;
    signal call_ret_process_9_fu_920_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_process_9_fu_920_ap_return_33 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_34 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_36 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_37 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_39 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_42 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_43 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_45 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_46 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_return_47 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_9_fu_920_ap_ce : STD_LOGIC;
    signal ap_predicate_op231_call_state12 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp231 : BOOLEAN;
    signal call_ret_i_process_10_fu_1062_ap_start : STD_LOGIC;
    signal call_ret_i_process_10_fu_1062_ap_done : STD_LOGIC;
    signal call_ret_i_process_10_fu_1062_ap_idle : STD_LOGIC;
    signal call_ret_i_process_10_fu_1062_ap_ready : STD_LOGIC;
    signal call_ret_i_process_10_fu_1062_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_i_process_10_fu_1062_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_10_fu_1062_ap_ce : STD_LOGIC;
    signal ap_predicate_op125_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call3 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal ap_phi_mux_t_047_phi_fu_464_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_6_fu_839_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op178_call_state4_state3 : BOOLEAN;
    signal call_ret_process_9_fu_920_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op231_call_state12_state11 : BOOLEAN;
    signal call_ret_i_process_10_fu_1062_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op125_call_state4_state3 : BOOLEAN;
    signal add_ln700_1_fu_1612_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_1594_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_2_fu_1544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln457_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sampleIn_V_superSa_nbread_fu_432_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln66_fu_1890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_1_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_3_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_5_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_2_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_8_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_7_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_11_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_10_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_12_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_9_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_13_fu_2473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_6_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_903 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_1133 : BOOLEAN;

    component genChain_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        control_bits_V_119 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component process_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component fft_top_mux_164_11iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_9_delaylicOA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component process_9_delaylicQA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_7_controcAy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_Array_samp_52_U : component process_9_delaylicOA
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_samp_52_ce0,
        we0 => delayline_Array_samp_52_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817,
        q0 => delayline_Array_samp_52_q0);

    delayline_Array_samp_217_U : component process_9_delaylicOA
    generic map (
        DataWidth => 16,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_samp_217_ce0,
        we0 => delayline_Array_samp_217_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828,
        q0 => delayline_Array_samp_217_q0);

    delayline_Array_vali_49_U : component process_9_delaylicQA
    generic map (
        DataWidth => 1,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv8_EF,
        ce0 => delayline_Array_vali_49_ce0,
        we0 => delayline_Array_vali_49_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496,
        q0 => delayline_Array_vali_49_q0);

    control_delayline_Ar_54_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_54_ce0,
        we0 => control_delayline_Ar_54_we0,
        d0 => zext_ln66_fu_1890_p1,
        q0 => control_delayline_Ar_54_q0);

    grp_genChain_6_fu_839 : component genChain_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_genChain_6_fu_839_ap_start,
        ap_done => grp_genChain_6_fu_839_ap_done,
        ap_idle => grp_genChain_6_fu_839_ap_idle,
        ap_ready => grp_genChain_6_fu_839_ap_ready,
        ap_ce => grp_genChain_6_fu_839_ap_ce,
        control_bits_V_119 => grp_genChain_6_fu_839_control_bits_V_119,
        p_in_0_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_42,
        p_in_1_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_39,
        p_in_2_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_36,
        p_in_3_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_33,
        p_in_4_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_30,
        p_in_5_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_27,
        p_in_6_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_24,
        p_in_7_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_21,
        p_in_8_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_18,
        p_in_9_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_15,
        p_in_10_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_12,
        p_in_11_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_9,
        p_in_12_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_6,
        p_in_13_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_3,
        p_in_14_sample_M_real_V_read => call_ret_i_process_10_fu_1062_ap_return_0,
        p_in_15_sample_M_real_V_read => delayline_Array_samp_52_q0,
        p_in_0_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_43,
        p_in_1_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_40,
        p_in_2_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_37,
        p_in_3_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_34,
        p_in_4_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_31,
        p_in_5_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_28,
        p_in_6_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_25,
        p_in_7_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_22,
        p_in_8_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_19,
        p_in_9_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_16,
        p_in_10_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_13,
        p_in_11_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_10,
        p_in_12_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_7,
        p_in_13_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_4,
        p_in_14_sample_M_imag_V_read => call_ret_i_process_10_fu_1062_ap_return_1,
        p_in_15_sample_M_imag_V_read => delayline_Array_samp_217_q0,
        p_in_0_valid_read => grp_genChain_6_fu_839_p_in_0_valid_read,
        p_in_1_valid_read => grp_genChain_6_fu_839_p_in_1_valid_read,
        p_in_2_valid_read => grp_genChain_6_fu_839_p_in_2_valid_read,
        p_in_3_valid_read => grp_genChain_6_fu_839_p_in_3_valid_read,
        p_in_4_valid_read => grp_genChain_6_fu_839_p_in_4_valid_read,
        p_in_5_valid_read => grp_genChain_6_fu_839_p_in_5_valid_read,
        p_in_6_valid_read => grp_genChain_6_fu_839_p_in_6_valid_read,
        p_in_7_valid_read => grp_genChain_6_fu_839_p_in_7_valid_read,
        p_in_8_valid_read => grp_genChain_6_fu_839_p_in_8_valid_read,
        p_in_9_valid_read => grp_genChain_6_fu_839_p_in_9_valid_read,
        p_in_10_valid_read => grp_genChain_6_fu_839_p_in_10_valid_read,
        p_in_11_valid_read => grp_genChain_6_fu_839_p_in_11_valid_read,
        p_in_12_valid_read => grp_genChain_6_fu_839_p_in_12_valid_read,
        p_in_13_valid_read => grp_genChain_6_fu_839_p_in_13_valid_read,
        p_in_14_valid_read => grp_genChain_6_fu_839_p_in_14_valid_read,
        p_in_15_valid_read => grp_genChain_6_fu_839_p_in_15_valid_read,
        ap_return_0 => grp_genChain_6_fu_839_ap_return_0,
        ap_return_1 => grp_genChain_6_fu_839_ap_return_1,
        ap_return_2 => grp_genChain_6_fu_839_ap_return_2,
        ap_return_3 => grp_genChain_6_fu_839_ap_return_3,
        ap_return_4 => grp_genChain_6_fu_839_ap_return_4,
        ap_return_5 => grp_genChain_6_fu_839_ap_return_5,
        ap_return_6 => grp_genChain_6_fu_839_ap_return_6,
        ap_return_7 => grp_genChain_6_fu_839_ap_return_7,
        ap_return_8 => grp_genChain_6_fu_839_ap_return_8,
        ap_return_9 => grp_genChain_6_fu_839_ap_return_9,
        ap_return_10 => grp_genChain_6_fu_839_ap_return_10,
        ap_return_11 => grp_genChain_6_fu_839_ap_return_11,
        ap_return_12 => grp_genChain_6_fu_839_ap_return_12,
        ap_return_13 => grp_genChain_6_fu_839_ap_return_13,
        ap_return_14 => grp_genChain_6_fu_839_ap_return_14,
        ap_return_15 => grp_genChain_6_fu_839_ap_return_15,
        ap_return_16 => grp_genChain_6_fu_839_ap_return_16,
        ap_return_17 => grp_genChain_6_fu_839_ap_return_17,
        ap_return_18 => grp_genChain_6_fu_839_ap_return_18,
        ap_return_19 => grp_genChain_6_fu_839_ap_return_19,
        ap_return_20 => grp_genChain_6_fu_839_ap_return_20,
        ap_return_21 => grp_genChain_6_fu_839_ap_return_21,
        ap_return_22 => grp_genChain_6_fu_839_ap_return_22,
        ap_return_23 => grp_genChain_6_fu_839_ap_return_23,
        ap_return_24 => grp_genChain_6_fu_839_ap_return_24,
        ap_return_25 => grp_genChain_6_fu_839_ap_return_25,
        ap_return_26 => grp_genChain_6_fu_839_ap_return_26,
        ap_return_27 => grp_genChain_6_fu_839_ap_return_27,
        ap_return_28 => grp_genChain_6_fu_839_ap_return_28,
        ap_return_29 => grp_genChain_6_fu_839_ap_return_29,
        ap_return_30 => grp_genChain_6_fu_839_ap_return_30,
        ap_return_31 => grp_genChain_6_fu_839_ap_return_31,
        ap_return_32 => grp_genChain_6_fu_839_ap_return_32,
        ap_return_33 => grp_genChain_6_fu_839_ap_return_33,
        ap_return_34 => grp_genChain_6_fu_839_ap_return_34,
        ap_return_35 => grp_genChain_6_fu_839_ap_return_35,
        ap_return_36 => grp_genChain_6_fu_839_ap_return_36,
        ap_return_37 => grp_genChain_6_fu_839_ap_return_37,
        ap_return_38 => grp_genChain_6_fu_839_ap_return_38,
        ap_return_39 => grp_genChain_6_fu_839_ap_return_39,
        ap_return_40 => grp_genChain_6_fu_839_ap_return_40,
        ap_return_41 => grp_genChain_6_fu_839_ap_return_41,
        ap_return_42 => grp_genChain_6_fu_839_ap_return_42,
        ap_return_43 => grp_genChain_6_fu_839_ap_return_43,
        ap_return_44 => grp_genChain_6_fu_839_ap_return_44);

    call_ret_process_9_fu_920 : component process_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_process_9_fu_920_ap_start,
        ap_done => call_ret_process_9_fu_920_ap_done,
        ap_idle => call_ret_process_9_fu_920_ap_idle,
        ap_ready => call_ret_process_9_fu_920_ap_ready,
        p_in_0_sample_M_real_V_read => temp_tagged_output_t_reg_2704_pp0_iter9_reg,
        p_in_1_sample_M_real_V_read => temp_tagged_output_t_3_reg_2719,
        p_in_2_sample_M_real_V_read => temp_tagged_output_t_6_reg_2734,
        p_in_3_sample_M_real_V_read => temp_tagged_output_t_9_reg_2749,
        p_in_4_sample_M_real_V_read => temp_tagged_output_t_12_reg_2764,
        p_in_5_sample_M_real_V_read => temp_tagged_output_t_15_reg_2779,
        p_in_6_sample_M_real_V_read => temp_tagged_output_t_18_reg_2794,
        p_in_7_sample_M_real_V_read => temp_tagged_output_t_21_reg_2809,
        p_in_8_sample_M_real_V_read => temp_tagged_output_t_24_reg_2824,
        p_in_9_sample_M_real_V_read => temp_tagged_output_t_27_reg_2839,
        p_in_10_sample_M_real_V_read => temp_tagged_output_t_30_reg_2854,
        p_in_11_sample_M_real_V_read => temp_tagged_output_t_33_reg_2869,
        p_in_12_sample_M_real_V_read => temp_tagged_output_t_36_reg_2884,
        p_in_13_sample_M_real_V_read => temp_tagged_output_t_39_reg_2899,
        p_in_14_sample_M_real_V_read => temp_tagged_output_t_42_reg_2914,
        p_in_15_sample_M_real_V_read => temp_tagged_output_t_45_reg_2929,
        p_in_0_sample_M_imag_V_read => temp_tagged_output_t_1_reg_2709_pp0_iter9_reg,
        p_in_1_sample_M_imag_V_read => temp_tagged_output_t_4_reg_2724,
        p_in_2_sample_M_imag_V_read => temp_tagged_output_t_7_reg_2739,
        p_in_3_sample_M_imag_V_read => temp_tagged_output_t_10_reg_2754,
        p_in_4_sample_M_imag_V_read => temp_tagged_output_t_13_reg_2769,
        p_in_5_sample_M_imag_V_read => temp_tagged_output_t_16_reg_2784,
        p_in_6_sample_M_imag_V_read => temp_tagged_output_t_19_reg_2799,
        p_in_7_sample_M_imag_V_read => temp_tagged_output_t_22_reg_2814,
        p_in_8_sample_M_imag_V_read => temp_tagged_output_t_25_reg_2829,
        p_in_9_sample_M_imag_V_read => temp_tagged_output_t_28_reg_2844,
        p_in_10_sample_M_imag_V_read => temp_tagged_output_t_31_reg_2859,
        p_in_11_sample_M_imag_V_read => temp_tagged_output_t_34_reg_2874,
        p_in_12_sample_M_imag_V_read => temp_tagged_output_t_37_reg_2889,
        p_in_13_sample_M_imag_V_read => temp_tagged_output_t_40_reg_2904,
        p_in_14_sample_M_imag_V_read => temp_tagged_output_t_43_reg_2919,
        p_in_15_sample_M_imag_V_read => temp_tagged_output_t_46_reg_2934,
        p_in_0_valid_read => call_ret_process_9_fu_920_p_in_0_valid_read,
        p_in_1_valid_read => call_ret_process_9_fu_920_p_in_1_valid_read,
        p_in_2_valid_read => call_ret_process_9_fu_920_p_in_2_valid_read,
        p_in_3_valid_read => call_ret_process_9_fu_920_p_in_3_valid_read,
        p_in_4_valid_read => call_ret_process_9_fu_920_p_in_4_valid_read,
        p_in_5_valid_read => call_ret_process_9_fu_920_p_in_5_valid_read,
        p_in_6_valid_read => call_ret_process_9_fu_920_p_in_6_valid_read,
        p_in_7_valid_read => call_ret_process_9_fu_920_p_in_7_valid_read,
        p_in_8_valid_read => call_ret_process_9_fu_920_p_in_8_valid_read,
        p_in_9_valid_read => call_ret_process_9_fu_920_p_in_9_valid_read,
        p_in_10_valid_read => call_ret_process_9_fu_920_p_in_10_valid_read,
        p_in_11_valid_read => call_ret_process_9_fu_920_p_in_11_valid_read,
        p_in_12_valid_read => call_ret_process_9_fu_920_p_in_12_valid_read,
        p_in_13_valid_read => call_ret_process_9_fu_920_p_in_13_valid_read,
        p_in_14_valid_read => call_ret_process_9_fu_920_p_in_14_valid_read,
        p_in_15_valid_read => call_ret_process_9_fu_920_p_in_15_valid_read,
        ap_return_0 => call_ret_process_9_fu_920_ap_return_0,
        ap_return_1 => call_ret_process_9_fu_920_ap_return_1,
        ap_return_2 => call_ret_process_9_fu_920_ap_return_2,
        ap_return_3 => call_ret_process_9_fu_920_ap_return_3,
        ap_return_4 => call_ret_process_9_fu_920_ap_return_4,
        ap_return_5 => call_ret_process_9_fu_920_ap_return_5,
        ap_return_6 => call_ret_process_9_fu_920_ap_return_6,
        ap_return_7 => call_ret_process_9_fu_920_ap_return_7,
        ap_return_8 => call_ret_process_9_fu_920_ap_return_8,
        ap_return_9 => call_ret_process_9_fu_920_ap_return_9,
        ap_return_10 => call_ret_process_9_fu_920_ap_return_10,
        ap_return_11 => call_ret_process_9_fu_920_ap_return_11,
        ap_return_12 => call_ret_process_9_fu_920_ap_return_12,
        ap_return_13 => call_ret_process_9_fu_920_ap_return_13,
        ap_return_14 => call_ret_process_9_fu_920_ap_return_14,
        ap_return_15 => call_ret_process_9_fu_920_ap_return_15,
        ap_return_16 => call_ret_process_9_fu_920_ap_return_16,
        ap_return_17 => call_ret_process_9_fu_920_ap_return_17,
        ap_return_18 => call_ret_process_9_fu_920_ap_return_18,
        ap_return_19 => call_ret_process_9_fu_920_ap_return_19,
        ap_return_20 => call_ret_process_9_fu_920_ap_return_20,
        ap_return_21 => call_ret_process_9_fu_920_ap_return_21,
        ap_return_22 => call_ret_process_9_fu_920_ap_return_22,
        ap_return_23 => call_ret_process_9_fu_920_ap_return_23,
        ap_return_24 => call_ret_process_9_fu_920_ap_return_24,
        ap_return_25 => call_ret_process_9_fu_920_ap_return_25,
        ap_return_26 => call_ret_process_9_fu_920_ap_return_26,
        ap_return_27 => call_ret_process_9_fu_920_ap_return_27,
        ap_return_28 => call_ret_process_9_fu_920_ap_return_28,
        ap_return_29 => call_ret_process_9_fu_920_ap_return_29,
        ap_return_30 => call_ret_process_9_fu_920_ap_return_30,
        ap_return_31 => call_ret_process_9_fu_920_ap_return_31,
        ap_return_32 => call_ret_process_9_fu_920_ap_return_32,
        ap_return_33 => call_ret_process_9_fu_920_ap_return_33,
        ap_return_34 => call_ret_process_9_fu_920_ap_return_34,
        ap_return_35 => call_ret_process_9_fu_920_ap_return_35,
        ap_return_36 => call_ret_process_9_fu_920_ap_return_36,
        ap_return_37 => call_ret_process_9_fu_920_ap_return_37,
        ap_return_38 => call_ret_process_9_fu_920_ap_return_38,
        ap_return_39 => call_ret_process_9_fu_920_ap_return_39,
        ap_return_40 => call_ret_process_9_fu_920_ap_return_40,
        ap_return_41 => call_ret_process_9_fu_920_ap_return_41,
        ap_return_42 => call_ret_process_9_fu_920_ap_return_42,
        ap_return_43 => call_ret_process_9_fu_920_ap_return_43,
        ap_return_44 => call_ret_process_9_fu_920_ap_return_44,
        ap_return_45 => call_ret_process_9_fu_920_ap_return_45,
        ap_return_46 => call_ret_process_9_fu_920_ap_return_46,
        ap_return_47 => call_ret_process_9_fu_920_ap_return_47,
        ap_ce => call_ret_process_9_fu_920_ap_ce);

    call_ret_i_process_10_fu_1062 : component process_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_i_process_10_fu_1062_ap_start,
        ap_done => call_ret_i_process_10_fu_1062_ap_done,
        ap_idle => call_ret_i_process_10_fu_1062_ap_idle,
        ap_ready => call_ret_i_process_10_fu_1062_ap_ready,
        p_in_0_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474,
        p_in_1_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509,
        p_in_2_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531,
        p_in_3_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553,
        p_in_4_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575,
        p_in_5_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597,
        p_in_6_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619,
        p_in_7_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641,
        p_in_8_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663,
        p_in_9_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685,
        p_in_10_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707,
        p_in_11_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729,
        p_in_12_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751,
        p_in_13_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773,
        p_in_14_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795,
        p_in_0_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485,
        p_in_1_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520,
        p_in_2_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542,
        p_in_3_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564,
        p_in_4_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586,
        p_in_5_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608,
        p_in_6_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630,
        p_in_7_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652,
        p_in_8_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674,
        p_in_9_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696,
        p_in_10_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718,
        p_in_11_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740,
        p_in_12_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762,
        p_in_13_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784,
        p_in_14_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806,
        p_in_0_valid_read => call_ret_i_process_10_fu_1062_p_in_0_valid_read,
        ap_return_0 => call_ret_i_process_10_fu_1062_ap_return_0,
        ap_return_1 => call_ret_i_process_10_fu_1062_ap_return_1,
        ap_return_2 => call_ret_i_process_10_fu_1062_ap_return_2,
        ap_return_3 => call_ret_i_process_10_fu_1062_ap_return_3,
        ap_return_4 => call_ret_i_process_10_fu_1062_ap_return_4,
        ap_return_5 => call_ret_i_process_10_fu_1062_ap_return_5,
        ap_return_6 => call_ret_i_process_10_fu_1062_ap_return_6,
        ap_return_7 => call_ret_i_process_10_fu_1062_ap_return_7,
        ap_return_8 => call_ret_i_process_10_fu_1062_ap_return_8,
        ap_return_9 => call_ret_i_process_10_fu_1062_ap_return_9,
        ap_return_10 => call_ret_i_process_10_fu_1062_ap_return_10,
        ap_return_11 => call_ret_i_process_10_fu_1062_ap_return_11,
        ap_return_12 => call_ret_i_process_10_fu_1062_ap_return_12,
        ap_return_13 => call_ret_i_process_10_fu_1062_ap_return_13,
        ap_return_14 => call_ret_i_process_10_fu_1062_ap_return_14,
        ap_return_15 => call_ret_i_process_10_fu_1062_ap_return_15,
        ap_return_16 => call_ret_i_process_10_fu_1062_ap_return_16,
        ap_return_17 => call_ret_i_process_10_fu_1062_ap_return_17,
        ap_return_18 => call_ret_i_process_10_fu_1062_ap_return_18,
        ap_return_19 => call_ret_i_process_10_fu_1062_ap_return_19,
        ap_return_20 => call_ret_i_process_10_fu_1062_ap_return_20,
        ap_return_21 => call_ret_i_process_10_fu_1062_ap_return_21,
        ap_return_22 => call_ret_i_process_10_fu_1062_ap_return_22,
        ap_return_23 => call_ret_i_process_10_fu_1062_ap_return_23,
        ap_return_24 => call_ret_i_process_10_fu_1062_ap_return_24,
        ap_return_25 => call_ret_i_process_10_fu_1062_ap_return_25,
        ap_return_26 => call_ret_i_process_10_fu_1062_ap_return_26,
        ap_return_27 => call_ret_i_process_10_fu_1062_ap_return_27,
        ap_return_28 => call_ret_i_process_10_fu_1062_ap_return_28,
        ap_return_29 => call_ret_i_process_10_fu_1062_ap_return_29,
        ap_return_30 => call_ret_i_process_10_fu_1062_ap_return_30,
        ap_return_31 => call_ret_i_process_10_fu_1062_ap_return_31,
        ap_return_32 => call_ret_i_process_10_fu_1062_ap_return_32,
        ap_return_33 => call_ret_i_process_10_fu_1062_ap_return_33,
        ap_return_34 => call_ret_i_process_10_fu_1062_ap_return_34,
        ap_return_35 => call_ret_i_process_10_fu_1062_ap_return_35,
        ap_return_36 => call_ret_i_process_10_fu_1062_ap_return_36,
        ap_return_37 => call_ret_i_process_10_fu_1062_ap_return_37,
        ap_return_38 => call_ret_i_process_10_fu_1062_ap_return_38,
        ap_return_39 => call_ret_i_process_10_fu_1062_ap_return_39,
        ap_return_40 => call_ret_i_process_10_fu_1062_ap_return_40,
        ap_return_41 => call_ret_i_process_10_fu_1062_ap_return_41,
        ap_return_42 => call_ret_i_process_10_fu_1062_ap_return_42,
        ap_return_43 => call_ret_i_process_10_fu_1062_ap_return_43,
        ap_return_44 => call_ret_i_process_10_fu_1062_ap_return_44,
        ap_ce => call_ret_i_process_10_fu_1062_ap_ce);

    fft_top_mux_164_11iI_U562 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => call_ret_i_process_10_fu_1062_ap_return_42,
        din1 => call_ret_i_process_10_fu_1062_ap_return_39,
        din2 => call_ret_i_process_10_fu_1062_ap_return_36,
        din3 => call_ret_i_process_10_fu_1062_ap_return_33,
        din4 => call_ret_i_process_10_fu_1062_ap_return_30,
        din5 => call_ret_i_process_10_fu_1062_ap_return_27,
        din6 => call_ret_i_process_10_fu_1062_ap_return_24,
        din7 => call_ret_i_process_10_fu_1062_ap_return_21,
        din8 => call_ret_i_process_10_fu_1062_ap_return_18,
        din9 => call_ret_i_process_10_fu_1062_ap_return_15,
        din10 => call_ret_i_process_10_fu_1062_ap_return_12,
        din11 => call_ret_i_process_10_fu_1062_ap_return_9,
        din12 => call_ret_i_process_10_fu_1062_ap_return_6,
        din13 => call_ret_i_process_10_fu_1062_ap_return_3,
        din14 => call_ret_i_process_10_fu_1062_ap_return_0,
        din15 => delayline_Array_samp_52_q0,
        din16 => control_bits_V,
        dout => temp_tagged_output_t_fu_1904_p18);

    fft_top_mux_164_11iI_U563 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => call_ret_i_process_10_fu_1062_ap_return_43,
        din1 => call_ret_i_process_10_fu_1062_ap_return_40,
        din2 => call_ret_i_process_10_fu_1062_ap_return_37,
        din3 => call_ret_i_process_10_fu_1062_ap_return_34,
        din4 => call_ret_i_process_10_fu_1062_ap_return_31,
        din5 => call_ret_i_process_10_fu_1062_ap_return_28,
        din6 => call_ret_i_process_10_fu_1062_ap_return_25,
        din7 => call_ret_i_process_10_fu_1062_ap_return_22,
        din8 => call_ret_i_process_10_fu_1062_ap_return_19,
        din9 => call_ret_i_process_10_fu_1062_ap_return_16,
        din10 => call_ret_i_process_10_fu_1062_ap_return_13,
        din11 => call_ret_i_process_10_fu_1062_ap_return_10,
        din12 => call_ret_i_process_10_fu_1062_ap_return_7,
        din13 => call_ret_i_process_10_fu_1062_ap_return_4,
        din14 => call_ret_i_process_10_fu_1062_ap_return_1,
        din15 => delayline_Array_samp_217_q0,
        din16 => control_bits_V,
        dout => temp_tagged_output_t_1_fu_1942_p18);

    fft_top_mux_164_12iS_U564 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => call_ret_i_process_10_fu_1062_ap_return_44,
        din1 => call_ret_i_process_10_fu_1062_ap_return_41,
        din2 => call_ret_i_process_10_fu_1062_ap_return_38,
        din3 => call_ret_i_process_10_fu_1062_ap_return_35,
        din4 => call_ret_i_process_10_fu_1062_ap_return_32,
        din5 => call_ret_i_process_10_fu_1062_ap_return_29,
        din6 => call_ret_i_process_10_fu_1062_ap_return_26,
        din7 => call_ret_i_process_10_fu_1062_ap_return_23,
        din8 => call_ret_i_process_10_fu_1062_ap_return_20,
        din9 => call_ret_i_process_10_fu_1062_ap_return_17,
        din10 => call_ret_i_process_10_fu_1062_ap_return_14,
        din11 => call_ret_i_process_10_fu_1062_ap_return_11,
        din12 => call_ret_i_process_10_fu_1062_ap_return_8,
        din13 => call_ret_i_process_10_fu_1062_ap_return_5,
        din14 => call_ret_i_process_10_fu_1062_ap_return_2,
        din15 => delayline_Array_vali_49_q0,
        din16 => control_bits_V,
        dout => temp_tagged_output_t_2_fu_1980_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2693_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    call_ret_i_process_10_fu_1062_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_i_process_10_fu_1062_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op125_call_state4_state3 = ap_const_boolean_1))) then 
                    call_ret_i_process_10_fu_1062_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_i_process_10_fu_1062_ap_ready = ap_const_logic_1)) then 
                    call_ret_i_process_10_fu_1062_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    call_ret_process_9_fu_920_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_process_9_fu_920_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_predicate_op231_call_state12_state11 = ap_const_boolean_1))) then 
                    call_ret_process_9_fu_920_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_process_9_fu_920_ap_ready = ap_const_logic_1)) then 
                    call_ret_process_9_fu_920_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_genChain_6_fu_839_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_genChain_6_fu_839_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op178_call_state4_state3 = ap_const_boolean_1))) then 
                    grp_genChain_6_fu_839_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_genChain_6_fu_839_ap_ready = ap_const_logic_1)) then 
                    grp_genChain_6_fu_839_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= p_sampleIn_V_superSample_dout(335 downto 320);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= p_sampleIn_V_superSample_dout(95 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= p_sampleIn_V_superSample_dout(351 downto 336);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= p_sampleIn_V_superSample_dout(111 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= p_sampleIn_V_superSample_dout(367 downto 352);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= p_sampleIn_V_superSample_dout(127 downto 112);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= p_sampleIn_V_superSample_dout(383 downto 368);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= p_sampleIn_V_superSample_dout(143 downto 128);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= p_sampleIn_V_superSample_dout(399 downto 384);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= p_sampleIn_V_superSample_dout(159 downto 144);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= p_sampleIn_V_superSample_dout(271 downto 256);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= p_sampleIn_V_superSample_dout(415 downto 400);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= p_sampleIn_V_superSample_dout(175 downto 160);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= p_sampleIn_V_superSample_dout(431 downto 416);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= p_sampleIn_V_superSample_dout(191 downto 176);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= p_sampleIn_V_superSample_dout(447 downto 432);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= p_sampleIn_V_superSample_dout(207 downto 192);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= p_sampleIn_V_superSample_dout(463 downto 448);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= p_sampleIn_V_superSample_dout(223 downto 208);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= p_sampleIn_V_superSample_dout(479 downto 464);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= p_sampleIn_V_superSample_dout(239 downto 224);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= ap_const_lv1_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= p_sampleIn_V_superSample_dout(495 downto 480);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= p_sampleIn_V_superSample_dout(255 downto 240);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= p_sampleIn_V_superSample_dout(511 downto 496);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= p_sampleIn_V_superSample_dout(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= p_sampleIn_V_superSample_dout(287 downto 272);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= p_sampleIn_V_superSample_dout(47 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= p_sampleIn_V_superSample_dout(303 downto 288);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= p_sampleIn_V_superSample_dout(63 downto 48);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= p_sampleIn_V_superSample_dout(319 downto 304);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= p_sampleIn_V_superSample_dout(79 downto 64);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1212_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= ap_const_lv16_0;
                elsif ((empty_n_fu_1212_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= trunc_ln203_fu_1220_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474;
                end if;
            end if; 
        end if;
    end process;

    pf_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1133)) then
                if ((icmp_ln879_fu_1588_p2 = ap_const_lv1_1)) then 
                    pf_count_V <= ap_const_lv4_0;
                elsif ((icmp_ln879_fu_1588_p2 = ap_const_lv1_0)) then 
                    pf_count_V <= add_ln700_fu_1594_p2;
                end if;
            end if; 
        end if;
    end process;

    t_047_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2693 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_047_reg_460 <= t_reg_2688;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2693 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_047_reg_460 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_3_l_reg_2700_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter9_reg = ap_const_lv1_1)))) then
                and_ln498_14_reg_3104 <= and_ln498_14_fu_2479_p2;
                commuted_output_samp_10_reg_2999 <= call_ret_process_9_fu_920_ap_return_12;
                commuted_output_samp_11_reg_3004 <= call_ret_process_9_fu_920_ap_return_13;
                commuted_output_samp_12_reg_3009 <= call_ret_process_9_fu_920_ap_return_14;
                commuted_output_samp_13_reg_3014 <= call_ret_process_9_fu_920_ap_return_15;
                commuted_output_samp_14_reg_3019 <= call_ret_process_9_fu_920_ap_return_16;
                commuted_output_samp_15_reg_3024 <= call_ret_process_9_fu_920_ap_return_17;
                commuted_output_samp_16_reg_3029 <= call_ret_process_9_fu_920_ap_return_18;
                commuted_output_samp_17_reg_3034 <= call_ret_process_9_fu_920_ap_return_19;
                commuted_output_samp_18_reg_3039 <= call_ret_process_9_fu_920_ap_return_20;
                commuted_output_samp_19_reg_3044 <= call_ret_process_9_fu_920_ap_return_21;
                commuted_output_samp_1_reg_2949 <= call_ret_process_9_fu_920_ap_return_0;
                commuted_output_samp_20_reg_3049 <= call_ret_process_9_fu_920_ap_return_22;
                commuted_output_samp_21_reg_3054 <= call_ret_process_9_fu_920_ap_return_23;
                commuted_output_samp_22_reg_3059 <= call_ret_process_9_fu_920_ap_return_24;
                commuted_output_samp_23_reg_3064 <= call_ret_process_9_fu_920_ap_return_25;
                commuted_output_samp_24_reg_3069 <= call_ret_process_9_fu_920_ap_return_26;
                commuted_output_samp_25_reg_3074 <= call_ret_process_9_fu_920_ap_return_27;
                commuted_output_samp_26_reg_3079 <= call_ret_process_9_fu_920_ap_return_28;
                commuted_output_samp_27_reg_3084 <= call_ret_process_9_fu_920_ap_return_29;
                commuted_output_samp_28_reg_3089 <= call_ret_process_9_fu_920_ap_return_30;
                commuted_output_samp_29_reg_3094 <= call_ret_process_9_fu_920_ap_return_31;
                commuted_output_samp_2_reg_2954 <= call_ret_process_9_fu_920_ap_return_3;
                commuted_output_samp_30_reg_3099 <= call_ret_process_9_fu_920_ap_return_32;
                commuted_output_samp_31_reg_2994 <= call_ret_process_9_fu_920_ap_return_11;
                commuted_output_samp_3_reg_2959 <= call_ret_process_9_fu_920_ap_return_4;
                commuted_output_samp_4_reg_2964 <= call_ret_process_9_fu_920_ap_return_5;
                commuted_output_samp_5_reg_2969 <= call_ret_process_9_fu_920_ap_return_6;
                commuted_output_samp_6_reg_2974 <= call_ret_process_9_fu_920_ap_return_7;
                commuted_output_samp_7_reg_2979 <= call_ret_process_9_fu_920_ap_return_8;
                commuted_output_samp_8_reg_2984 <= call_ret_process_9_fu_920_ap_return_9;
                commuted_output_samp_9_reg_2989 <= call_ret_process_9_fu_920_ap_return_10;
                commuted_output_samp_reg_2944 <= call_ret_process_9_fu_920_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_10_reg_586 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_10_reg_586;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_11_reg_597 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_11_reg_597;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_12_reg_608 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_12_reg_608;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_13_reg_619 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_13_reg_619;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_14_reg_630 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_14_reg_630;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_15_reg_641 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_15_reg_641;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_16_reg_652 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_16_reg_652;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_17_reg_663 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_17_reg_663;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_18_reg_674 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_18_reg_674;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_19_reg_685 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_19_reg_685;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_1_reg_485 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_1_reg_485;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_20_reg_696 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_20_reg_696;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_21_reg_707 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_21_reg_707;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_22_reg_718 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_22_reg_718;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_23_reg_729 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_23_reg_729;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_24_reg_740 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_24_reg_740;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_25_reg_751 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_25_reg_751;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_26_reg_762 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_26_reg_762;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_27_reg_773 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_27_reg_773;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_28_reg_784 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_28_reg_784;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_29_reg_795 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_29_reg_795;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_2_reg_496;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_30_reg_806 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_30_reg_806;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_31_reg_817 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_31_reg_817;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_32_reg_828 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_32_reg_828;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_3_reg_509 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_3_reg_509;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_4_reg_520 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_4_reg_520;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_5_reg_531 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_5_reg_531;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_6_reg_542 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_6_reg_542;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_7_reg_553 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_7_reg_553;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_8_reg_564 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_8_reg_564;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_9_reg_575 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_9_reg_575;
                ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_474 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_474;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2524 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V <= control_count_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2524 = ap_const_lv1_1) and (icmp_ln879_fu_1588_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_count_V <= add_ln700_1_fu_1612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_fu_1212_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_3 <= icmp_ln457_fu_1550_p2;
                sample_in_read_count_1 <= add_ln700_2_fu_1544_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2524 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_3_l_reg_2700 <= delay_line_stall_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                delay_line_stall_3_l_reg_2700_pp0_iter10_reg <= delay_line_stall_3_l_reg_2700_pp0_iter9_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter2_reg <= delay_line_stall_3_l_reg_2700;
                delay_line_stall_3_l_reg_2700_pp0_iter3_reg <= delay_line_stall_3_l_reg_2700_pp0_iter2_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter4_reg <= delay_line_stall_3_l_reg_2700_pp0_iter3_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter5_reg <= delay_line_stall_3_l_reg_2700_pp0_iter4_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter6_reg <= delay_line_stall_3_l_reg_2700_pp0_iter5_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter7_reg <= delay_line_stall_3_l_reg_2700_pp0_iter6_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter8_reg <= delay_line_stall_3_l_reg_2700_pp0_iter7_reg;
                delay_line_stall_3_l_reg_2700_pp0_iter9_reg <= delay_line_stall_3_l_reg_2700_pp0_iter8_reg;
                empty_n_reg_2524_pp0_iter10_reg <= empty_n_reg_2524_pp0_iter9_reg;
                empty_n_reg_2524_pp0_iter2_reg <= empty_n_reg_2524_pp0_iter1_reg;
                empty_n_reg_2524_pp0_iter3_reg <= empty_n_reg_2524_pp0_iter2_reg;
                empty_n_reg_2524_pp0_iter4_reg <= empty_n_reg_2524_pp0_iter3_reg;
                empty_n_reg_2524_pp0_iter5_reg <= empty_n_reg_2524_pp0_iter4_reg;
                empty_n_reg_2524_pp0_iter6_reg <= empty_n_reg_2524_pp0_iter5_reg;
                empty_n_reg_2524_pp0_iter7_reg <= empty_n_reg_2524_pp0_iter6_reg;
                empty_n_reg_2524_pp0_iter8_reg <= empty_n_reg_2524_pp0_iter7_reg;
                empty_n_reg_2524_pp0_iter9_reg <= empty_n_reg_2524_pp0_iter8_reg;
                icmp_ln436_reg_2693_pp0_iter10_reg <= icmp_ln436_reg_2693_pp0_iter9_reg;
                icmp_ln436_reg_2693_pp0_iter2_reg <= icmp_ln436_reg_2693_pp0_iter1_reg;
                icmp_ln436_reg_2693_pp0_iter3_reg <= icmp_ln436_reg_2693_pp0_iter2_reg;
                icmp_ln436_reg_2693_pp0_iter4_reg <= icmp_ln436_reg_2693_pp0_iter3_reg;
                icmp_ln436_reg_2693_pp0_iter5_reg <= icmp_ln436_reg_2693_pp0_iter4_reg;
                icmp_ln436_reg_2693_pp0_iter6_reg <= icmp_ln436_reg_2693_pp0_iter5_reg;
                icmp_ln436_reg_2693_pp0_iter7_reg <= icmp_ln436_reg_2693_pp0_iter6_reg;
                icmp_ln436_reg_2693_pp0_iter8_reg <= icmp_ln436_reg_2693_pp0_iter7_reg;
                icmp_ln436_reg_2693_pp0_iter9_reg <= icmp_ln436_reg_2693_pp0_iter8_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter3_reg <= temp_tagged_output_t_1_reg_2709;
                temp_tagged_output_t_1_reg_2709_pp0_iter4_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter3_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter5_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter4_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter6_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter5_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter7_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter6_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter8_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter7_reg;
                temp_tagged_output_t_1_reg_2709_pp0_iter9_reg <= temp_tagged_output_t_1_reg_2709_pp0_iter8_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter3_reg <= temp_tagged_output_t_2_reg_2714;
                temp_tagged_output_t_2_reg_2714_pp0_iter4_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter3_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter5_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter4_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter6_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter5_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter7_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter6_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter8_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter7_reg;
                temp_tagged_output_t_2_reg_2714_pp0_iter9_reg <= temp_tagged_output_t_2_reg_2714_pp0_iter8_reg;
                temp_tagged_output_t_reg_2704_pp0_iter3_reg <= temp_tagged_output_t_reg_2704;
                temp_tagged_output_t_reg_2704_pp0_iter4_reg <= temp_tagged_output_t_reg_2704_pp0_iter3_reg;
                temp_tagged_output_t_reg_2704_pp0_iter5_reg <= temp_tagged_output_t_reg_2704_pp0_iter4_reg;
                temp_tagged_output_t_reg_2704_pp0_iter6_reg <= temp_tagged_output_t_reg_2704_pp0_iter5_reg;
                temp_tagged_output_t_reg_2704_pp0_iter7_reg <= temp_tagged_output_t_reg_2704_pp0_iter6_reg;
                temp_tagged_output_t_reg_2704_pp0_iter8_reg <= temp_tagged_output_t_reg_2704_pp0_iter7_reg;
                temp_tagged_output_t_reg_2704_pp0_iter9_reg <= temp_tagged_output_t_reg_2704_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_n_reg_2524 <= p_sampleIn_V_superSa_nbread_fu_432_p2_0;
                empty_n_reg_2524_pp0_iter1_reg <= empty_n_reg_2524;
                icmp_ln436_reg_2693 <= icmp_ln436_fu_1568_p2;
                icmp_ln436_reg_2693_pp0_iter1_reg <= icmp_ln436_reg_2693;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_2688 <= t_fu_1534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_3_l_reg_2700_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter8_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_10_reg_2754 <= grp_genChain_6_fu_839_ap_return_7;
                temp_tagged_output_t_11_reg_2759 <= grp_genChain_6_fu_839_ap_return_8;
                temp_tagged_output_t_12_reg_2764 <= grp_genChain_6_fu_839_ap_return_9;
                temp_tagged_output_t_13_reg_2769 <= grp_genChain_6_fu_839_ap_return_10;
                temp_tagged_output_t_14_reg_2774 <= grp_genChain_6_fu_839_ap_return_11;
                temp_tagged_output_t_15_reg_2779 <= grp_genChain_6_fu_839_ap_return_12;
                temp_tagged_output_t_16_reg_2784 <= grp_genChain_6_fu_839_ap_return_13;
                temp_tagged_output_t_17_reg_2789 <= grp_genChain_6_fu_839_ap_return_14;
                temp_tagged_output_t_18_reg_2794 <= grp_genChain_6_fu_839_ap_return_15;
                temp_tagged_output_t_19_reg_2799 <= grp_genChain_6_fu_839_ap_return_16;
                temp_tagged_output_t_20_reg_2804 <= grp_genChain_6_fu_839_ap_return_17;
                temp_tagged_output_t_21_reg_2809 <= grp_genChain_6_fu_839_ap_return_18;
                temp_tagged_output_t_22_reg_2814 <= grp_genChain_6_fu_839_ap_return_19;
                temp_tagged_output_t_23_reg_2819 <= grp_genChain_6_fu_839_ap_return_20;
                temp_tagged_output_t_24_reg_2824 <= grp_genChain_6_fu_839_ap_return_21;
                temp_tagged_output_t_25_reg_2829 <= grp_genChain_6_fu_839_ap_return_22;
                temp_tagged_output_t_26_reg_2834 <= grp_genChain_6_fu_839_ap_return_23;
                temp_tagged_output_t_27_reg_2839 <= grp_genChain_6_fu_839_ap_return_24;
                temp_tagged_output_t_28_reg_2844 <= grp_genChain_6_fu_839_ap_return_25;
                temp_tagged_output_t_29_reg_2849 <= grp_genChain_6_fu_839_ap_return_26;
                temp_tagged_output_t_30_reg_2854 <= grp_genChain_6_fu_839_ap_return_27;
                temp_tagged_output_t_31_reg_2859 <= grp_genChain_6_fu_839_ap_return_28;
                temp_tagged_output_t_32_reg_2864 <= grp_genChain_6_fu_839_ap_return_29;
                temp_tagged_output_t_33_reg_2869 <= grp_genChain_6_fu_839_ap_return_30;
                temp_tagged_output_t_34_reg_2874 <= grp_genChain_6_fu_839_ap_return_31;
                temp_tagged_output_t_35_reg_2879 <= grp_genChain_6_fu_839_ap_return_32;
                temp_tagged_output_t_36_reg_2884 <= grp_genChain_6_fu_839_ap_return_33;
                temp_tagged_output_t_37_reg_2889 <= grp_genChain_6_fu_839_ap_return_34;
                temp_tagged_output_t_38_reg_2894 <= grp_genChain_6_fu_839_ap_return_35;
                temp_tagged_output_t_39_reg_2899 <= grp_genChain_6_fu_839_ap_return_36;
                temp_tagged_output_t_3_reg_2719 <= grp_genChain_6_fu_839_ap_return_0;
                temp_tagged_output_t_40_reg_2904 <= grp_genChain_6_fu_839_ap_return_37;
                temp_tagged_output_t_41_reg_2909 <= grp_genChain_6_fu_839_ap_return_38;
                temp_tagged_output_t_42_reg_2914 <= grp_genChain_6_fu_839_ap_return_39;
                temp_tagged_output_t_43_reg_2919 <= grp_genChain_6_fu_839_ap_return_40;
                temp_tagged_output_t_44_reg_2924 <= grp_genChain_6_fu_839_ap_return_41;
                temp_tagged_output_t_45_reg_2929 <= grp_genChain_6_fu_839_ap_return_42;
                temp_tagged_output_t_46_reg_2934 <= grp_genChain_6_fu_839_ap_return_43;
                temp_tagged_output_t_47_reg_2939 <= grp_genChain_6_fu_839_ap_return_44;
                temp_tagged_output_t_4_reg_2724 <= grp_genChain_6_fu_839_ap_return_1;
                temp_tagged_output_t_5_reg_2729 <= grp_genChain_6_fu_839_ap_return_2;
                temp_tagged_output_t_6_reg_2734 <= grp_genChain_6_fu_839_ap_return_3;
                temp_tagged_output_t_7_reg_2739 <= grp_genChain_6_fu_839_ap_return_4;
                temp_tagged_output_t_8_reg_2744 <= grp_genChain_6_fu_839_ap_return_5;
                temp_tagged_output_t_9_reg_2749 <= grp_genChain_6_fu_839_ap_return_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_1_reg_2709 <= temp_tagged_output_t_1_fu_1942_p18;
                temp_tagged_output_t_2_reg_2714 <= temp_tagged_output_t_2_fu_1980_p18;
                temp_tagged_output_t_reg_2704 <= temp_tagged_output_t_fu_1904_p18;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln700_1_fu_1612_p2 <= std_logic_vector(unsigned(control_count_V) + unsigned(ap_const_lv4_1));
    add_ln700_2_fu_1544_p2 <= std_logic_vector(unsigned(sample_in_read_count_1) + unsigned(ap_const_lv8_1));
    add_ln700_fu_1594_p2 <= std_logic_vector(unsigned(pf_count_V) + unsigned(ap_const_lv4_1));
    and_ln498_10_fu_2455_p2 <= (call_ret_process_9_fu_920_ap_return_45 and call_ret_process_9_fu_920_ap_return_44);
    and_ln498_11_fu_2461_p2 <= (call_ret_process_9_fu_920_ap_return_47 and call_ret_process_9_fu_920_ap_return_46);
    and_ln498_12_fu_2467_p2 <= (and_ln498_11_fu_2461_p2 and and_ln498_10_fu_2455_p2);
    and_ln498_13_fu_2473_p2 <= (and_ln498_9_fu_2449_p2 and and_ln498_12_fu_2467_p2);
    and_ln498_14_fu_2479_p2 <= (and_ln498_6_fu_2431_p2 and and_ln498_13_fu_2473_p2);
    and_ln498_1_fu_2401_p2 <= (call_ret_process_9_fu_920_ap_return_35 and call_ret_process_9_fu_920_ap_return_34);
    and_ln498_2_fu_2407_p2 <= (and_ln498_fu_2395_p2 and and_ln498_1_fu_2401_p2);
    and_ln498_3_fu_2413_p2 <= (call_ret_process_9_fu_920_ap_return_37 and call_ret_process_9_fu_920_ap_return_36);
    and_ln498_4_fu_2419_p2 <= (call_ret_process_9_fu_920_ap_return_39 and call_ret_process_9_fu_920_ap_return_38);
    and_ln498_5_fu_2425_p2 <= (and_ln498_4_fu_2419_p2 and and_ln498_3_fu_2413_p2);
    and_ln498_6_fu_2431_p2 <= (and_ln498_5_fu_2425_p2 and and_ln498_2_fu_2407_p2);
    and_ln498_7_fu_2437_p2 <= (call_ret_process_9_fu_920_ap_return_41 and call_ret_process_9_fu_920_ap_return_40);
    and_ln498_8_fu_2443_p2 <= (call_ret_process_9_fu_920_ap_return_43 and call_ret_process_9_fu_920_ap_return_42);
    and_ln498_9_fu_2449_p2 <= (and_ln498_8_fu_2443_p2 and and_ln498_7_fu_2437_p2);
    and_ln498_fu_2395_p2 <= (call_ret_process_9_fu_920_ap_return_33 and call_ret_process_9_fu_920_ap_return_2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp178_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp178 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp231_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp231 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter11_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call102_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call102 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call3_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call3 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call56_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call56 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op297_write_state13 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1133_assign_proc : process(ap_CS_fsm_pp0_stage0, empty_n_reg_2524, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1133 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2524 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_76_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_903_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_903 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln436_reg_2693_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2693_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_047_phi_fu_464_p6_assign_proc : process(t_047_reg_460, t_reg_2688, icmp_ln436_reg_2693, ap_condition_903)
    begin
        if ((ap_const_boolean_1 = ap_condition_903)) then
            if ((icmp_ln436_reg_2693 = ap_const_lv1_1)) then 
                ap_phi_mux_t_047_phi_fu_464_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln436_reg_2693 = ap_const_lv1_0)) then 
                ap_phi_mux_t_047_phi_fu_464_p6 <= t_reg_2688;
            else 
                ap_phi_mux_t_047_phi_fu_464_p6 <= t_047_reg_460;
            end if;
        else 
            ap_phi_mux_t_047_phi_fu_464_p6 <= t_047_reg_460;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_10_reg_586 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_11_reg_597 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_12_reg_608 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_13_reg_619 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_14_reg_630 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_15_reg_641 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_16_reg_652 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_17_reg_663 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_18_reg_674 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_19_reg_685 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_1_reg_485 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_20_reg_696 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_21_reg_707 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_22_reg_718 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_23_reg_729 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_24_reg_740 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_25_reg_751 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_26_reg_762 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_27_reg_773 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_28_reg_784 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_29_reg_795 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_2_reg_496 <= "X";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_30_reg_806 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_31_reg_817 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_32_reg_828 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_3_reg_509 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_4_reg_520 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_5_reg_531 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_6_reg_542 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_7_reg_553 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_8_reg_564 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_9_reg_575 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_474 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op125_call_state4_assign_proc : process(delay_line_stall_3_l_reg_2700, empty_n_reg_2524_pp0_iter1_reg)
    begin
                ap_predicate_op125_call_state4 <= ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op125_call_state4_state3_assign_proc : process(empty_n_reg_2524, delay_line_stall_3)
    begin
                ap_predicate_op125_call_state4_state3 <= ((delay_line_stall_3 = ap_const_lv1_0) or (empty_n_reg_2524 = ap_const_lv1_1));
    end process;


    ap_predicate_op178_call_state4_assign_proc : process(delay_line_stall_3_l_reg_2700, empty_n_reg_2524_pp0_iter1_reg)
    begin
                ap_predicate_op178_call_state4 <= ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op178_call_state4_state3_assign_proc : process(empty_n_reg_2524, delay_line_stall_3)
    begin
                ap_predicate_op178_call_state4_state3 <= ((delay_line_stall_3 = ap_const_lv1_0) or (empty_n_reg_2524 = ap_const_lv1_1));
    end process;


    ap_predicate_op231_call_state12_assign_proc : process(empty_n_reg_2524_pp0_iter9_reg, delay_line_stall_3_l_reg_2700_pp0_iter9_reg)
    begin
                ap_predicate_op231_call_state12 <= ((delay_line_stall_3_l_reg_2700_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter9_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op231_call_state12_state11_assign_proc : process(empty_n_reg_2524_pp0_iter8_reg, delay_line_stall_3_l_reg_2700_pp0_iter8_reg)
    begin
                ap_predicate_op231_call_state12_state11 <= ((delay_line_stall_3_l_reg_2700_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter8_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op297_write_state13_assign_proc : process(delay_line_stall_3_l_reg_2700_pp0_iter10_reg, and_ln498_14_reg_3104, empty_n_reg_2524_pp0_iter10_reg)
    begin
                ap_predicate_op297_write_state13 <= (((empty_n_reg_2524_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_14_reg_3104)) or ((delay_line_stall_3_l_reg_2700_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln498_14_reg_3104)));
    end process;


    ap_ready_assign_proc : process(icmp_ln436_fu_1568_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_fu_1568_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_i_process_10_fu_1062_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_i_process_10_fu_1062_ap_ce <= ap_const_logic_1;
        else 
            call_ret_i_process_10_fu_1062_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_i_process_10_fu_1062_ap_start <= call_ret_i_process_10_fu_1062_ap_start_reg;
    call_ret_i_process_10_fu_1062_p_in_0_valid_read <= ap_phi_reg_pp0_iter2_temp_tagged_input_tr_2_reg_496(0);

    call_ret_process_9_fu_920_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp231) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_process_9_fu_920_ap_ce <= ap_const_logic_1;
        else 
            call_ret_process_9_fu_920_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_process_9_fu_920_ap_start <= call_ret_process_9_fu_920_ap_start_reg;
    call_ret_process_9_fu_920_p_in_0_valid_read <= temp_tagged_output_t_2_reg_2714_pp0_iter9_reg(0);
    call_ret_process_9_fu_920_p_in_10_valid_read <= temp_tagged_output_t_32_reg_2864(0);
    call_ret_process_9_fu_920_p_in_11_valid_read <= temp_tagged_output_t_35_reg_2879(0);
    call_ret_process_9_fu_920_p_in_12_valid_read <= temp_tagged_output_t_38_reg_2894(0);
    call_ret_process_9_fu_920_p_in_13_valid_read <= temp_tagged_output_t_41_reg_2909(0);
    call_ret_process_9_fu_920_p_in_14_valid_read <= temp_tagged_output_t_44_reg_2924(0);
    call_ret_process_9_fu_920_p_in_15_valid_read <= temp_tagged_output_t_47_reg_2939(0);
    call_ret_process_9_fu_920_p_in_1_valid_read <= temp_tagged_output_t_5_reg_2729(0);
    call_ret_process_9_fu_920_p_in_2_valid_read <= temp_tagged_output_t_8_reg_2744(0);
    call_ret_process_9_fu_920_p_in_3_valid_read <= temp_tagged_output_t_11_reg_2759(0);
    call_ret_process_9_fu_920_p_in_4_valid_read <= temp_tagged_output_t_14_reg_2774(0);
    call_ret_process_9_fu_920_p_in_5_valid_read <= temp_tagged_output_t_17_reg_2789(0);
    call_ret_process_9_fu_920_p_in_6_valid_read <= temp_tagged_output_t_20_reg_2804(0);
    call_ret_process_9_fu_920_p_in_7_valid_read <= temp_tagged_output_t_23_reg_2819(0);
    call_ret_process_9_fu_920_p_in_8_valid_read <= temp_tagged_output_t_26_reg_2834(0);
    call_ret_process_9_fu_920_p_in_9_valid_read <= temp_tagged_output_t_29_reg_2849(0);

    control_delayline_Ar_54_ce0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_54_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_54_we0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_54_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_217_ce0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_217_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_217_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_217_we0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_217_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_217_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_52_ce0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_52_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_52_we0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_52_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_49_ce0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_49_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_49_we0_assign_proc : process(delay_line_stall_3_l_reg_2700, ap_block_pp0_stage0_11001, empty_n_reg_2524_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_3_l_reg_2700 = ap_const_lv1_0) or (empty_n_reg_2524_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_49_we0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_n_fu_1212_p1 <= p_sampleIn_V_superSa_nbread_fu_432_p2_0;

    grp_genChain_6_fu_839_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp178)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp178) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_genChain_6_fu_839_ap_ce <= ap_const_logic_1;
        else 
            grp_genChain_6_fu_839_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_genChain_6_fu_839_ap_start <= grp_genChain_6_fu_839_ap_start_reg;
    grp_genChain_6_fu_839_control_bits_V_119 <= control_delayline_Ar_54_q0(4 - 1 downto 0);
    grp_genChain_6_fu_839_p_in_0_valid_read <= call_ret_i_process_10_fu_1062_ap_return_44(0);
    grp_genChain_6_fu_839_p_in_10_valid_read <= call_ret_i_process_10_fu_1062_ap_return_14(0);
    grp_genChain_6_fu_839_p_in_11_valid_read <= call_ret_i_process_10_fu_1062_ap_return_11(0);
    grp_genChain_6_fu_839_p_in_12_valid_read <= call_ret_i_process_10_fu_1062_ap_return_8(0);
    grp_genChain_6_fu_839_p_in_13_valid_read <= call_ret_i_process_10_fu_1062_ap_return_5(0);
    grp_genChain_6_fu_839_p_in_14_valid_read <= call_ret_i_process_10_fu_1062_ap_return_2(0);
    grp_genChain_6_fu_839_p_in_15_valid_read <= delayline_Array_vali_49_q0(0);
    grp_genChain_6_fu_839_p_in_1_valid_read <= call_ret_i_process_10_fu_1062_ap_return_41(0);
    grp_genChain_6_fu_839_p_in_2_valid_read <= call_ret_i_process_10_fu_1062_ap_return_38(0);
    grp_genChain_6_fu_839_p_in_3_valid_read <= call_ret_i_process_10_fu_1062_ap_return_35(0);
    grp_genChain_6_fu_839_p_in_4_valid_read <= call_ret_i_process_10_fu_1062_ap_return_32(0);
    grp_genChain_6_fu_839_p_in_5_valid_read <= call_ret_i_process_10_fu_1062_ap_return_29(0);
    grp_genChain_6_fu_839_p_in_6_valid_read <= call_ret_i_process_10_fu_1062_ap_return_26(0);
    grp_genChain_6_fu_839_p_in_7_valid_read <= call_ret_i_process_10_fu_1062_ap_return_23(0);
    grp_genChain_6_fu_839_p_in_8_valid_read <= call_ret_i_process_10_fu_1062_ap_return_20(0);
    grp_genChain_6_fu_839_p_in_9_valid_read <= call_ret_i_process_10_fu_1062_ap_return_17(0);
    icmp_ln436_fu_1568_p2 <= "1" when (ap_phi_mux_t_047_phi_fu_464_p6 = ap_const_lv9_1EF) else "0";
    icmp_ln457_fu_1550_p2 <= "0" when (sample_in_read_count_1 = ap_const_lv8_FF) else "1";
    icmp_ln879_fu_1588_p2 <= "1" when (pf_count_V = ap_const_lv4_F) else "0";
    p_sampleIn_V_superSa_nbread_fu_432_p2_0 <= (0=>(p_sampleIn_V_superSample_empty_n), others=>'-');

    p_sampleIn_V_superSample_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, p_sampleIn_V_superSample_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_sampleIn_V_superSample_empty_n = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_sampleIn_V_superSample_read <= ap_const_logic_1;
        else 
            p_sampleIn_V_superSample_read <= ap_const_logic_0;
        end if; 
    end process;


    p_sampleOut_V_superSample_blk_n_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_sampleOut_V_superSample_blk_n <= p_sampleOut_V_superSample_full_n;
        else 
            p_sampleOut_V_superSample_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_sampleOut_V_superSample_din <= (((((((((((((((((((((((((((((((commuted_output_samp_30_reg_3099 & commuted_output_samp_29_reg_3094) & commuted_output_samp_28_reg_3089) & commuted_output_samp_27_reg_3084) & commuted_output_samp_26_reg_3079) & commuted_output_samp_25_reg_3074) & commuted_output_samp_24_reg_3069) & commuted_output_samp_23_reg_3064) & commuted_output_samp_22_reg_3059) & commuted_output_samp_21_reg_3054) & commuted_output_samp_20_reg_3049) & commuted_output_samp_19_reg_3044) & commuted_output_samp_18_reg_3039) & commuted_output_samp_17_reg_3034) & commuted_output_samp_16_reg_3029) & commuted_output_samp_reg_2944) & commuted_output_samp_15_reg_3024) & commuted_output_samp_14_reg_3019) & commuted_output_samp_13_reg_3014) & commuted_output_samp_12_reg_3009) & commuted_output_samp_11_reg_3004) & commuted_output_samp_10_reg_2999) & commuted_output_samp_31_reg_2994) & commuted_output_samp_9_reg_2989) & commuted_output_samp_8_reg_2984) & commuted_output_samp_7_reg_2979) & commuted_output_samp_6_reg_2974) & commuted_output_samp_5_reg_2969) & commuted_output_samp_4_reg_2964) & commuted_output_samp_3_reg_2959) & commuted_output_samp_2_reg_2954) & commuted_output_samp_1_reg_2949);

    p_sampleOut_V_superSample_write_assign_proc : process(ap_predicate_op297_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op297_write_state13 = ap_const_boolean_1))) then 
            p_sampleOut_V_superSample_write <= ap_const_logic_1;
        else 
            p_sampleOut_V_superSample_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_1534_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(ap_phi_mux_t_047_phi_fu_464_p6));
    trunc_ln203_fu_1220_p1 <= p_sampleIn_V_superSample_dout(16 - 1 downto 0);
    zext_ln66_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V),32));
end behav;
