/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [38:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [21:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [4:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [10:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [3:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = ~(celloutsig_0_12z[4] & celloutsig_0_0z[6]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z & in_data[74]);
  assign celloutsig_1_11z = ~(celloutsig_1_10z & celloutsig_1_4z[4]);
  assign celloutsig_1_12z = ~(celloutsig_1_11z & celloutsig_1_8z[0]);
  assign celloutsig_0_33z = ~(celloutsig_0_12z[2] & celloutsig_0_28z[2]);
  assign celloutsig_0_40z = celloutsig_0_23z[3] | ~(celloutsig_0_38z);
  assign celloutsig_0_4z = celloutsig_0_3z[7] | ~(celloutsig_0_2z[7]);
  assign celloutsig_1_2z = celloutsig_1_0z[2] ^ celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_17z[1] ^ celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_7z[0] ^ celloutsig_0_1z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 26'h0000000;
    else _00_ <= { celloutsig_0_0z[9:0], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[10:4] == celloutsig_0_2z[11:5];
  assign celloutsig_0_50z = { celloutsig_0_43z[0], celloutsig_0_4z, celloutsig_0_30z } >= { celloutsig_0_3z[9:8], celloutsig_0_49z };
  assign celloutsig_1_13z = { celloutsig_1_5z[10], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z } >= celloutsig_1_5z[12:7];
  assign celloutsig_0_60z = celloutsig_0_3z[3:1] > { in_data[87], celloutsig_0_13z, celloutsig_0_50z };
  assign celloutsig_0_45z = { celloutsig_0_17z[3], celloutsig_0_10z, celloutsig_0_4z } && celloutsig_0_14z[3:1];
  assign celloutsig_1_9z = { celloutsig_1_5z[8:6], celloutsig_1_2z } && celloutsig_1_5z[10:7];
  assign celloutsig_0_19z = { celloutsig_0_2z[4:0], celloutsig_0_4z, celloutsig_0_15z } && { celloutsig_0_7z[4:2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_3z = in_data[184:175] || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_4z[12:4] || { in_data[152:145], celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[50:45], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z } || { celloutsig_0_2z[12:0], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_24z[1:0], celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_1z } || { celloutsig_0_26z[5:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_35z[5:0] < { celloutsig_0_25z[11], celloutsig_0_23z };
  assign celloutsig_0_48z = { celloutsig_0_39z[6:0], celloutsig_0_29z, celloutsig_0_45z } < { celloutsig_0_39z[17:11], celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_4z[6:1] < { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[14:1], celloutsig_0_7z } < { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[66:57] < in_data[95:86];
  assign celloutsig_0_75z = celloutsig_0_38z & ~(celloutsig_0_62z);
  assign celloutsig_0_9z = in_data[66] & ~(celloutsig_0_2z[14]);
  assign celloutsig_0_13z = celloutsig_0_4z & ~(celloutsig_0_10z);
  assign celloutsig_0_30z = celloutsig_0_2z[4] & ~(celloutsig_0_10z);
  assign celloutsig_1_4z = { in_data[184:170], celloutsig_1_2z } * { in_data[122:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_5z[6:2], celloutsig_1_5z[2], celloutsig_1_5z[0] } * { celloutsig_1_4z[5:4], celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_0z[8:5], celloutsig_0_5z, celloutsig_0_7z } * { celloutsig_0_2z[12:7], celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_16z[16:13], celloutsig_0_9z } * celloutsig_0_0z[5:1];
  assign celloutsig_0_36z = celloutsig_0_2z[11] ? celloutsig_0_35z[6:1] : celloutsig_0_18z;
  assign celloutsig_0_57z = celloutsig_0_10z ? celloutsig_0_28z : { celloutsig_0_22z[2:0], celloutsig_0_15z, celloutsig_0_40z };
  assign celloutsig_0_74z = celloutsig_0_57z[4] ? { celloutsig_0_3z[10:1], celloutsig_0_27z } : { celloutsig_0_42z[2:0], celloutsig_0_1z, celloutsig_0_48z, celloutsig_0_36z };
  assign celloutsig_1_18z = celloutsig_1_4z[15] ? { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_13z } : { 1'h0, celloutsig_1_4z[14:10], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_24z = celloutsig_0_9z ? _00_[16:12] : { celloutsig_0_14z[3], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_42z = - { celloutsig_0_41z[6:5], celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_7z = - { celloutsig_0_2z[10:7], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = - { in_data[94:92], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = - celloutsig_0_21z[11:5];
  assign celloutsig_0_25z = ~ { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_32z = ~ celloutsig_0_26z;
  assign celloutsig_0_37z = { celloutsig_0_7z[5], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_34z } | { celloutsig_0_0z[10:2], celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_6z } | { in_data[148:147], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_0z[7:3] | celloutsig_0_2z[13:9];
  assign celloutsig_0_16z = { in_data[59:51], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z } | { _00_[13:4], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_21z = { in_data[51:36], celloutsig_0_17z, celloutsig_0_4z } | { celloutsig_0_0z[10:2], celloutsig_0_0z };
  assign celloutsig_0_34z = | { celloutsig_0_0z[9:6], celloutsig_0_19z };
  assign celloutsig_0_20z = | celloutsig_0_12z;
  assign celloutsig_0_29z = | { celloutsig_0_3z[5:0], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[82:71] >> in_data[92:81];
  assign celloutsig_0_18z = celloutsig_0_14z[5:0] >> _00_[25:20];
  assign celloutsig_0_22z = celloutsig_0_3z[6:3] >> celloutsig_0_0z[9:6];
  assign celloutsig_0_3z = { in_data[27:18], celloutsig_0_1z } << celloutsig_0_2z[10:0];
  assign celloutsig_0_43z = celloutsig_0_26z[5:0] >>> celloutsig_0_26z[5:0];
  assign celloutsig_0_35z = { celloutsig_0_22z[0], celloutsig_0_34z, celloutsig_0_28z } ~^ celloutsig_0_32z;
  assign celloutsig_0_41z = { celloutsig_0_14z[1], celloutsig_0_21z } ~^ { celloutsig_0_36z[4:0], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[182:179] ^ in_data[154:151];
  assign celloutsig_0_17z = { celloutsig_0_12z[3:2], celloutsig_0_11z, celloutsig_0_5z } ^ { celloutsig_0_12z[1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_28z = { in_data[76:73], celloutsig_0_20z } ^ celloutsig_0_25z[15:11];
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_3z) | in_data[162]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 39'h0000000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_39z = { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_24z };
  always_latch
    if (clkin_data[32]) celloutsig_0_53z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_53z = celloutsig_0_37z[6:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 4'h0;
    else if (!clkin_data[96]) celloutsig_1_15z = { in_data[150:148], celloutsig_1_12z };
  assign celloutsig_0_62z = ~((celloutsig_0_60z & celloutsig_0_53z[0]) | (celloutsig_0_5z & celloutsig_0_35z[2]));
  assign celloutsig_1_1z = ~((in_data[122] & celloutsig_1_0z[2]) | (celloutsig_1_0z[3] & celloutsig_1_0z[3]));
  assign { celloutsig_1_5z[2], celloutsig_1_5z[9], celloutsig_1_5z[0], celloutsig_1_5z[8:3], celloutsig_1_5z[12:10] } = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, in_data[121:119] } & { celloutsig_1_1z, in_data[136], celloutsig_1_2z, in_data[135:134], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, in_data[139:137] };
  assign celloutsig_1_5z[1] = celloutsig_1_5z[2];
  assign { out_data[141:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
