{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:16:38 2019 " "Info: Processing started: Mon Mar 11 17:16:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_mux-SYN " "Info: Found design unit 1: display_mux-SYN" {  } { { "Display_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Display_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_mux " "Info: Found entity 1: Display_mux" {  } { { "Display_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Display_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Duration_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Duration_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Duration_ROM-Structure " "Info: Found design unit 1: Duration_ROM-Structure" {  } { { "Duration_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Duration_ROM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Duration_ROM " "Info: Found entity 1: Duration_ROM" {  } { { "Duration_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Duration_ROM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "durCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file durCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 durCounter " "Info: Found entity 1: durCounter" {  } { { "durCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/durCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqCounter " "Info: Found entity 1: freqCounter" {  } { { "freqCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/freqCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteCounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file noteCounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 noteCounter " "Info: Found entity 1: noteCounter" {  } { { "noteCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/noteCounter.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Notes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Notes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Notes-Structure " "Info: Found design unit 1: Notes-Structure" {  } { { "Notes.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Notes.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Notes " "Info: Found entity 1: Notes" {  } { { "Notes.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Notes.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveMux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file octaveMux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 octaveMux " "Info: Found entity 1: octaveMux" {  } { { "octaveMux.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/octaveMux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restCompare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file restCompare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 restCompare " "Info: Found entity 1: restCompare" {  } { { "restCompare.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/restCompare.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Song_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Song_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Song_ROM-Structure " "Info: Found design unit 1: Song_ROM-Structure" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Song_ROM " "Info: Found entity 1: Song_ROM" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robotmain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file robotmain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 robotmain " "Info: Found entity 1: robotmain" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Seven_Seg_Driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Driver-Structure " "Info: Found design unit 1: Seven_Seg_Driver-Structure" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Seven_Seg_Driver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Info: Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Seven_Seg_Driver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Servo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-Struct " "Info: Found design unit 1: Servo-Struct" {  } { { "Servo.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Servo.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Info: Found entity 1: Servo" {  } { { "Servo.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Servo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "robotmain " "Info: Elaborating entity \"robotmain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Blue_Tooth_TX_Out " "Warning: Pin \"Blue_Tooth_TX_Out\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 1280 1456 336 "Blue_Tooth_TX_Out" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_Blue " "Warning: Pin \"LED_Blue\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1280 1456 360 "LED_Blue" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_Green " "Warning: Pin \"LED_Green\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 1280 1456 376 "LED_Green" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_RED " "Warning: Pin \"LED_RED\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 376 1280 1456 392 "LED_RED" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Spare_Servo " "Warning: Pin \"Spare_Servo\" is missing source" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 544 1280 1456 560 "Spare_Servo" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Hall " "Warning: Pin \"Hall\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 496 976 1144 512 "Hall" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "BlueTooth_RCV_In " "Warning: Pin \"BlueTooth_RCV_In\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 328 976 1144 344 "BlueTooth_RCV_In" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Extra_Pin " "Warning: Pin \"Extra_Pin\" not connected" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 456 976 1144 472 "Extra_Pin" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Digit_decode.vhd 2 1 " "Warning: Using design file Digit_decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_decode-SYN " "Info: Found design unit 1: digit_decode-SYN" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Digit_decode " "Info: Found entity 1: Digit_decode" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit_decode Digit_decode:inst26 " "Info: Elaborating entity \"Digit_decode\" for hierarchy \"Digit_decode:inst26\"" {  } { { "robotmain.bdf" "inst26" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 768 688 816 880 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Digit_decode:inst26\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\"" {  } { { "Digit_decode.vhd" "lpm_decode_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_decode:inst26\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\"" {  } { { "Digit_decode.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Digit_decode.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_gpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpe " "Info: Found entity 1: decode_gpe" {  } { { "db/decode_gpe.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/decode_gpe.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpe Digit_decode:inst26\|lpm_decode:lpm_decode_component\|decode_gpe:auto_generated " "Info: Elaborating entity \"decode_gpe\" for hierarchy \"Digit_decode:inst26\|lpm_decode:lpm_decode_component\|decode_gpe:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "BigCount.vhd 2 1 " "Warning: Using design file BigCount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigcount-SYN " "Info: Found design unit 1: bigcount-SYN" {  } { { "BigCount.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/BigCount.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 BigCount " "Info: Found entity 1: BigCount" {  } { { "BigCount.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/BigCount.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BigCount BigCount:inst23 " "Info: Elaborating entity \"BigCount\" for hierarchy \"BigCount:inst23\"" {  } { { "robotmain.bdf" "inst23" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 248 1184 1328 312 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter BigCount:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"BigCount:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "BigCount.vhd" "lpm_counter_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/BigCount.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "BigCount:inst23\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"BigCount:inst23\|lpm_counter:lpm_counter_component\"" {  } { { "BigCount.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/BigCount.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49h " "Info: Found entity 1: cntr_49h" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_49h BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated " "Info: Elaborating entity \"cntr_49h\" for hierarchy \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo Servo:inst9 " "Info: Elaborating entity \"Servo\" for hierarchy \"Servo:inst9\"" {  } { { "robotmain.bdf" "inst9" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 280 704 832 376 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Go_Stop Servo.vhd(16) " "Warning (10492): VHDL Process Statement warning at Servo.vhd(16): signal \"Go_Stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Servo.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Servo.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "For_Rev Servo.vhd(18) " "Warning (10492): VHDL Process Statement warning at Servo.vhd(18): signal \"For_Rev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Servo.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Servo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:inst27 " "Info: Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:inst27\"" {  } { { "robotmain.bdf" "inst27" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 592 688 856 688 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_mux Display_mux:inst24 " "Info: Elaborating entity \"Display_mux\" for hierarchy \"Display_mux:inst24\"" {  } { { "robotmain.bdf" "inst24" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 448 584 672 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Display_mux:inst24\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Display_mux:inst24\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "lpm_mux_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_mux:inst24\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Display_mux:inst24\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vld " "Info: Found entity 1: mux_vld" {  } { { "db/mux_vld.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_vld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vld Display_mux:inst24\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated " "Info: Elaborating entity \"mux_vld\" for hierarchy \"Display_mux:inst24\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Colon_mux.vhd 2 1 " "Warning: Using design file Colon_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colon_mux-SYN " "Info: Found design unit 1: colon_mux-SYN" {  } { { "Colon_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Colon_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Colon_mux " "Info: Found entity 1: Colon_mux" {  } { { "Colon_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Colon_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colon_mux Colon_mux:inst25 " "Info: Elaborating entity \"Colon_mux\" for hierarchy \"Colon_mux:inst25\"" {  } { { "robotmain.bdf" "inst25" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 680 576 664 792 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Colon_mux:inst25\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Colon_mux:inst25\|LPM_MUX:lpm_mux_component\"" {  } { { "Colon_mux.vhd" "lpm_mux_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Colon_mux.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Colon_mux:inst25\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Colon_mux:inst25\|LPM_MUX:lpm_mux_component\"" {  } { { "Colon_mux.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Colon_mux.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sld " "Info: Found entity 1: mux_sld" {  } { { "db/mux_sld.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_sld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sld Colon_mux:inst25\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated " "Info: Elaborating entity \"mux_sld\" for hierarchy \"Colon_mux:inst25\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "durCounter durCounter:inst31 " "Info: Elaborating entity \"durCounter\" for hierarchy \"durCounter:inst31\"" {  } { { "robotmain.bdf" "inst31" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 424 1936 2080 536 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter durCounter:inst31\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"durCounter:inst31\|lpm_counter:lpm_counter_component\"" {  } { { "durCounter.tdf" "lpm_counter_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/durCounter.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "durCounter:inst31\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"durCounter:inst31\|lpm_counter:lpm_counter_component\"" {  } { { "durCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/durCounter.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_esi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_esi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_esi " "Info: Found entity 1: cntr_esi" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_esi durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated " "Info: Elaborating entity \"cntr_esi\" for hierarchy \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Duration_ROM Duration_ROM:inst6 " "Info: Elaborating entity \"Duration_ROM\" for hierarchy \"Duration_ROM:inst6\"" {  } { { "robotmain.bdf" "inst6" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 440 1752 1912 536 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Song_ROM Song_ROM:inst8 " "Info: Elaborating entity \"Song_ROM\" for hierarchy \"Song_ROM:inst8\"" {  } { { "robotmain.bdf" "inst8" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 312 1712 1912 408 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteCounter noteCounter:inst29 " "Info: Elaborating entity \"noteCounter\" for hierarchy \"noteCounter:inst29\"" {  } { { "robotmain.bdf" "inst29" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 312 1552 1696 376 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter noteCounter:inst29\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"noteCounter:inst29\|lpm_counter:lpm_counter_component\"" {  } { { "noteCounter.tdf" "lpm_counter_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/noteCounter.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "noteCounter:inst29\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"noteCounter:inst29\|lpm_counter:lpm_counter_component\"" {  } { { "noteCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/noteCounter.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_j7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j7h " "Info: Found entity 1: cntr_j7h" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j7h noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated " "Info: Elaborating entity \"cntr_j7h\" for hierarchy \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restCompare restCompare:inst11 " "Info: Elaborating entity \"restCompare\" for hierarchy \"restCompare:inst11\"" {  } { { "robotmain.bdf" "inst11" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 800 1552 1680 896 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare restCompare:inst11\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"restCompare:inst11\|lpm_compare:lpm_compare_component\"" {  } { { "restCompare.tdf" "lpm_compare_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/restCompare.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "restCompare:inst11\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"restCompare:inst11\|lpm_compare:lpm_compare_component\"" {  } { { "restCompare.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/restCompare.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rci " "Info: Found entity 1: cmpr_rci" {  } { { "db/cmpr_rci.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cmpr_rci.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rci restCompare:inst11\|lpm_compare:lpm_compare_component\|cmpr_rci:auto_generated " "Info: Elaborating entity \"cmpr_rci\" for hierarchy \"restCompare:inst11\|lpm_compare:lpm_compare_component\|cmpr_rci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqCounter freqCounter:inst30 " "Info: Elaborating entity \"freqCounter\" for hierarchy \"freqCounter:inst30\"" {  } { { "robotmain.bdf" "inst30" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 552 1936 2080 664 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter freqCounter:inst30\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"freqCounter:inst30\|lpm_counter:lpm_counter_component\"" {  } { { "freqCounter.tdf" "lpm_counter_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/freqCounter.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "freqCounter:inst30\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"freqCounter:inst30\|lpm_counter:lpm_counter_component\"" {  } { { "freqCounter.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/freqCounter.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gsi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gsi " "Info: Found entity 1: cntr_gsi" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gsi freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated " "Info: Elaborating entity \"cntr_gsi\" for hierarchy \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octaveMux octaveMux:inst10 " "Info: Elaborating entity \"octaveMux\" for hierarchy \"octaveMux:inst10\"" {  } { { "robotmain.bdf" "inst10" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 192 1896 1984 304 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX octaveMux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"octaveMux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "octaveMux.tdf" "lpm_mux_component" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/octaveMux.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "octaveMux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"octaveMux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "octaveMux.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/octaveMux.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h9c " "Info: Found entity 1: mux_h9c" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h9c octaveMux:inst10\|LPM_MUX:lpm_mux_component\|mux_h9c:auto_generated " "Info: Elaborating entity \"mux_h9c\" for hierarchy \"octaveMux:inst10\|LPM_MUX:lpm_mux_component\|mux_h9c:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Notes Notes:inst7 " "Info: Elaborating entity \"Notes\" for hierarchy \"Notes:inst7\"" {  } { { "robotmain.bdf" "inst7" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 568 1744 1912 664 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Front_IR_Sensor " "Warning: The bidir \"Front_IR_Sensor\" has no source; inserted an always disabled tri-state buffer." {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 608 1104 1280 624 "Front_IR_Sensor" "" } } } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Left_IR_Sensor " "Warning: The bidir \"Left_IR_Sensor\" has no source; inserted an always disabled tri-state buffer." {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 624 1104 1280 640 "Left_IR_Sensor" "" } } } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Right_IR_Sensor " "Warning: The bidir \"Right_IR_Sensor\" has no source; inserted an always disabled tri-state buffer." {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 640 1104 1280 656 "Right_IR_Sensor" "" } } } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRight_IR_Sensor " "Warning: The bidir \"BRight_IR_Sensor\" has no source; inserted an always disabled tri-state buffer." {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 672 1104 1280 688 "BRight_IR_Sensor" "" } } } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BLeft_IR_Sensor " "Warning: The bidir \"BLeft_IR_Sensor\" has no source; inserted an always disabled tri-state buffer." {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 688 1104 1280 704 "BLeft_IR_Sensor" "" } } } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Blue_Tooth_TX_Out GND " "Warning (13410): Pin \"Blue_Tooth_TX_Out\" stuck at GND" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 1280 1456 336 "Blue_Tooth_TX_Out" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Blue GND " "Warning (13410): Pin \"LED_Blue\" stuck at GND" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1280 1456 360 "LED_Blue" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Green GND " "Warning (13410): Pin \"LED_Green\" stuck at GND" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 1280 1456 376 "LED_Green" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_RED GND " "Warning (13410): Pin \"LED_RED\" stuck at GND" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 376 1280 1456 392 "LED_RED" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Spare_Servo GND " "Warning (13410): Pin \"Spare_Servo\" stuck at GND" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 544 1280 1456 560 "Spare_Servo" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[1\] " "Warning (15610): No output dependent on input pin \"Dip\[1\]\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 408 976 1144 424 "Dip\[2\]" "" } { 424 976 1144 440 "Dip\[1\]" "" } { 440 976 1144 456 "Dip\[0\]" "" } { 312 576 704 328 "Dip\[0\]" "" } { 816 1776 1816 832 "Dip\[2\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hall " "Warning (15610): No output dependent on input pin \"Hall\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 496 976 1144 512 "Hall" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BlueTooth_RCV_In " "Warning (15610): No output dependent on input pin \"BlueTooth_RCV_In\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 328 976 1144 344 "BlueTooth_RCV_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Extra_Pin " "Warning (15610): No output dependent on input pin \"Extra_Pin\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 456 976 1144 472 "Extra_Pin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Info: Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Info: Implemented 5 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Info: Implemented 133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Allocated 279 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 17:16:41 2019 " "Info: Processing ended: Mon Mar 11 17:16:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:16:42 2019 " "Info: Processing started: Mon Mar 11 17:16:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "robotmain EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"robotmain\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_50MHZ Global clock in PIN 64 " "Info: Automatically promoted signal \"Clk_50MHZ\" to use Global clock in PIN 64" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] Global clock " "Info: Automatically promoted signal \"octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]\" to use Global clock" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] Global clock " "Info: Automatically promoted some destinations of signal \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella21 " "Info: Destination \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella21\" may be non-global or may not use global clock" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Display_mux:inst24\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~7 " "Info: Destination \"Display_mux:inst24\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~7\" may be non-global or may not use global clock" {  } { { "db/mux_vld.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout Global clock " "Info: Automatically promoted some destinations of signal \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst3 " "Info: Destination \"inst3\" may be non-global or may not use global clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst4 " "Info: Destination \"inst4\" may be non-global or may not use global clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 800 2000 2064 848 "inst4" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella4 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella4\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 118 2 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Blue_Tooth_TX_out " "Warning: Ignored I/O standard assignment to node \"Blue_Tooth_TX_out\"" {  } { { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_out" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Blue_Tooth_TX_out " "Warning: Node \"Blue_Tooth_TX_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.303 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LAB_X6_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y4; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns inst3 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst28 inst3 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(2.322 ns) 5.303 ns Speaker_74 3 PIN PIN_74 0 " "Info: 3: + IC(1.625 ns) + CELL(2.322 ns) = 5.303 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'Speaker_74'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { inst3 Speaker_74 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 1280 1456 576 "Speaker_74" "" } { 736 2064 2129 752 "Speaker_74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 47.56 % ) " "Info: Total cell delay = 2.522 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.781 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.781 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { inst28 inst3 Speaker_74 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "1 394 " "Warning: 1 (of 394) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "1 " "Info: Found 1 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst18 " "Info: Node \"inst18\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Warning: Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Front_IR_Sensor a permanently disabled " "Info: Pin Front_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Front_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Front_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 608 1104 1280 624 "Front_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Left_IR_Sensor a permanently disabled " "Info: Pin Left_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Left_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 624 1104 1280 640 "Left_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Right_IR_Sensor a permanently disabled " "Info: Pin Right_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Right_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 640 1104 1280 656 "Right_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRight_IR_Sensor a permanently disabled " "Info: Pin BRight_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BRight_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BRight_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 672 1104 1280 688 "BRight_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BLeft_IR_Sensor a permanently disabled " "Info: Pin BLeft_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BLeft_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLeft_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 688 1104 1280 704 "BLeft_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Blue_Tooth_TX_Out GND " "Info: Pin Blue_Tooth_TX_Out has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Blue_Tooth_TX_Out } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_Out" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 1280 1456 336 "Blue_Tooth_TX_Out" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Blue_Tooth_TX_Out } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Blue_Tooth_TX_Out } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Blue GND " "Info: Pin LED_Blue has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_Blue } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Blue" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1280 1456 360 "LED_Blue" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Blue } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Blue } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Green GND " "Info: Pin LED_Green has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_Green } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Green" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 1280 1456 376 "LED_Green" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Green } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Green } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_RED GND " "Info: Pin LED_RED has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_RED } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_RED" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 376 1280 1456 392 "LED_RED" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Spare_Servo GND " "Info: Pin Spare_Servo has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Spare_Servo } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Spare_Servo" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 544 1280 1456 560 "Spare_Servo" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Spare_Servo } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Spare_Servo } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Front_IR_Sensor VCC " "Info: Pin Front_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Front_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Front_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 608 1104 1280 624 "Front_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Left_IR_Sensor VCC " "Info: Pin Left_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Left_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 624 1104 1280 640 "Left_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Right_IR_Sensor VCC " "Info: Pin Right_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Right_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 640 1104 1280 656 "Right_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BRight_IR_Sensor VCC " "Info: Pin BRight_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BRight_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BRight_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 672 1104 1280 688 "BRight_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BLeft_IR_Sensor VCC " "Info: Pin BLeft_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BLeft_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLeft_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 688 1104 1280 704 "BLeft_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.fit.smsg " "Info: Generated suppressed messages file C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Allocated 317 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 17:16:42 2019 " "Info: Processing ended: Mon Mar 11 17:16:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:16:43 2019 " "Info: Processing started: Mon Mar 11 17:16:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Allocated 238 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 17:16:43 2019 " "Info: Processing ended: Mon Mar 11 17:16:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:16:44 2019 " "Info: Processing started: Mon Mar 11 17:16:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1 " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1 " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux0~162 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux0~162\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux0~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux0~161 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux0~161\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux0~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux0~160 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux0~160\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux0~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux0~159 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux0~159\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux0~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~317 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~317\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~317" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~316 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~316\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~316" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~315 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~315\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~315" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~314 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~314\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~314" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~313 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~313\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~313" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~312 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~312\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~312" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux1~311 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux1~311\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux1~311" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUTCOUT1 " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUTCOUT1\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7 " "Info: Detected gated clock \"octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7\" as buffer" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux0 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux0\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] " "Info: Detected gated clock \"octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]\" as buffer" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1 " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 81 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 81 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1 " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Song_ROM:inst8\|Mux7~250 " "Info: Detected gated clock \"Song_ROM:inst8\|Mux7~250\" as buffer" {  } { { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Song_ROM:inst8\|Mux7~250" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1 " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 89 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 89 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 65 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUTCOUT1 " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUTCOUT1\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUTCOUT1 " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUTCOUT1\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 73 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUT " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUT\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 73 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 57 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] register freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] 37.95 MHz 26.348 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 37.95 MHz between source register \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]\" and destination register \"freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]\" (period= 26.348 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.838 ns + Longest register register " "Info: + Longest register to register delay is 5.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y3_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N0; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.747 ns) 1.656 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT 2 COMB LC_X6_Y3_N0 2 " "Info: 2: + IC(0.909 ns) + CELL(0.747 ns) = 1.656 ns; Loc. = LC_X6_Y3_N0; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.779 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT 3 COMB LC_X6_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.779 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.902 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT 4 COMB LC_X6_Y3_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.902 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.025 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT 5 COMB LC_X6_Y3_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.025 ns; Loc. = LC_X6_Y3_N3; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.286 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT 6 COMB LC_X6_Y3_N4 4 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.286 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.261 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout 7 COMB LC_X6_Y3_N8 9 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 3.261 ns; Loc. = LC_X6_Y3_N8; Fanout = 9; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.908 ns) 5.838 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] 8 REG LC_X6_Y3_N7 3 " "Info: 8: + IC(0.669 ns) + CELL(1.908 ns) = 5.838 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.260 ns ( 72.97 % ) " "Info: Total cell delay = 4.260 ns ( 72.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 27.03 % ) " "Info: Total interconnect delay = 1.578 ns ( 27.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-19.801 ns - Smallest " "Info: - Smallest clock skew is -19.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 11.392 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 11.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] 2 REG LC_X3_Y3_N0 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N0; Fanout = 4; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.914 ns) 6.632 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] 3 COMB LC_X3_Y1_N2 8 " "Info: 3: + IC(1.884 ns) + CELL(0.914 ns) = 6.632 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(0.918 ns) 11.392 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] 4 REG LC_X6_Y3_N7 3 " "Info: 4: + IC(3.842 ns) + CELL(0.918 ns) = 11.392 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.760 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.289 ns ( 37.65 % ) " "Info: Total cell delay = 4.289 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.103 ns ( 62.35 % ) " "Info: Total interconnect delay = 7.103 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "11.392 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "11.392 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 31.193 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 31.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] 2 REG LC_X4_Y3_N4 9 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N4; Fanout = 9; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.294 ns) 8.428 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\] 3 REG LC_X7_Y3_N1 3 " "Info: 3: + IC(3.300 ns) + CELL(1.294 ns) = 8.428 ns; Loc. = LC_X7_Y3_N1; Fanout = 3; REG Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.747 ns) 10.076 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT 4 COMB LC_X7_Y3_N1 2 " "Info: 4: + IC(0.901 ns) + CELL(0.747 ns) = 10.076 ns; Loc. = LC_X7_Y3_N1; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.199 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT 5 COMB LC_X7_Y3_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.199 ns; Loc. = LC_X7_Y3_N2; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.322 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT 6 COMB LC_X7_Y3_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 10.322 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 10.583 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT 7 COMB LC_X7_Y3_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 10.583 ns; Loc. = LC_X7_Y3_N4; Fanout = 3; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 11.558 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout 8 COMB LC_X7_Y3_N7 14 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 11.558 ns; Loc. = LC_X7_Y3_N7; Fanout = 14; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.643 ns) + CELL(1.294 ns) 16.495 ns noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\] 9 REG LC_X5_Y1_N1 30 " "Info: 9: + IC(3.643 ns) + CELL(1.294 ns) = 16.495 ns; Loc. = LC_X5_Y1_N1; Fanout = 30; REG Node = 'noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.511 ns) 18.600 ns Song_ROM:inst8\|Mux1~313 10 COMB LC_X6_Y1_N0 4 " "Info: 10: + IC(1.594 ns) + CELL(0.511 ns) = 18.600 ns; Loc. = LC_X6_Y1_N0; Fanout = 4; COMB Node = 'Song_ROM:inst8\|Mux1~313'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.740 ns) 20.103 ns Song_ROM:inst8\|Mux0~159 11 COMB LC_X6_Y1_N7 1 " "Info: 11: + IC(0.763 ns) + CELL(0.740 ns) = 20.103 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~159'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.511 ns) 21.404 ns Song_ROM:inst8\|Mux0~161 12 COMB LC_X6_Y1_N2 1 " "Info: 12: + IC(0.790 ns) + CELL(0.511 ns) = 21.404 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~161'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.740 ns) 23.899 ns Song_ROM:inst8\|Mux0~162 13 COMB LC_X3_Y1_N4 1 " "Info: 13: + IC(1.755 ns) + CELL(0.740 ns) = 23.899 ns; Loc. = LC_X3_Y1_N4; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~162'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 24.633 ns Song_ROM:inst8\|Mux0 14 COMB LC_X3_Y1_N5 2 " "Info: 14: + IC(0.534 ns) + CELL(0.200 ns) = 24.633 ns; Loc. = LC_X3_Y1_N5; Fanout = 2; COMB Node = 'Song_ROM:inst8\|Mux0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 25.928 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7 15 COMB LC_X3_Y1_N1 1 " "Info: 15: + IC(0.784 ns) + CELL(0.511 ns) = 25.928 ns; Loc. = LC_X3_Y1_N1; Fanout = 1; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 26.433 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] 16 COMB LC_X3_Y1_N2 8 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 26.433 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(0.918 ns) 31.193 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] 17 REG LC_X6_Y3_N0 3 " "Info: 17: + IC(3.842 ns) + CELL(0.918 ns) = 31.193 ns; Loc. = LC_X6_Y3_N0; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.760 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.605 ns ( 37.20 % ) " "Info: Total cell delay = 11.605 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.588 ns ( 62.80 % ) " "Info: Total interconnect delay = 19.588 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "31.193 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "31.193 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "11.392 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "11.392 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "31.193 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "31.193 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 1.908ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "11.392 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "11.392 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "31.193 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "31.193 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk_50MHZ 113 " "Warning: Circuit may not operate. Detected 113 non-operational path(s) clocked by clock \"Clk_50MHZ\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst28 inst28 Clk_50MHZ 18.917 ns " "Info: Found hold time violation between source  pin or register \"inst28\" and destination pin or register \"inst28\" for clock \"Clk_50MHZ\" (Hold time is 18.917 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "20.605 ns + Largest " "Info: + Largest clock skew is 20.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 37.452 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 37.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] 2 REG LC_X4_Y3_N4 9 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N4; Fanout = 9; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.294 ns) 8.428 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\] 3 REG LC_X7_Y3_N1 3 " "Info: 3: + IC(3.300 ns) + CELL(1.294 ns) = 8.428 ns; Loc. = LC_X7_Y3_N1; Fanout = 3; REG Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.747 ns) 10.076 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT 4 COMB LC_X7_Y3_N1 2 " "Info: 4: + IC(0.901 ns) + CELL(0.747 ns) = 10.076 ns; Loc. = LC_X7_Y3_N1; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.199 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT 5 COMB LC_X7_Y3_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.199 ns; Loc. = LC_X7_Y3_N2; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.322 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT 6 COMB LC_X7_Y3_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 10.322 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 10.583 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT 7 COMB LC_X7_Y3_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 10.583 ns; Loc. = LC_X7_Y3_N4; Fanout = 3; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 11.558 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout 8 COMB LC_X7_Y3_N7 14 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 11.558 ns; Loc. = LC_X7_Y3_N7; Fanout = 14; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.643 ns) + CELL(1.294 ns) 16.495 ns noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\] 9 REG LC_X5_Y1_N1 30 " "Info: 9: + IC(3.643 ns) + CELL(1.294 ns) = 16.495 ns; Loc. = LC_X5_Y1_N1; Fanout = 30; REG Node = 'noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.511 ns) 18.600 ns Song_ROM:inst8\|Mux1~313 10 COMB LC_X6_Y1_N0 4 " "Info: 10: + IC(1.594 ns) + CELL(0.511 ns) = 18.600 ns; Loc. = LC_X6_Y1_N0; Fanout = 4; COMB Node = 'Song_ROM:inst8\|Mux1~313'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.740 ns) 20.103 ns Song_ROM:inst8\|Mux0~159 11 COMB LC_X6_Y1_N7 1 " "Info: 11: + IC(0.763 ns) + CELL(0.740 ns) = 20.103 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~159'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.511 ns) 21.404 ns Song_ROM:inst8\|Mux0~161 12 COMB LC_X6_Y1_N2 1 " "Info: 12: + IC(0.790 ns) + CELL(0.511 ns) = 21.404 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~161'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.740 ns) 23.899 ns Song_ROM:inst8\|Mux0~162 13 COMB LC_X3_Y1_N4 1 " "Info: 13: + IC(1.755 ns) + CELL(0.740 ns) = 23.899 ns; Loc. = LC_X3_Y1_N4; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~162'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 24.633 ns Song_ROM:inst8\|Mux0 14 COMB LC_X3_Y1_N5 2 " "Info: 14: + IC(0.534 ns) + CELL(0.200 ns) = 24.633 ns; Loc. = LC_X3_Y1_N5; Fanout = 2; COMB Node = 'Song_ROM:inst8\|Mux0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 25.928 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7 15 COMB LC_X3_Y1_N1 1 " "Info: 15: + IC(0.784 ns) + CELL(0.511 ns) = 25.928 ns; Loc. = LC_X3_Y1_N1; Fanout = 1; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 26.433 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] 16 COMB LC_X3_Y1_N2 8 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 26.433 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(1.294 ns) 31.569 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] 17 REG LC_X6_Y3_N0 3 " "Info: 17: + IC(3.842 ns) + CELL(1.294 ns) = 31.569 ns; Loc. = LC_X6_Y3_N0; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.747 ns) 33.225 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT 18 COMB LC_X6_Y3_N0 2 " "Info: 18: + IC(0.909 ns) + CELL(0.747 ns) = 33.225 ns; Loc. = LC_X6_Y3_N0; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.348 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT 19 COMB LC_X6_Y3_N1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 33.348 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.471 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT 20 COMB LC_X6_Y3_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 33.471 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.594 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT 21 COMB LC_X6_Y3_N3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 33.594 ns; Loc. = LC_X6_Y3_N3; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 33.855 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT 22 COMB LC_X6_Y3_N4 4 " "Info: 22: + IC(0.000 ns) + CELL(0.261 ns) = 33.855 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 34.830 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout 23 COMB LC_X6_Y3_N8 9 " "Info: 23: + IC(0.000 ns) + CELL(0.975 ns) = 34.830 ns; Loc. = LC_X6_Y3_N8; Fanout = 9; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.918 ns) 37.452 ns inst28 24 REG LC_X6_Y4_N3 3 " "Info: 24: + IC(1.704 ns) + CELL(0.918 ns) = 37.452 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.251 ns ( 40.72 % ) " "Info: Total cell delay = 15.251 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.201 ns ( 59.28 % ) " "Info: Total interconnect delay = 22.201 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "37.452 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "37.452 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 1.294ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 16.847 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to source register is 16.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] 2 REG LC_X3_Y3_N0 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N0; Fanout = 4; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.914 ns) 6.632 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] 3 COMB LC_X3_Y1_N2 8 " "Info: 3: + IC(1.884 ns) + CELL(0.914 ns) = 6.632 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(1.294 ns) 11.768 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] 4 REG LC_X6_Y3_N7 3 " "Info: 4: + IC(3.842 ns) + CELL(1.294 ns) = 11.768 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.743 ns) 13.421 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1 5 COMB LC_X6_Y3_N7 1 " "Info: 5: + IC(0.910 ns) + CELL(0.743 ns) = 13.421 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.804 ns) 14.225 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout 6 COMB LC_X6_Y3_N8 9 " "Info: 6: + IC(0.000 ns) + CELL(0.804 ns) = 14.225 ns; Loc. = LC_X6_Y3_N8; Fanout = 9; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.918 ns) 16.847 ns inst28 7 REG LC_X6_Y4_N3 3 " "Info: 7: + IC(1.704 ns) + CELL(0.918 ns) = 16.847 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.130 ns ( 42.32 % ) " "Info: Total cell delay = 7.130 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.717 ns ( 57.68 % ) " "Info: Total interconnect delay = 9.717 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns 0.910ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 0.914ns 1.294ns 0.743ns 0.804ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "37.452 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "37.452 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 1.294ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns 0.910ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 0.914ns 1.294ns 0.743ns 0.804ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.533 ns - Shortest register register " "Info: - Shortest register to register delay is 1.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LC_X6_Y4_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.591 ns) 1.533 ns inst28 2 REG LC_X6_Y4_N3 3 " "Info: 2: + IC(0.942 ns) + CELL(0.591 ns) = 1.533 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { inst28 inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.55 % ) " "Info: Total cell delay = 0.591 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 61.45 % ) " "Info: Total interconnect delay = 0.942 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { inst28 inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { inst28 {} inst28 {} } { 0.000ns 0.942ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "37.452 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "37.452 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 1.294ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "16.847 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "16.847 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[7] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella7~COUTCOUT1 {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 1.884ns 3.842ns 0.910ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 0.914ns 1.294ns 0.743ns 0.804ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { inst28 inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { inst28 {} inst28 {} } { 0.000ns 0.942ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst18 Button_2 Clk_50MHZ -13.486 ns register " "Info: tsu for register \"inst18\" (data pin = \"Button_2\", clock pin = \"Clk_50MHZ\") is -13.486 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.293 ns + Longest pin register " "Info: + Longest pin to register delay is 5.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_2 1 PIN PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_28; Fanout = 2; PIN Node = 'Button_2'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_2 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 376 976 1144 392 "Button_2" "" } { 704 528 576 720 "Button_2" "" } { 360 312 368 376 "Button_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.443 ns) + CELL(1.183 ns) 5.293 ns inst18 2 REG LC_X4_Y1_N6 2 " "Info: 2: + IC(2.443 ns) + CELL(1.183 ns) = 5.293 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { Button_2 inst18 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 53.84 % ) " "Info: Total cell delay = 2.850 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 46.16 % ) " "Info: Total interconnect delay = 2.443 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.293 ns" { Button_2 inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.293 ns" { Button_2 {} Button_2~combout {} inst18 {} } { 0.000ns 0.000ns 2.443ns } { 0.000ns 1.667ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 19.112 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to destination register is 19.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X3_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(14.360 ns) + CELL(0.918 ns) 19.112 ns inst18 3 REG LC_X4_Y1_N6 2 " "Info: 3: + IC(14.360 ns) + CELL(0.918 ns) = 19.112 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "15.278 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 17.66 % ) " "Info: Total cell delay = 3.375 ns ( 17.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.737 ns ( 82.34 % ) " "Info: Total interconnect delay = 15.737 ns ( 82.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst18 {} } { 0.000ns 0.000ns 1.377ns 14.360ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.293 ns" { Button_2 inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.293 ns" { Button_2 {} Button_2~combout {} inst18 {} } { 0.000ns 0.000ns 2.443ns } { 0.000ns 1.667ns 1.183ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst18 {} } { 0.000ns 0.000ns 1.377ns 14.360ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Speaker_74 inst28 42.981 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Speaker_74\" through register \"inst28\" is 42.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 37.452 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 37.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] 2 REG LC_X4_Y3_N4 9 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N4; Fanout = 9; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.294 ns) 8.428 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\] 3 REG LC_X7_Y3_N1 3 " "Info: 3: + IC(3.300 ns) + CELL(1.294 ns) = 8.428 ns; Loc. = LC_X7_Y3_N1; Fanout = 3; REG Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.747 ns) 10.076 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT 4 COMB LC_X7_Y3_N1 2 " "Info: 4: + IC(0.901 ns) + CELL(0.747 ns) = 10.076 ns; Loc. = LC_X7_Y3_N1; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.199 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT 5 COMB LC_X7_Y3_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.199 ns; Loc. = LC_X7_Y3_N2; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.322 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT 6 COMB LC_X7_Y3_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 10.322 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 10.583 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT 7 COMB LC_X7_Y3_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 10.583 ns; Loc. = LC_X7_Y3_N4; Fanout = 3; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 11.558 ns durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout 8 COMB LC_X7_Y3_N7 14 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 11.558 ns; Loc. = LC_X7_Y3_N7; Fanout = 14; COMB Node = 'durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.643 ns) + CELL(1.294 ns) 16.495 ns noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\] 9 REG LC_X5_Y1_N1 30 " "Info: 9: + IC(3.643 ns) + CELL(1.294 ns) = 16.495 ns; Loc. = LC_X5_Y1_N1; Fanout = 30; REG Node = 'noteCounter:inst29\|lpm_counter:lpm_counter_component\|cntr_j7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_j7h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_j7h.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.511 ns) 18.600 ns Song_ROM:inst8\|Mux1~313 10 COMB LC_X6_Y1_N0 4 " "Info: 10: + IC(1.594 ns) + CELL(0.511 ns) = 18.600 ns; Loc. = LC_X6_Y1_N0; Fanout = 4; COMB Node = 'Song_ROM:inst8\|Mux1~313'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.740 ns) 20.103 ns Song_ROM:inst8\|Mux0~159 11 COMB LC_X6_Y1_N7 1 " "Info: 11: + IC(0.763 ns) + CELL(0.740 ns) = 20.103 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~159'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.511 ns) 21.404 ns Song_ROM:inst8\|Mux0~161 12 COMB LC_X6_Y1_N2 1 " "Info: 12: + IC(0.790 ns) + CELL(0.511 ns) = 21.404 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~161'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.740 ns) 23.899 ns Song_ROM:inst8\|Mux0~162 13 COMB LC_X3_Y1_N4 1 " "Info: 13: + IC(1.755 ns) + CELL(0.740 ns) = 23.899 ns; Loc. = LC_X3_Y1_N4; Fanout = 1; COMB Node = 'Song_ROM:inst8\|Mux0~162'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 24.633 ns Song_ROM:inst8\|Mux0 14 COMB LC_X3_Y1_N5 2 " "Info: 14: + IC(0.534 ns) + CELL(0.200 ns) = 24.633 ns; Loc. = LC_X3_Y1_N5; Fanout = 2; COMB Node = 'Song_ROM:inst8\|Mux0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 } "NODE_NAME" } } { "Song_ROM.vhd" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/Song_ROM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 25.928 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7 15 COMB LC_X3_Y1_N1 1 " "Info: 15: + IC(0.784 ns) + CELL(0.511 ns) = 25.928 ns; Loc. = LC_X3_Y1_N1; Fanout = 1; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]~7'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 26.433 ns octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] 16 COMB LC_X3_Y1_N2 8 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 26.433 ns; Loc. = LC_X3_Y1_N2; Fanout = 8; COMB Node = 'octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(1.294 ns) 31.569 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] 17 REG LC_X6_Y3_N0 3 " "Info: 17: + IC(3.842 ns) + CELL(1.294 ns) = 31.569 ns; Loc. = LC_X6_Y3_N0; Fanout = 3; REG Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.747 ns) 33.225 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT 18 COMB LC_X6_Y3_N0 2 " "Info: 18: + IC(0.909 ns) + CELL(0.747 ns) = 33.225 ns; Loc. = LC_X6_Y3_N0; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.348 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT 19 COMB LC_X6_Y3_N1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 33.348 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.471 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT 20 COMB LC_X6_Y3_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 33.471 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.594 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT 21 COMB LC_X6_Y3_N3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 33.594 ns; Loc. = LC_X6_Y3_N3; Fanout = 2; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 33.855 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT 22 COMB LC_X6_Y3_N4 4 " "Info: 22: + IC(0.000 ns) + CELL(0.261 ns) = 33.855 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 34.830 ns freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout 23 COMB LC_X6_Y3_N8 9 " "Info: 23: + IC(0.000 ns) + CELL(0.975 ns) = 34.830 ns; Loc. = LC_X6_Y3_N8; Fanout = 9; COMB Node = 'freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|cout'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout } "NODE_NAME" } } { "db/cntr_gsi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.918 ns) 37.452 ns inst28 24 REG LC_X6_Y4_N3 3 " "Info: 24: + IC(1.704 ns) + CELL(0.918 ns) = 37.452 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.251 ns ( 40.72 % ) " "Info: Total cell delay = 15.251 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.201 ns ( 59.28 % ) " "Info: Total interconnect delay = 22.201 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "37.452 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "37.452 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 1.294ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.153 ns + Longest register pin " "Info: + Longest register to pin delay is 5.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LC_X6_Y4_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.200 ns) 1.146 ns inst3 2 COMB LC_X6_Y4_N8 1 " "Info: 2: + IC(0.946 ns) + CELL(0.200 ns) = 1.146 ns; Loc. = LC_X6_Y4_N8; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { inst28 inst3 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(2.322 ns) 5.153 ns Speaker_74 3 PIN PIN_74 0 " "Info: 3: + IC(1.685 ns) + CELL(2.322 ns) = 5.153 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'Speaker_74'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { inst3 Speaker_74 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 1280 1456 576 "Speaker_74" "" } { 736 2064 2129 752 "Speaker_74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 48.94 % ) " "Info: Total cell delay = 2.522 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.631 ns ( 51.06 % ) " "Info: Total interconnect delay = 2.631 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { inst28 inst3 Speaker_74 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.153 ns" { inst28 {} inst3 {} Speaker_74 {} } { 0.000ns 0.946ns 1.685ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "37.452 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] Song_ROM:inst8|Mux1~313 Song_ROM:inst8|Mux0~159 Song_ROM:inst8|Mux0~161 Song_ROM:inst8|Mux0~162 Song_ROM:inst8|Mux0 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout inst28 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "37.452 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[21] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|safe_q[0] {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella0~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella1~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella2~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|counter_cella3~COUT {} durCounter:inst31|lpm_counter:lpm_counter_component|cntr_esi:auto_generated|cout {} noteCounter:inst29|lpm_counter:lpm_counter_component|cntr_j7h:auto_generated|safe_q[0] {} Song_ROM:inst8|Mux1~313 {} Song_ROM:inst8|Mux0~159 {} Song_ROM:inst8|Mux0~161 {} Song_ROM:inst8|Mux0~162 {} Song_ROM:inst8|Mux0 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0]~7 {} octaveMux:inst10|lpm_mux:lpm_mux_component|mux_h9c:auto_generated|result_node[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|safe_q[0] {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella0~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella1~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella2~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella3~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|counter_cella4~COUT {} freqCounter:inst30|lpm_counter:lpm_counter_component|cntr_gsi:auto_generated|cout {} inst28 {} } { 0.000ns 0.000ns 1.377ns 3.300ns 0.901ns 0.000ns 0.000ns 0.000ns 0.000ns 3.643ns 1.594ns 0.763ns 0.790ns 1.755ns 0.534ns 0.784ns 0.305ns 3.842ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.704ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.294ns 0.511ns 0.740ns 0.511ns 0.740ns 0.200ns 0.511ns 0.200ns 1.294ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { inst28 inst3 Speaker_74 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.153 ns" { inst28 {} inst3 {} Speaker_74 {} } { 0.000ns 0.946ns 1.685ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Dip\[2\] Speaker_74 8.120 ns Longest " "Info: Longest tpd from source pin \"Dip\[2\]\" to destination pin \"Speaker_74\" is 8.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Dip\[2\] 1 PIN PIN_67 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 2; PIN Node = 'Dip\[2\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dip[2] } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 408 976 1144 424 "Dip\[2\]" "" } { 424 976 1144 440 "Dip\[1\]" "" } { 440 976 1144 456 "Dip\[0\]" "" } { 312 576 704 328 "Dip\[0\]" "" } { 816 1776 1816 832 "Dip\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(0.511 ns) 4.113 ns inst3 2 COMB LC_X6_Y4_N8 1 " "Info: 2: + IC(2.470 ns) + CELL(0.511 ns) = 4.113 ns; Loc. = LC_X6_Y4_N8; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { Dip[2] inst3 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(2.322 ns) 8.120 ns Speaker_74 3 PIN PIN_74 0 " "Info: 3: + IC(1.685 ns) + CELL(2.322 ns) = 8.120 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'Speaker_74'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { inst3 Speaker_74 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 1280 1456 576 "Speaker_74" "" } { 736 2064 2129 752 "Speaker_74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 48.83 % ) " "Info: Total cell delay = 3.965 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.155 ns ( 51.17 % ) " "Info: Total interconnect delay = 4.155 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.120 ns" { Dip[2] inst3 Speaker_74 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.120 ns" { Dip[2] {} Dip[2]~combout {} inst3 {} Speaker_74 {} } { 0.000ns 0.000ns 2.470ns 1.685ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst18 Button_1 Clk_50MHZ 14.395 ns register " "Info: th for register \"inst18\" (data pin = \"Button_1\", clock pin = \"Clk_50MHZ\") is 14.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 19.112 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 19.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X3_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(14.360 ns) + CELL(0.918 ns) 19.112 ns inst18 3 REG LC_X4_Y1_N6 2 " "Info: 3: + IC(14.360 ns) + CELL(0.918 ns) = 19.112 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "15.278 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 17.66 % ) " "Info: Total cell delay = 3.375 ns ( 17.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.737 ns ( 82.34 % ) " "Info: Total interconnect delay = 15.737 ns ( 82.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst18 {} } { 0.000ns 0.000ns 1.377ns 14.360ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.938 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_1 1 PIN PIN_27 2 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'Button_1'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_1 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 976 1144 376 "Button_1" "" } { 720 527 576 736 "Button_1" "" } { 328 312 368 344 "Button_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.680 ns) + CELL(0.591 ns) 4.938 ns inst18 2 REG LC_X4_Y1_N6 2 " "Info: 2: + IC(2.680 ns) + CELL(0.591 ns) = 4.938 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { Button_1 inst18 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.258 ns ( 45.73 % ) " "Info: Total cell delay = 2.258 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.680 ns ( 54.27 % ) " "Info: Total interconnect delay = 2.680 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { Button_1 inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { Button_1 {} Button_1~combout {} inst18 {} } { 0.000ns 0.000ns 2.680ns } { 0.000ns 1.667ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "19.112 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "19.112 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst18 {} } { 0.000ns 0.000ns 1.377ns 14.360ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { Button_1 inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { Button_1 {} Button_1~combout {} inst18 {} } { 0.000ns 0.000ns 2.680ns } { 0.000ns 1.667ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 17:16:45 2019 " "Info: Processing ended: Mon Mar 11 17:16:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Info: Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
