Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SimpleRegister.v" in library work
Compiling verilog file "Registers.v" in library work
Module <SimpleRegister> compiled
Compiling verilog file "PC.v" in library work
Module <Registers> compiled
Compiling verilog file "Memory.v" in library work
Module <EnableRegister> compiled
Compiling verilog file "InstructionRegister.v" in library work
Module <Memory> compiled
Compiling verilog file "Control.v" in library work
Module <InstructionRegister> compiled
Compiling verilog file "ALUControl.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <ALUControl> compiled
Compiling verilog file "CPU.v" in library work
Module <ALU> compiled
Module <CPU> compiled
No errors in compilation
Analysis of file <"CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <Control> in library <work> with parameters.
	ADDI = "001000"
	ANDI = "001100"
	BEQZ = "000100"
	BNEZ = "000101"
	J = "000010"
	JAL = "000011"
	JALR = "010011"
	JR = "010010"
	LHI = "001111"
	LW = "100011"
	ORI = "001101"
	SEQI = "011000"
	SLEI = "011100"
	SLLI = "010100"
	SLTI = "011010"
	SNEI = "011001"
	SRAI = "010111"
	SRLI = "010110"
	STATE_0 = "00000000000000000000000000000000"
	STATE_1 = "00000000000000000000000000000001"
	STATE_10 = "00000000000000000000000000001010"
	STATE_11 = "00000000000000000000000000001011"
	STATE_12 = "00000000000000000000000000001100"
	STATE_13 = "00000000000000000000000000001101"
	STATE_14 = "00000000000000000000000000001110"
	STATE_15 = "00000000000000000000000000001111"
	STATE_16 = "00000000000000000000000000010000"
	STATE_17 = "00000000000000000000000000010001"
	STATE_2 = "00000000000000000000000000000010"
	STATE_3 = "00000000000000000000000000000011"
	STATE_4 = "00000000000000000000000000000100"
	STATE_5 = "00000000000000000000000000000101"
	STATE_6 = "00000000000000000000000000000110"
	STATE_7 = "00000000000000000000000000000111"
	STATE_8 = "00000000000000000000000000001000"
	STATE_9 = "00000000000000000000000000001001"
	STATE_RESET = "11111111111111111111111111111111"
	SUBI = "001010"
	SW = "101011"
	XORI = "001110"

Analyzing hierarchy for module <EnableRegister> in library <work>.

Analyzing hierarchy for module <Memory> in library <work>.

Analyzing hierarchy for module <SimpleRegister> in library <work>.

Analyzing hierarchy for module <InstructionRegister> in library <work>.

Analyzing hierarchy for module <Registers> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work> with parameters.
	ADD = "100000"
	ADDI = "001000"
	AND = "100100"
	ANDI = "001100"
	BEQZ = "000000"
	OR = "100101"
	ORI = "001101"
	SEQ = "101000"
	SEQI = "011000"
	SLE = "101100"
	SLEI = "011100"
	SLL = "000100"
	SLLI = "010100"
	SLT = "101010"
	SLTI = "011010"
	SNE = "101001"
	SNEI = "011001"
	SRA = "000111"
	SRAI = "010111"
	SRL = "000110"
	SRLI = "010110"
	SUB = "100010"
	SUBI = "001010"
	XOR = "100110"
	XORI = "001110"

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "001000"
	AND = "001100"
	BEQZ = "000000"
	OR = "001101"
	SEQ = "011000"
	SLE = "011100"
	SLL = "010100"
	SLT = "011010"
	SNE = "011001"
	SRA = "010111"
	SRL = "010110"
	SUB = "001010"
	XOR = "001110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CPU>.
Module <CPU> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
	ADDI = 6'b001000
	ANDI = 6'b001100
	BEQZ = 6'b000100
	BNEZ = 6'b000101
	J = 6'b000010
	JAL = 6'b000011
	JALR = 6'b010011
	JR = 6'b010010
	LHI = 6'b001111
	LW = 6'b100011
	ORI = 6'b001101
	SEQI = 6'b011000
	SLEI = 6'b011100
	SLLI = 6'b010100
	SLTI = 6'b011010
	SNEI = 6'b011001
	SRAI = 6'b010111
	SRLI = 6'b010110
	STATE_0 = 32'sb00000000000000000000000000000000
	STATE_1 = 32'sb00000000000000000000000000000001
	STATE_10 = 32'sb00000000000000000000000000001010
	STATE_11 = 32'sb00000000000000000000000000001011
	STATE_12 = 32'sb00000000000000000000000000001100
	STATE_13 = 32'sb00000000000000000000000000001101
	STATE_14 = 32'sb00000000000000000000000000001110
	STATE_15 = 32'sb00000000000000000000000000001111
	STATE_16 = 32'sb00000000000000000000000000010000
	STATE_17 = 32'sb00000000000000000000000000010001
	STATE_2 = 32'sb00000000000000000000000000000010
	STATE_3 = 32'sb00000000000000000000000000000011
	STATE_4 = 32'sb00000000000000000000000000000100
	STATE_5 = 32'sb00000000000000000000000000000101
	STATE_6 = 32'sb00000000000000000000000000000110
	STATE_7 = 32'sb00000000000000000000000000000111
	STATE_8 = 32'sb00000000000000000000000000001000
	STATE_9 = 32'sb00000000000000000000000000001001
	STATE_RESET = 32'sb11111111111111111111111111111111
	SUBI = 6'b001010
	SW = 6'b101011
	XORI = 6'b001110
Module <Control> is correct for synthesis.
 
Analyzing module <EnableRegister> in library <work>.
Module <EnableRegister> is correct for synthesis.
 
Analyzing module <Memory> in library <work>.
WARNING:Xst:905 - "Memory.v" line 93: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem>
Module <Memory> is correct for synthesis.
 
Analyzing module <SimpleRegister> in library <work>.
Module <SimpleRegister> is correct for synthesis.
 
Analyzing module <InstructionRegister> in library <work>.
Module <InstructionRegister> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
WARNING:Xst:905 - "Registers.v" line 70: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registers>
Module <Registers> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
	ADD = 6'b100000
	ADDI = 6'b001000
	AND = 6'b100100
	ANDI = 6'b001100
	BEQZ = 6'b000000
	OR = 6'b100101
	ORI = 6'b001101
	SEQ = 6'b101000
	SEQI = 6'b011000
	SLE = 6'b101100
	SLEI = 6'b011100
	SLL = 6'b000100
	SLLI = 6'b010100
	SLT = 6'b101010
	SLTI = 6'b011010
	SNE = 6'b101001
	SNEI = 6'b011001
	SRA = 6'b000111
	SRAI = 6'b010111
	SRL = 6'b000110
	SRLI = 6'b010110
	SUB = 6'b100010
	SUBI = 6'b001010
	XOR = 6'b100110
	XORI = 6'b001110
Module <ALUControl> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ADD = 6'b001000
	AND = 6'b001100
	BEQZ = 6'b000000
	OR = 6'b001101
	SEQ = 6'b011000
	SLE = 6'b011100
	SLL = 6'b010100
	SLT = 6'b011010
	SNE = 6'b011001
	SRA = 6'b010111
	SRL = 6'b010110
	SUB = 6'b001010
	XOR = 6'b001110
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Control>.
    Related source file is "Control.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 41                                             |
    | Inputs             | 21                                             |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11111                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <PCWriteIfNonZero>.
    Found 2-bit register for signal <PCSource>.
    Found 2-bit register for signal <ALUOp>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 1-bit register for signal <IRWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 1-bit register for signal <AluResultEnable>.
    Found 1-bit register for signal <ALUSrcA>.
    Found 3-bit register for signal <ALUSrcB>.
    Found 1-bit register for signal <RegWrite>.
    Found 1-bit register for signal <PCWriteIfZero>.
    Found 1-bit register for signal <MemWrite>.
    Found 2-bit register for signal <MemToReg>.
    Found 1-bit register for signal <IorD>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
Unit <Control> synthesized.


Synthesizing Unit <EnableRegister>.
    Related source file is "PC.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <EnableRegister> synthesized.


Synthesizing Unit <Memory>.
    Related source file is "Memory.v".
WARNING:Xst:647 - Input <Adress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <MemData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 96.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <Memory> synthesized.


Synthesizing Unit <SimpleRegister>.
    Related source file is "SimpleRegister.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SimpleRegister> synthesized.


Synthesizing Unit <InstructionRegister>.
    Related source file is "InstructionRegister.v".
    Found 32-bit register for signal <instruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <InstructionRegister> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32x32-bit dual-port RAM <Mram_registers_ren> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
Unit <Registers> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "ALUControl.v".
Unit <ALUControl> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <out$addsub0000>.
    Found 32-bit comparator equal for signal <out$cmp_eq0006> created at line 52.
    Found 32-bit comparator lessequal for signal <out$cmp_le0000> created at line 53.
    Found 32-bit comparator less for signal <out$cmp_lt0000> created at line 55.
    Found 32-bit comparator not equal for signal <out$cmp_ne0000> created at line 56.
    Found 32-bit shifter logical left for signal <out$shift0000> created at line 54.
    Found 32-bit shifter logical right for signal <out$shift0001> created at line 57.
    Found 32-bit xor2 for signal <out$xor0000> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU.v".
    Found 32-bit adder for signal <JumpAdress>.
    Found 32-bit 4-to-1 multiplexer for signal <newPC>.
    Found 32-bit 4-to-1 multiplexer for signal <writeData>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 53
 1-bit register                                        : 10
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 38
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control/state/FSM> on signal <state[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000100
 00001 | 0000000000000000010
 00010 | 0000000000000001000
 00011 | 0000100000000000000
 00100 | 0010000000000000000
 00101 | 0001000000000000000
 00110 | 0000010000000000000
 00111 | 0100000000000000000
 01000 | 0000000000000010000
 01001 | 1000000000000000000
 01010 | 0000000000000100000
 01011 | 0000000000001000000
 01100 | 0000000000010000000
 01101 | 0000000000100000000
 01110 | 0000000001000000000
 01111 | 0000000010000000000
 10000 | 0000000100000000000
 10001 | 0000001000000000000
 11111 | 0000000000000000001
------------------------------

Synthesizing (advanced) Unit <CPU>.
INFO:Xst:3226 - The RAM <registers/Mram_registers> will be implemented as a BLOCK RAM, absorbing the following register(s): <instructionRegister/instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <innerClk>      | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <writeRegister> |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <innerClk>      | fall     |
    |     enB            | connected to signal <IRWrite_0>     | high     |
    |     addrB          | connected to signal <memData>       |          |
    |     doB            | connected to signal <readData1>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <registers/Mram_registers_ren> will be implemented as a BLOCK RAM, absorbing the following register(s): <BRegister/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <innerClk>      | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <writeRegister> |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <innerClk>      | fall     |
    |     addrB          | connected to signal <instruction20_16> |          |
    |     doB            | connected to signal <Bout>          |          |
    |     dorstB         | connected to signal <reset>         | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 1212
 Flip-Flops                                            : 1212
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 34
 1-bit 32-to-1 multiplexer                             : 32
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ALUSrcB_2> in Unit <Control> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd18> 
INFO:Xst:2261 - The FF/Latch <IRWrite> in Unit <Control> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd17> 

Optimizing unit <CPU> ...

Optimizing unit <Control> ...

Optimizing unit <EnableRegister> ...

Optimizing unit <ALU> ...

Optimizing unit <Memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 22.
FlipFlop control/ALUSrcA has been replicated 3 time(s)
FlipFlop control/ALUSrcB_1 has been replicated 1 time(s)
FlipFlop control/ALUSrcB_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1216
 Flip-Flops                                            : 1216

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 2251
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 54
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 841
#      LUT3_D                      : 17
#      LUT3_L                      : 4
#      LUT4                        : 413
#      LUT4_D                      : 37
#      LUT4_L                      : 58
#      MUXCY                       : 150
#      MUXF5                       : 384
#      MUXF6                       : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1248
#      FD_1                        : 32
#      FDC                         : 32
#      FDCE_1                      : 64
#      FDE_1                       : 992
#      FDR_1                       : 64
#      FDRE_1                      : 32
#      LD                          : 32
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                     1340  out of   5888    22%  
 Number of Slice Flip Flops:           1216  out of  11776    10%  
 Number of 4 input LUTs:               1427  out of  11776    12%  
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    372    17%  
    IOB Flip Flops:                      32
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1218  |
control/MemRead1                   | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 96    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 30.010ns (Maximum Frequency: 33.323MHz)
   Minimum input arrival time before clock: 4.144ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 30.010ns (frequency: 33.323MHz)
  Total number of paths / destination ports: 2677408 / 2296
-------------------------------------------------------------------------
Delay:               15.005ns (Levels of Logic = 15)
  Source:            control/ALUSrcB_0 (FF)
  Destination:       pc/q_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: control/ALUSrcB_0 to pc/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   0.986  control/ALUSrcB_0 (control/ALUSrcB_0)
     LUT4:I3->O            2   0.648   0.450  aluSrcBValue<1>_SW0 (N256)
     LUT4:I3->O           30   0.648   1.342  aluSrcBValue<1>_1 (aluSrcBValue<1>1)
     LUT4:I1->O            1   0.643   0.000  alu/Maddsub_out_addsub0000_lut<1> (alu/Maddsub_out_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  alu/Maddsub_out_addsub0000_cy<1> (alu/Maddsub_out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu/Maddsub_out_addsub0000_cy<2> (alu/Maddsub_out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu/Maddsub_out_addsub0000_cy<3> (alu/Maddsub_out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu/Maddsub_out_addsub0000_cy<4> (alu/Maddsub_out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu/Maddsub_out_addsub0000_cy<5> (alu/Maddsub_out_addsub0000_cy<5>)
     XORCY:CI->O           1   0.844   0.423  alu/Maddsub_out_addsub0000_xor<6> (alu/out_addsub0000<6>)
     LUT4:I3->O            1   0.648   0.423  alu/out<6>83_SW0 (N358)
     LUT4:I3->O            4   0.648   0.590  alu/out<6>108 (ALUResult<6>)
     LUT4:I3->O            1   0.648   0.452  alu/zero_wg_lut<7>_SW0 (N326)
     LUT4:I2->O            1   0.648   0.000  alu/zero_wg_lut<7> (alu/zero_wg_lut<7>)
     MUXCY:S->O            1   0.836   0.423  alu/zero_wg_cy<7> (alu/zero_wg_cy<7>)
     LUT4:I3->O           32   0.648   1.262  PCWriteEnable1 (PCWriteEnable)
     FDCE_1:CE                 0.312          pc/q_0
    ----------------------------------------
    Total                     15.005ns (8.654ns logic, 6.351ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 135 / 135
-------------------------------------------------------------------------
Offset:              4.144ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       registers/Mram_registers (RAM)
  Destination Clock: clk falling

  Data Path: reset to registers/Mram_registers
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           199   0.849   1.458  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.648   0.420  IRWrite1 (IRWrite_0)
     RAMB16BWE:ENB             0.769          registers/Mram_registers
    ----------------------------------------
    Total                      4.144ns (2.266ns logic, 1.878ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            memory/mem_16_31 (FF)
  Destination:       LED<31> (PAD)
  Source Clock:      clk falling

  Data Path: memory/mem_16_31 to LED<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.591   0.447  memory/mem_16_31 (memory/mem_16_31)
     OBUF:I->O                 4.520          LED_31_OBUF (LED<31>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.95 secs
 
--> 

Total memory usage is 237724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    6 (   0 filtered)

