// Seed: 1357171967
module module_0;
  assign id_1[1 : 1] = (1'b0 !== 1);
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
  function automatic id_14(input id_15, input id_16, input id_17);
    id_1 += 1;
  endfunction
  module_0 modCall_1 ();
endmodule
