$date
	Sun Oct 23 02:27:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#55113
b10000 !
1"
#55114
b10000 &
b10000 %
1$
#55115
0"
#55118
b1000 &
b1000 %
#55122
b100 &
b100 %
#55126
b10 &
b10 %
#55130
b1 &
b1 %
1#
#55134
b0 &
0#
b0 %
0$
#1104599
b10100 !
1"
#1104602
b10100 &
b10100 %
1$
#1104603
0"
#1104606
b1010 &
b1010 %
#1104610
b101 &
b101 %
#1104614
b10000 &
b10000 %
#1104618
b1000 &
b1000 %
#1104622
b100 &
b100 %
#1104626
b10 &
b10 %
#1104630
b1 &
1#
b1 %
#1104634
b0 &
b0 %
0#
0$
#2056547
b10011 !
1"
#2056550
b10011 &
b10011 %
1$
#2056551
0"
#2056554
b111010 &
b111010 %
#2056558
b11101 &
b11101 %
#2056562
b1011000 &
b1011000 %
#2056566
b101100 &
b101100 %
#2056570
b10110 &
b10110 %
#2056574
b1011 &
b1011 %
#2056578
b100010 &
b100010 %
#2056582
b10001 &
b10001 %
#2056586
b110100 &
b110100 %
#2056590
b11010 &
b11010 %
#2056594
b1101 &
b1101 %
#2056598
b101000 &
b101000 %
#2056602
b10100 &
b10100 %
#2056606
b1010 &
b1010 %
#2056610
b101 &
b101 %
#2056614
b10000 &
b10000 %
#2056618
b1000 &
b1000 %
#2056622
b100 &
b100 %
#2056626
b10 &
b10 %
#2056630
b1 &
1#
b1 %
#2056634
b0 &
b0 %
0#
0$
#4500012
