-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 18:41:06 +0000 2015                      

Solution Settings: edge.v8
  Current state: extract
  Project: edge_detect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.cpp
      $PROJECT_HOME/bmp_io.h
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /edge/core                          4       1          1            0  1          
    Design Total:                       4       1          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(9,0,9,0,9)                          10.250     10.250 1.233          1           1 
    mgc_not(8)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,90)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              10.250     10.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     10.2          10.2            10.2        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             10.2 (100%)   10.2 (100%)     10.2 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:               10.2 (100%)   10.2 (100%)     10.2 (100%) 
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    ACC2:asn.itm                                8         Y                  ACC2:asn.itm                                          
    reg(vout:rsc:mgc_out_stdreg.d).tmp          8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp                    
    regs.regs(1).sg1.sva                        8         Y                  regs.regs(1).sg1.sva                                  
                                                                                                                                   
    Total:                                     24             24           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  1.233101
      Slack:      35.803936
      
      Path                                        Startpoint                      Endpoint                                 Delay  Slack   
      ------------------------------------------- ------------------------------- ---------------------------------------- ------ -------
      1                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 1.2331 35.8039 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#1.itm                                                                          0.0000 0.0000  
        edge:core/ACC2:not                        mgc_not_8                                                                0.0000 0.0000  
        edge:core/ACC2:not.itm                                                                                             0.0000 0.0000  
        edge:core/conc#1                                                                                                   0.0000 0.0000  
        edge:core/conc#1.itm                                                                                               0.0000 0.0000  
        edge:core/ACC2:acc#5                      mgc_add_9_0_9_0_9                                                        1.2331 1.2331  
        edge:core/ACC2:acc#5.itm                                                                                           0.0000 1.2331  
        edge:core/ACC2:slc                                                                                                 0.0000 1.2331  
        edge:core/ACC2:slc.itm                                                                                             0.0000 1.2331  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_8_1_0_0_0_1_1                                                0.0000 1.2331  
                                                                                                                                          
      2                                           edge:core/reg(ACC2:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d) 1.2331 35.8039 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/reg(ACC2:asn.itm)               mgc_reg_pos_8_1_0_0_0_1_1                                                0.0000 0.0000  
        edge:core/ACC2:asn.itm                                                                                             0.0000 0.0000  
        edge:core/conc#2                                                                                                   0.0000 0.0000  
        edge:core/conc#2.itm                                                                                               0.0000 0.0000  
        edge:core/ACC2:acc#5                      mgc_add_9_0_9_0_9                                                        1.2331 1.2331  
        edge:core/ACC2:acc#5.itm                                                                                           0.0000 1.2331  
        edge:core/ACC2:slc                                                                                                 0.0000 1.2331  
        edge:core/ACC2:slc.itm                                                                                             0.0000 1.2331  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_8_1_0_0_0_1_1                                                0.0000 1.2331  
                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 37.037037
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port                            Slack (Delay) Messages 
      ---------------------------------------- ----------------------------- ------- ------- --------
      edge:core/reg(ACC2:asn.itm)              regs.regs(1).sg1.sva          37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg1.sva)      SHIFT:if:else:else:if:slc.itm 37.0370  0.0000          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d) ACC2:slc.itm                  35.8039  1.2331          
      edge                                     vout:rsc.z                    37.0370  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    9     1 
    not                          
    -                    8     1 
    read_port                    
    -                   90     1 
    reg                          
    -                    8     3 
    write_port                   
    -                   30     1 
    
  End of Report
