============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 17 2022  05:22:01 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      48                  
       Uncertainty:-      70                  
     Required Time:=    1202                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-    1075                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g961__5122/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g945__6260/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g985__7410/SO 
     30     827    28      2    1.0  INVX1_RVT   rptr_empty/g939/Y        
     89     916    42      2    1.5  MUX21X1_RVT rptr_empty/g929__6417/Y  
    120    1036    37      1    0.6  XNOR2X1_RVT rptr_empty/g2/Y          
     66    1101    66      1    0.7  NAND4X0_RVT rptr_empty/g795__4319/Y  
    100    1201    22      1    0.5  NOR4X1_RVT  rptr_empty/g793__5107/Y  
      0    1201     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: MET (2 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      58                  
       Uncertainty:-      70                  
     Required Time:=    1152                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-    1024                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     49     658    56      1    1.2  NAND2X0_RVT wptr_full/g1024__1617/Y 
    130     788    52      4    2.4  XNOR2X1_RVT wptr_full/g1017__6260/Y 
     99     887    42      2    1.9  AO22X1_RVT  wptr_full/g993__9945/Y  
    103     990    32      1    0.5  XNOR2X2_RVT wptr_full/g1053__5122/Y 
     87    1077    35      1    0.5  AND4X1_RVT  wptr_full/g861__5477/Y  
     73    1150    35      1    0.5  AND4X1_RVT  wptr_full/g860__6417/Y  
      0    1150     -      1      -  DFFARX2_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: MET (2 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1710                  
      Launch Clock:-     100                  
         Data Path:-    1608                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -500            ou_del_39_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    160     260    49      1    2.7  DFFARX2_RVT wptr_full/wfull_reg/QN  
     56     316    64      2   22.6  INVX4_RVT   wptr_full/g893/Y        
   1392    1708   888      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1708     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (4 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1646                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             -500            ou_del_38_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    189     289    71      1    2.7  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     63     352    71      2   22.6  INVX4_RVT   rptr_empty/g5/Y           
   1394    1746   886      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    1746     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (9 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_26_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[2]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (9 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_23_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[5]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (9 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_27_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[1]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (9 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_25_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[3]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (9 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[7]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (9 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_24_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[4]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (9 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_28_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[0]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (9 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          125     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     398                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              0              in_del_22_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   wdata_in[6]           
    398     524   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     524     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (153 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_37_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1597     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (153 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_36_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1597     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (153 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_35_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1597     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (153 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_34_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1597     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (153 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_33_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1597     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (153 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_32_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1597     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (153 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del_31_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1597     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (153 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1497                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             -500            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   21.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
   1387    1597   890      1 1433.8  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1597     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (230 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     842                  
             Slack:=     230                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     58     674    28      1    1.0  AND2X1_RVT  rptr_empty/g959__2802/Y  
     61     736    32      1    1.0  HADDX1_RVT  rptr_empty/g950__8428/C1 
    117     852    47      3    2.6  HADDX1_RVT  rptr_empty/g989__5477/SO 
    115     968    34      3    1.7  HADDX1_RVT  rptr_empty/g991__2398/SO 
      0     968     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (235 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     794                  
             Slack:=     235                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     94     619    52      1    1.0  AND4X1_RVT  wptr_full/g1023__3680/Y  
     68     686    32      1    1.0  HADDX1_RVT  wptr_full/g1001__2346/C1 
    112     798    43      4    2.3  HADDX1_RVT  wptr_full/g1050__1666/SO 
     30     828    29      2    1.1  INVX1_RVT   wptr_full/g995/Y         
     91     919    44      2    1.7  MUX21X1_RVT wptr_full/g985__4733/Y   
      0     919     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (244 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1155                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     785                  
             Slack:=     244                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
     27     636    33      1    0.7  INVX0_RVT   wptr_full/g1025/Y        
     62     698    32      1    1.0  OR3X1_RVT   wptr_full/g1019__8428/Y  
     87     785    36      2    1.4  HADDX1_RVT  wptr_full/g1046__2883/SO 
     36     820    33      3    2.2  INVX1_RVT   wptr_full/g1009/Y        
     90     911    40      2    1.6  MUX21X2_RVT wptr_full/g992__9315/Y   
      0     911     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (245 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     823                  
             Slack:=     245                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     58     674    28      1    1.0  AND2X1_RVT  rptr_empty/g959__2802/Y  
     61     736    32      1    1.0  HADDX1_RVT  rptr_empty/g950__8428/C1 
    117     852    47      3    2.6  HADDX1_RVT  rptr_empty/g989__5477/SO 
     96     948    44      3    1.7  MUX21X1_RVT rptr_empty/g935__2398/Y  
      0     948     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (246 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1157                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     785                  
             Slack:=     246                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
     69     678    33      1    1.0  HADDX1_RVT  wptr_full/g1015__2398/C1 
    117     795    46      3    2.6  HADDX1_RVT  wptr_full/g1044__9945/SO 
    115     910    35      3    1.8  HADDX1_RVT  wptr_full/g1048__2346/SO 
      0     910     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: MET (251 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     778                  
             Slack:=     251                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     94     619    52      1    1.0  AND4X1_RVT  wptr_full/g1023__3680/Y  
     68     686    32      1    1.0  HADDX1_RVT  wptr_full/g1001__2346/C1 
    112     798    43      4    2.3  HADDX1_RVT  wptr_full/g1050__1666/SO 
     30     828    29      2    1.1  INVX1_RVT   wptr_full/g995/Y         
     76     904    42      2    1.9  AO22X1_RVT  wptr_full/g986__6161/Y   
      0     904     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (258 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      58                  
       Uncertainty:-      70                  
     Required Time:=    1152                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     769                  
             Slack:=     258                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
     69     678    33      1    1.0  HADDX1_RVT  wptr_full/g1015__2398/C1 
    117     795    46      3    2.6  HADDX1_RVT  wptr_full/g1044__9945/SO 
    100     895    48      2    2.2  MUX21X1_RVT wptr_full/g994__2883/Y   
      0     895     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_4_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (262 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1155                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     767                  
             Slack:=     262                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     49     658    56      1    1.2  NAND2X0_RVT wptr_full/g1024__1617/Y 
    116     774    47      4    2.3  XNOR2X1_RVT wptr_full/g1017__6260/Y 
     31     805    30      2    1.1  INVX1_RVT   wptr_full/g1008/Y       
     88     893    40      2    1.7  AO22X1_RVT  wptr_full/g1004__1666/Y 
      0     893     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (268 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     762                  
             Slack:=     268                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     49     658    56      1    1.2  NAND2X0_RVT wptr_full/g1024__1617/Y 
    130     788    52      4    2.4  XNOR2X1_RVT wptr_full/g1017__6260/Y 
     99     887    42      2    1.9  AO22X1_RVT  wptr_full/g993__9945/Y  
      0     887     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (274 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1193                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     794                  
             Slack:=     274                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g961__5122/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g945__6260/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g985__7410/SO 
     30     827    28      2    1.0  INVX1_RVT   rptr_empty/g939/Y        
     92     919    46      2    1.9  MUX21X1_RVT rptr_empty/g930__5477/Y  
      0     919     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (275 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     793                  
             Slack:=     275                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g960__1705/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g944__5107/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g975__9315/SO 
     30     828    29      2    1.1  INVX1_RVT   rptr_empty/g938/Y        
     91     919    44      2    1.7  MUX21X1_RVT rptr_empty/g928__7410/Y  
      0     919     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (277 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      35                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     772                  
             Slack:=     277                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     47     656    54      2    1.1  NAND2X0_RVT wptr_full/g1022__6783/Y 
     47     703    41      1    0.5  NAND2X0_RVT wptr_full/g1018__4319/Y 
     74     777    39      3    1.9  OA21X1_RVT  wptr_full/g1016__5107/Y 
     28     804    30      3    1.5  INVX1_RVT   wptr_full/g1014/Y       
     93     898    47      2    1.6  MUX21X1_RVT wptr_full/g984__7482/Y  
      0     898     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (278 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     790                  
             Slack:=     278                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g961__5122/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g945__6260/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g985__7410/SO 
     30     827    28      2    1.0  INVX1_RVT   rptr_empty/g939/Y        
     89     916    42      2    1.5  MUX21X1_RVT rptr_empty/g929__6417/Y  
      0     916     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (297 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1195                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     772                  
             Slack:=     297                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g960__1705/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g944__5107/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g975__9315/SO 
     30     828    29      2    1.1  INVX1_RVT   rptr_empty/g938/Y        
     70     898    41      2    1.7  AO22X1_RVT  rptr_empty/g927__1666/Y  
      0     898     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (306 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     763                  
             Slack:=     306                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     63     680    33      1    1.7  AND2X1_RVT  rptr_empty/g958__1617/Y  
     86     766    34      3    1.8  XNOR2X2_RVT rptr_empty/g954__6783/Y  
     31     797    28      3    1.6  INVX1_RVT   rptr_empty/g953/Y        
     91     888    44      2    1.7  MUX21X1_RVT rptr_empty/g947__4319/Y  
      0     888     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (311 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     717                  
             Slack:=     311                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     78     603    46      1    1.0  AND3X1_RVT  wptr_full/g1033__1881/Y  
    119     722    43      4    2.3  HADDX1_RVT  wptr_full/g1052__7410/SO 
     30     751    28      2    1.0  INVX1_RVT   wptr_full/g1013/Y        
     92     843    45      3    1.8  MUX21X1_RVT wptr_full/g1006__6417/Y  
      0     843     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (311 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     760                  
             Slack:=     311                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     66     590    41      1    1.0  AND2X1_RVT  rptr_empty/g968__7482/Y  
     65     655    32      1    1.0  HADDX1_RVT  rptr_empty/g962__8246/C1 
    116     771    45      3    2.5  HADDX1_RVT  rptr_empty/g987__6417/SO 
    115     886    35      3    1.8  HADDX1_RVT  rptr_empty/g981__2346/SO 
      0     886     -      3      -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (312 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     760                  
             Slack:=     312                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     66     590    41      1    1.0  AND2X1_RVT  rptr_empty/g968__7482/Y  
     65     655    32      1    1.0  HADDX1_RVT  rptr_empty/g962__8246/C1 
    116     771    45      3    2.5  HADDX1_RVT  rptr_empty/g987__6417/SO 
    114     885    34      2    1.7  HADDX1_RVT  rptr_empty/g979__2883/SO 
      0     885     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (312 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     716                  
             Slack:=     312                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     78     603    46      1    1.0  AND3X1_RVT  wptr_full/g1033__1881/Y  
    119     722    43      4    2.3  HADDX1_RVT  wptr_full/g1052__7410/SO 
     30     751    28      2    1.0  INVX1_RVT   wptr_full/g1013/Y        
     91     842    44      2    1.7  MUX21X1_RVT wptr_full/g2__6161/Y     
      0     842     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (337 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     695                  
             Slack:=     337                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
     27     636    33      1    0.7  INVX0_RVT   wptr_full/g1025/Y        
     62     698    32      1    1.0  OR3X1_RVT   wptr_full/g1019__8428/Y  
     87     785    36      2    1.4  HADDX1_RVT  wptr_full/g1046__2883/SO 
     36     820    33      3    2.2  INVX1_RVT   wptr_full/g1009/Y        
      0     820     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (342 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     730                  
             Slack:=     342                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
    124     741    46      3    2.6  HADDX1_RVT  rptr_empty/g983__1666/SO 
    115     855    34      2    1.7  HADDX1_RVT  rptr_empty/g977__9945/SO 
      0     855     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (355 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     677                  
             Slack:=     355                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     75     683    38      1    1.7  AND3X1_RVT  wptr_full/g1020__5526/Y 
     85     768    32      2    1.3  XNOR2X2_RVT wptr_full/g1005__7410/Y 
     35     802    32      3    2.3  INVX1_RVT   wptr_full/g1003/Y       
      0     802     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (362 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      35                  
       Uncertainty:-      70                  
     Required Time:=    1215                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     727                  
             Slack:=     362                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     58     674    28      1    1.0  AND2X1_RVT  rptr_empty/g959__2802/Y  
     61     736    32      1    1.0  HADDX1_RVT  rptr_empty/g950__8428/C1 
    117     852    47      3    2.6  HADDX1_RVT  rptr_empty/g989__5477/SO 
      0     852     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (364 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1151                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     662                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     49     658    56      1    1.2  NAND2X0_RVT wptr_full/g1024__1617/Y 
    130     788    52      4    2.4  XNOR2X1_RVT wptr_full/g1017__6260/Y 
      0     788     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (371 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     701                  
             Slack:=     371                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                      
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT            
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y   
     71     687    35      1    1.2  AND3X1_RVT  rptr_empty/g955__3680/Y   
    102     789    39      2    1.3  XNOR2X1_RVT rptr_empty/g952__5526/Y   
     37     826    34      3    2.2  INVX1_RVT   rptr_empty/g951/Y         
      0     826     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (378 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      27                  
       Uncertainty:-      70                  
     Required Time:=    1183                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     679                  
             Slack:=     378                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y 
     47     656    54      2    1.1  NAND2X0_RVT wptr_full/g1022__6783/Y 
     47     703    41      1    0.5  NAND2X0_RVT wptr_full/g1018__4319/Y 
     74     777    39      3    1.9  OA21X1_RVT  wptr_full/g1016__5107/Y 
     28     804    30      3    1.5  INVX1_RVT   wptr_full/g1014/Y       
      0     804     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (379 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      33                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     673                  
             Slack:=     379                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     94     619    52      1    1.0  AND4X1_RVT  wptr_full/g1023__3680/Y  
     68     686    32      1    1.0  HADDX1_RVT  wptr_full/g1001__2346/C1 
    112     798    43      4    2.3  HADDX1_RVT  wptr_full/g1050__1666/SO 
      0     798     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (380 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     670                  
             Slack:=     380                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
     69     678    33      1    1.0  HADDX1_RVT  wptr_full/g1015__2398/C1 
    117     795    46      3    2.6  HADDX1_RVT  wptr_full/g1044__9945/SO 
      0     795     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (402 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      51                  
       Uncertainty:-      70                  
     Required Time:=    1199                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     671                  
             Slack:=     402                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     63     680    33      1    1.7  AND2X1_RVT  rptr_empty/g958__1617/Y  
     86     766    34      3    1.8  XNOR2X2_RVT rptr_empty/g954__6783/Y  
     31     797    28      3    1.6  INVX1_RVT   rptr_empty/g953/Y        
      0     797     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (406 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (406 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (406 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (406 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (406 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (406 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (406 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (406 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     188                  
             Slack:=     406                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0     878     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (419 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     631                  
             Slack:=     419                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
    110     635    48      1    1.0  AND4X1_RVT  wptr_full/g1011__5477/Y  
    122     757    46      3    2.6  HADDX1_RVT  wptr_full/g1042__9315/SO 
      0     757     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (419 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      33                  
       Uncertainty:-      70                  
     Required Time:=    1217                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     672                  
             Slack:=     419                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g960__1705/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g944__5107/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g975__9315/SO 
      0     798     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (419 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      33                  
       Uncertainty:-      70                  
     Required Time:=    1217                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     672                  
             Slack:=     419                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g961__5122/Y  
     68     686    32      1    1.0  HADDX1_RVT  rptr_empty/g945__6260/C1 
    112     798    43      4    2.3  HADDX1_RVT  rptr_empty/g985__7410/SO 
      0     798     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (428 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     662                  
             Slack:=     428                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
     58     674    28      1    1.0  AND2X1_RVT  rptr_empty/g959__2802/Y  
    113     787    45      3    2.6  HADDX1_RVT  rptr_empty/g950__8428/SO 
      0     787     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (436 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      58                  
       Uncertainty:-      70                  
     Required Time:=    1152                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     592                  
             Slack:=     436                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                    
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT          
     58     583    97      1    1.2  NAND2X0_RVT wptr_full/g1034__5115/Y 
    134     717    48      2    1.6  XNOR2X1_RVT wptr_full/g1030__8246/Y 
      0     717     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (437 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      35                  
       Uncertainty:-      70                  
     Required Time:=    1175                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     613                  
             Slack:=     437                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     94     619    52      1    1.0  AND4X1_RVT  wptr_full/g1023__3680/Y  
    120     738    47      3    2.7  HADDX1_RVT  wptr_full/g1001__2346/SO 
      0     738     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (445 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     646                  
             Slack:=     445                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     66     590    41      1    1.0  AND2X1_RVT  rptr_empty/g968__7482/Y  
     65     655    32      1    1.0  HADDX1_RVT  rptr_empty/g962__8246/C1 
    116     771    45      3    2.5  HADDX1_RVT  rptr_empty/g987__6417/SO 
      0     771     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (449 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     602                  
             Slack:=     449                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     84     609    56      5    3.3  AND2X1_RVT  wptr_full/g1026__2802/Y  
    118     727    44      4    2.3  HADDX1_RVT  wptr_full/g1015__2398/SO 
      0     727     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (455 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          125     
                                              
             Setup:-      33                  
       Uncertainty:-      70                  
     Required Time:=    1177                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     596                  
             Slack:=     455                  

Exceptions/Constraints:
  input_delay              0              in_del_29_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   winc                     
    400     525   181     13    2.7  I1025_NS    io_b_winc/DOUT           
     78     603    46      1    1.0  AND3X1_RVT  wptr_full/g1033__1881/Y  
    119     722    43      4    2.3  HADDX1_RVT  wptr_full/g1052__7410/SO 
      0     722     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (475 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     615                  
             Slack:=     475                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     92     617    57      4    2.7  AND3X1_RVT  rptr_empty/g964__7098/Y  
    124     741    46      3    2.6  HADDX1_RVT  rptr_empty/g983__1666/SO 
      0     741     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (478 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      35                  
       Uncertainty:-      70                  
     Required Time:=    1215                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     612                  
             Slack:=     478                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g960__1705/Y  
    119     737    46      3    2.6  HADDX1_RVT  rptr_empty/g944__5107/SO 
      0     737     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (478 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      35                  
       Uncertainty:-      70                  
     Required Time:=    1215                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     612                  
             Slack:=     478                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     94     618    52      1    1.0  AND4X1_RVT  rptr_empty/g961__5122/Y  
    119     737    46      3    2.6  HADDX1_RVT  rptr_empty/g945__6260/SO 
      0     737     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (521 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          125     
                                              
             Setup:-      30                  
       Uncertainty:-      70                  
     Required Time:=    1220                  
      Launch Clock:-     125                  
       Input Delay:-       0                  
         Data Path:-     573                  
             Slack:=     521                  

Exceptions/Constraints:
  input_delay              0              in_del_30_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     125    25      1 2505.9  (arrival)   rinc                     
    399     525   180      4    2.1  I1025_NS    io_b_rinc/DOUT           
     66     590    41      1    1.0  AND2X1_RVT  rptr_empty/g968__7482/Y  
    108     698    37      2    1.5  HADDX1_RVT  rptr_empty/g962__8246/SO 
      0     698     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (673 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     352                  
             Slack:=     673                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    222     322    61      7  4.6  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     349    35      2  1.0  INVX1_RVT    fifomem/g250/Y            
     51     400    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     24     424    31      1  0.5  INVX0_RVT    fifomem/g242/Y            
     29     452    40      1  0.0  NAND2X0_RVT  fifomem/g234__2398/Y      
      0     452     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (675 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     351                  
             Slack:=     675                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    222     322    61      7  4.6  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     349    35      2  1.0  INVX1_RVT    fifomem/g250/Y            
     51     400    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     23     423    29      1  0.5  INVX0_RVT    fifomem/g245/Y            
     28     451    40      1  0.0  NAND2X0_RVT  fifomem/g240__6783/Y      
      0     451     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (677 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     353                  
             Slack:=     677                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    222     322    61      7  4.6  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     349    35      2  1.0  INVX1_RVT    fifomem/g250/Y            
     51     400    56      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     53     453    22      1  0.0  OR2X1_RVT    fifomem/g236__6260/Y      
      0     453     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (678 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     352                  
             Slack:=     678                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    222     322    61      7  4.6  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     26     349    35      2  1.0  INVX1_RVT    fifomem/g250/Y            
     51     400    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     52     452    22      1  0.0  OR2X1_RVT    fifomem/g238__8428/Y      
      0     452     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (680 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     350                  
             Slack:=     680                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    219     319    56      7  4.0  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     26     345    33      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     396    59      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     54     450    22      1  0.0  OR2X1_RVT    fifomem/g237__4319/Y      
      0     450     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (680 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     350                  
             Slack:=     680                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    219     319    56      7  4.0  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     26     345    33      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     396    59      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     54     450    20      1  0.0  OR2X1_RVT    fifomem/g239__5526/Y      
      0     450     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (715 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     316                  
             Slack:=     715                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    214     314    57      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     52     366    45      1  0.7  NAND2X0_RVT  fifomem/g247__5122/Y      
     50     416    22      1  0.0  OR2X1_RVT    fifomem/g235__5107/Y      
      0     416     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (716 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     350                  
             Slack:=     716                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    220     320    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g266/Y             
     52     399    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     23     422    29      1  0.5  INVX0_RVT    fifomem/g262/Y             
     28     450    39      1  0.0  NAND2X0_RVT  fifomem/g257__4733/Y       
      0     450     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (718 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     348                  
             Slack:=     718                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    220     320    57      6  4.1  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     396    57      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     24     420    31      1  0.5  INVX0_RVT    fifomem/g259/Y             
     29     448    39      1  0.0  NAND2X0_RVT  fifomem/g251__8246/Y       
      0     448     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (718 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     352                  
             Slack:=     718                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    220     320    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g266/Y             
     52     398    58      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     452    22      1  0.0  OR2X1_RVT    fifomem/g254__1881/Y       
      0     452     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (719 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1171                  
      Launch Clock:-     100                  
         Data Path:-     352                  
             Slack:=     719                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    220     320    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g266/Y             
     52     398    58      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     54     452    20      1  0.0  OR2X1_RVT    fifomem/g256__7482/Y       
      0     452     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (720 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     351                  
             Slack:=     720                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    220     320    58      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g266/Y             
     52     399    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     52     451    22      1  0.0  OR2X1_RVT    fifomem/g255__5115/Y       
      0     451     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (721 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     349                  
             Slack:=     721                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    220     320    57      6  4.1  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     26     346    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     396    57      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     53     449    22      1  0.0  OR2X1_RVT    fifomem/g253__6131/Y       
      0     449     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (754 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     316                  
             Slack:=     754                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    212     312    55      6  4.2  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     54     367    45      1  0.7  NAND2X0_RVT  fifomem/g264__2346/Y       
     50     416    22      1  0.0  OR2X1_RVT    fifomem/g252__7098/Y       
      0     416     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (760 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     266                  
             Slack:=     760                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    226     326    74     10  6.5  DFFARX1_RVT  wptr_full/wbin_reg_9_/Q   
     40     366    39      1  0.0  NAND3X0_RVT  fifomem/g241__3680/Y      
      0     366     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (803 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     263                  
             Slack:=     803                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    224     324    71     10  6.1  DFFARX1_RVT  rptr_empty/rbin_reg_9_/Q   
     39     363    38      1  0.0  NAND3X0_RVT  fifomem/g258__6161/Y       
      0     363     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 144: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 145: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 146: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 147: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 148: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 149: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 150: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 151: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 152: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 153: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 154: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 155: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 156: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 157: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 158: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 159: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 160: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 161: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 162: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 163: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 164: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     193                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    193     293    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     293     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 165: MET (967 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (967 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (967 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (967 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (967 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (967 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (967 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (967 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    210     310    46     12  2.6  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      0     310     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (968 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (968 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (968 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (968 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (968 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (968 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (968 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (968 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (968 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (968 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (968 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (968 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (968 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (968 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (968 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (968 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1277                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    209     309    45     12  2.5  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      0     309     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (972 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (972 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (972 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (972 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (972 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (972 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (972 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (972 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    206     306    42     11  2.1  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (973 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (973 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (973 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (973 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (973 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (973 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (973 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (973 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     973                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    206     306    42     11  2.0  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (977 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (977 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (977 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (977 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (977 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (977 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (977 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (977 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     977                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    202     302    38     10  1.6  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (978 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (978 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (978 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (978 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (978 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (978 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (978 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (978 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=     978                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    202     302    38     10  1.5  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1009 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1009 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1009 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1009 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1009 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1009 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1009 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1009 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -67                  
       Uncertainty:-      70                  
     Required Time:=    1317                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1009                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    208     308    44     12  2.4  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      0     308     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1013 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1013 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1013 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1013 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1013 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1013 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1013 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1013 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1013 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1013 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1013 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1013 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1013 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1013 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1013 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1013 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1013 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1013 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1013 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1013 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1013 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1013 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1013 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1013 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=    1013                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    206     306    42     11  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      0     306     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1014 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1014 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1014 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1014 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1014 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1014 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1014 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1014 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1014                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    205     305    41     11  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      0     305     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1017 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1017 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1017 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1017 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1017 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1017 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1017 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1017 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1319                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    202     302    38     10  1.6  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1018 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1018 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1018 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1018 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1018 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1018 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1018 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1018 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     202                  
             Slack:=    1018                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    202     302    38     10  1.5  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      0     302     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

