-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cmac_flowcontrol_tx_dev is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    tx_i_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    tx_i_TVALID : IN STD_LOGIC;
    tx_i_TREADY : OUT STD_LOGIC;
    tx_i_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    tx_i_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    tx_i_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    tx_i_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    tx_o_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    tx_o_TVALID : OUT STD_LOGIC;
    tx_o_TREADY : IN STD_LOGIC;
    tx_o_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    tx_o_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    tx_o_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    tx_o_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    cmac_rx_pause_req : IN STD_LOGIC_VECTOR (8 downto 0);
    stat_rx_pause : IN STD_LOGIC_VECTOR (0 downto 0);
    pause_frames_cnt_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    total_pause_frames_dur_o : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of cmac_flowcontrol_tx_dev is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cmac_flowcontrol_tx_dev_cmac_flowcontrol_tx_dev,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.147000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=199,HLS_SYN_LUT=197,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal pause_frames_cnt : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal total_pause_frames_dur : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal state : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tx_i_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln1069_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_100_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_o_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal icmp_ln1069_reg_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_load_reg_304 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_322 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op48_read_state1 : BOOLEAN;
    signal ap_predicate_op54_write_state1 : BOOLEAN;
    signal ap_predicate_op62_read_state1 : BOOLEAN;
    signal ap_predicate_op68_write_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal ap_predicate_op78_write_state2 : BOOLEAN;
    signal ap_predicate_op79_write_state2 : BOOLEAN;
    signal regslice_both_tx_o_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln34_fu_227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal stat_rx_pause_read_read_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln38_fu_249_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_198_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pause_frames_cnt_loc_0_reg_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_total_pause_frames_dur_loc_0_reg_173 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_tx_i_V_data_V_U_apdone_blk : STD_LOGIC;
    signal tx_i_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal tx_i_TVALID_int_regslice : STD_LOGIC;
    signal tx_i_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_tx_i_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_tx_i_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal tx_i_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_tx_i_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_i_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_tx_i_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal tx_i_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_tx_i_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_i_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_tx_i_V_last_V_U_apdone_blk : STD_LOGIC;
    signal tx_i_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_tx_i_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_i_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_tx_i_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal tx_i_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_tx_i_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_i_V_dest_V_U_ack_in : STD_LOGIC;
    signal tx_o_TVALID_int_regslice : STD_LOGIC;
    signal tx_o_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_tx_o_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_o_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_tx_o_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_tx_o_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_o_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_tx_o_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_tx_o_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_o_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_tx_o_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_tx_o_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_tx_o_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_tx_o_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_tx_o_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_133 : BOOLEAN;
    signal ap_condition_385 : BOOLEAN;
    signal ap_condition_384 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cmac_flowcontrol_tx_dev_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_tx_i_V_data_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TDATA,
        vld_in => tx_i_TVALID,
        ack_in => regslice_both_tx_i_V_data_V_U_ack_in,
        data_out => tx_i_TDATA_int_regslice,
        vld_out => tx_i_TVALID_int_regslice,
        ack_out => tx_i_TREADY_int_regslice,
        apdone_blk => regslice_both_tx_i_V_data_V_U_apdone_blk);

    regslice_both_tx_i_V_keep_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TKEEP,
        vld_in => tx_i_TVALID,
        ack_in => regslice_both_tx_i_V_keep_V_U_ack_in,
        data_out => tx_i_TKEEP_int_regslice,
        vld_out => regslice_both_tx_i_V_keep_V_U_vld_out,
        ack_out => tx_i_TREADY_int_regslice,
        apdone_blk => regslice_both_tx_i_V_keep_V_U_apdone_blk);

    regslice_both_tx_i_V_strb_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TSTRB,
        vld_in => tx_i_TVALID,
        ack_in => regslice_both_tx_i_V_strb_V_U_ack_in,
        data_out => tx_i_TSTRB_int_regslice,
        vld_out => regslice_both_tx_i_V_strb_V_U_vld_out,
        ack_out => tx_i_TREADY_int_regslice,
        apdone_blk => regslice_both_tx_i_V_strb_V_U_apdone_blk);

    regslice_both_tx_i_V_last_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TLAST,
        vld_in => tx_i_TVALID,
        ack_in => regslice_both_tx_i_V_last_V_U_ack_in,
        data_out => tx_i_TLAST_int_regslice,
        vld_out => regslice_both_tx_i_V_last_V_U_vld_out,
        ack_out => tx_i_TREADY_int_regslice,
        apdone_blk => regslice_both_tx_i_V_last_V_U_apdone_blk);

    regslice_both_tx_i_V_dest_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TDEST,
        vld_in => tx_i_TVALID,
        ack_in => regslice_both_tx_i_V_dest_V_U_ack_in,
        data_out => tx_i_TDEST_int_regslice,
        vld_out => regslice_both_tx_i_V_dest_V_U_vld_out,
        ack_out => tx_i_TREADY_int_regslice,
        apdone_blk => regslice_both_tx_i_V_dest_V_U_apdone_blk);

    regslice_both_tx_o_V_data_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TDATA_int_regslice,
        vld_in => tx_o_TVALID_int_regslice,
        ack_in => tx_o_TREADY_int_regslice,
        data_out => tx_o_TDATA,
        vld_out => regslice_both_tx_o_V_data_V_U_vld_out,
        ack_out => tx_o_TREADY,
        apdone_blk => regslice_both_tx_o_V_data_V_U_apdone_blk);

    regslice_both_tx_o_V_keep_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TKEEP_int_regslice,
        vld_in => tx_o_TVALID_int_regslice,
        ack_in => regslice_both_tx_o_V_keep_V_U_ack_in_dummy,
        data_out => tx_o_TKEEP,
        vld_out => regslice_both_tx_o_V_keep_V_U_vld_out,
        ack_out => tx_o_TREADY,
        apdone_blk => regslice_both_tx_o_V_keep_V_U_apdone_blk);

    regslice_both_tx_o_V_strb_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TSTRB_int_regslice,
        vld_in => tx_o_TVALID_int_regslice,
        ack_in => regslice_both_tx_o_V_strb_V_U_ack_in_dummy,
        data_out => tx_o_TSTRB,
        vld_out => regslice_both_tx_o_V_strb_V_U_vld_out,
        ack_out => tx_o_TREADY,
        apdone_blk => regslice_both_tx_o_V_strb_V_U_apdone_blk);

    regslice_both_tx_o_V_last_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TLAST_int_regslice,
        vld_in => tx_o_TVALID_int_regslice,
        ack_in => regslice_both_tx_o_V_last_V_U_ack_in_dummy,
        data_out => tx_o_TLAST,
        vld_out => regslice_both_tx_o_V_last_V_U_vld_out,
        ack_out => tx_o_TREADY,
        apdone_blk => regslice_both_tx_o_V_last_V_U_apdone_blk);

    regslice_both_tx_o_V_dest_V_U : component cmac_flowcontrol_tx_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tx_i_TDEST_int_regslice,
        vld_in => tx_o_TVALID_int_regslice,
        ack_in => regslice_both_tx_o_V_dest_V_U_ack_in_dummy,
        data_out => tx_o_TDEST,
        vld_out => regslice_both_tx_o_V_dest_V_U_vld_out,
        ack_out => tx_o_TREADY,
        apdone_blk => regslice_both_tx_o_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    pause_frames_cnt_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pause_frames_cnt <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (stat_rx_pause_read_read_fu_88_p2 = ap_const_lv1_1))) then 
                    pause_frames_cnt <= add_ln34_fu_227_p2;
                end if; 
            end if;
        end if;
    end process;


    state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                state <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_384)) then
                    if (((state = ap_const_lv1_1) and (grp_fu_198_p1 = ap_const_lv1_1))) then 
                        state <= ap_const_lv1_0;
                    elsif ((ap_const_boolean_1 = ap_condition_385)) then 
                        state <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    total_pause_frames_dur_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                total_pause_frames_dur <= ap_const_lv64_0;
            else
                if (((icmp_ln1069_fu_239_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    total_pause_frames_dur <= add_ln38_fu_249_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_133)) then
                if ((stat_rx_pause_read_read_fu_88_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163 <= pause_frames_cnt;
                elsif ((stat_rx_pause_read_read_fu_88_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163 <= add_ln34_fu_227_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163 <= ap_phi_reg_pp0_iter0_pause_frames_cnt_loc_0_reg_163;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_133)) then
                if ((icmp_ln1069_fu_239_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173 <= add_ln38_fu_249_p2;
                elsif ((icmp_ln1069_fu_239_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173 <= total_pause_frames_dur;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173 <= ap_phi_reg_pp0_iter0_total_pause_frames_dur_loc_0_reg_173;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1069_reg_290 <= icmp_ln1069_fu_239_p2;
                state_load_reg_304 <= state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_1_reg_308 <= grp_nbreadreq_fu_100_p7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_322 <= grp_nbreadreq_fu_100_p7;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln34_fu_227_p2 <= std_logic_vector(unsigned(pause_frames_cnt) + unsigned(ap_const_lv32_1));
    add_ln38_fu_249_p2 <= std_logic_vector(unsigned(total_pause_frames_dur) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op48_read_state1, ap_predicate_op54_write_state1, ap_predicate_op62_read_state1, ap_predicate_op68_write_state1, ap_predicate_op78_write_state2, ap_predicate_op79_write_state2, regslice_both_tx_o_V_data_V_U_apdone_blk, tx_i_TVALID_int_regslice, tx_o_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((regslice_both_tx_o_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op79_write_state2 = ap_const_boolean_1)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (tx_o_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (tx_i_TVALID_int_regslice = ap_const_logic_0)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)) or ((tx_i_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op62_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op48_read_state1, ap_predicate_op54_write_state1, ap_predicate_op62_read_state1, ap_predicate_op68_write_state1, ap_block_state1_io, ap_predicate_op78_write_state2, ap_predicate_op79_write_state2, regslice_both_tx_o_V_data_V_U_apdone_blk, ap_block_state2_io, tx_i_TVALID_int_regslice, tx_o_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_tx_o_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op79_write_state2 = ap_const_boolean_1)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state1_io) or ((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (tx_o_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (tx_i_TVALID_int_regslice = ap_const_logic_0)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)) or ((tx_i_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op62_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_predicate_op48_read_state1, ap_predicate_op54_write_state1, ap_predicate_op62_read_state1, ap_predicate_op68_write_state1, ap_block_state1_io, ap_predicate_op78_write_state2, ap_predicate_op79_write_state2, regslice_both_tx_o_V_data_V_U_apdone_blk, ap_block_state2_io, tx_i_TVALID_int_regslice, tx_o_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (regslice_both_tx_o_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op79_write_state2 = ap_const_boolean_1)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state1_io) or ((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (tx_o_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (tx_i_TVALID_int_regslice = ap_const_logic_0)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)) or ((tx_i_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op62_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_io_assign_proc : process(ap_predicate_op54_write_state1, ap_predicate_op68_write_state1, tx_o_TREADY_int_regslice)
    begin
                ap_block_state1_io <= (((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (tx_o_TREADY_int_regslice = ap_const_logic_0)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_predicate_op48_read_state1, ap_predicate_op54_write_state1, ap_predicate_op62_read_state1, ap_predicate_op68_write_state1, tx_i_TVALID_int_regslice, tx_o_TREADY_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (tx_o_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (tx_i_TVALID_int_regslice = ap_const_logic_0)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)) or ((tx_i_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op62_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op78_write_state2, ap_predicate_op79_write_state2, tx_o_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op79_write_state2 = ap_const_boolean_1)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op78_write_state2, ap_predicate_op79_write_state2, regslice_both_tx_o_V_data_V_U_apdone_blk, tx_o_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((regslice_both_tx_o_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op79_write_state2 = ap_const_boolean_1)) or ((tx_o_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op78_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_133_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_133 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_384_assign_proc : process(ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_100_p7, ap_block_pp0_stage0_11001)
    begin
                ap_condition_384 <= ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_385_assign_proc : process(state, icmp_ln1069_fu_239_p2, grp_fu_198_p1)
    begin
                ap_condition_385 <= ((state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1) and (grp_fu_198_p1 = ap_const_lv1_0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pause_frames_cnt_loc_0_reg_163 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_total_pause_frames_dur_loc_0_reg_173 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op48_read_state1_assign_proc : process(state, icmp_ln1069_fu_239_p2, grp_nbreadreq_fu_100_p7)
    begin
                ap_predicate_op48_read_state1 <= ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op54_write_state1_assign_proc : process(state, icmp_ln1069_fu_239_p2, grp_nbreadreq_fu_100_p7)
    begin
                ap_predicate_op54_write_state1 <= ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op62_read_state1_assign_proc : process(state, grp_nbreadreq_fu_100_p7)
    begin
                ap_predicate_op62_read_state1 <= ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_1));
    end process;


    ap_predicate_op68_write_state1_assign_proc : process(state, grp_nbreadreq_fu_100_p7)
    begin
                ap_predicate_op68_write_state1 <= ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_1));
    end process;


    ap_predicate_op78_write_state2_assign_proc : process(icmp_ln1069_reg_290, state_load_reg_304, tmp_1_reg_308)
    begin
                ap_predicate_op78_write_state2 <= ((tmp_1_reg_308 = ap_const_lv1_1) and (state_load_reg_304 = ap_const_lv1_0) and (icmp_ln1069_reg_290 = ap_const_lv1_1));
    end process;


    ap_predicate_op79_write_state2_assign_proc : process(state_load_reg_304, tmp_reg_322)
    begin
                ap_predicate_op79_write_state2 <= ((tmp_reg_322 = ap_const_lv1_1) and (state_load_reg_304 = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_198_p1 <= tx_i_TLAST_int_regslice;
    grp_nbreadreq_fu_100_p7 <= (0=>(tx_i_TVALID_int_regslice), others=>'-');
    icmp_ln1069_fu_239_p2 <= "1" when (cmac_rx_pause_req = ap_const_lv9_0) else "0";
    pause_frames_cnt_o <= ap_phi_reg_pp0_iter1_pause_frames_cnt_loc_0_reg_163;
    stat_rx_pause_read_read_fu_88_p2 <= stat_rx_pause;
    total_pause_frames_dur_o <= ap_phi_reg_pp0_iter1_total_pause_frames_dur_loc_0_reg_173;

    tx_i_TDATA_blk_n_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln1069_fu_239_p2, grp_nbreadreq_fu_100_p7, tx_i_TVALID_int_regslice)
    begin
        if ((((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tx_i_TDATA_blk_n <= tx_i_TVALID_int_regslice;
        else 
            tx_i_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_i_TREADY <= regslice_both_tx_i_V_data_V_U_ack_in;

    tx_i_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op48_read_state1, ap_predicate_op62_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op48_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op62_read_state1 = ap_const_boolean_1)))) then 
            tx_i_TREADY_int_regslice <= ap_const_logic_1;
        else 
            tx_i_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    tx_o_TDATA_blk_n_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln1069_fu_239_p2, grp_nbreadreq_fu_100_p7, ap_enable_reg_pp0_iter1, icmp_ln1069_reg_290, state_load_reg_304, tmp_1_reg_308, tmp_reg_322, tx_o_TREADY_int_regslice)
    begin
        if ((((tmp_reg_322 = ap_const_lv1_1) and (state_load_reg_304 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_308 = ap_const_lv1_1) and (state_load_reg_304 = ap_const_lv1_0) and (icmp_ln1069_reg_290 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_100_p7 = ap_const_lv1_1) and (state = ap_const_lv1_0) and (icmp_ln1069_fu_239_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tx_o_TDATA_blk_n <= tx_o_TREADY_int_regslice;
        else 
            tx_o_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_o_TVALID <= regslice_both_tx_o_V_data_V_U_vld_out;

    tx_o_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op54_write_state1, ap_predicate_op68_write_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op54_write_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op68_write_state1 = ap_const_boolean_1)))) then 
            tx_o_TVALID_int_regslice <= ap_const_logic_1;
        else 
            tx_o_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
