-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity depthwise_conv2d_fix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of depthwise_conv2d_fix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_0_w_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_w_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_w_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_h_2_fu_136_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_2_reg_357 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_166_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_reg_362 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond3_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_2_fu_178_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_2_reg_370 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal output_addr_reg_375 : STD_LOGIC_VECTOR (13 downto 0);
    signal exitcond2_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_h_1_fu_208_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_h_1_reg_383 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_10_fu_248_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_reg_388 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond1_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_266_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_reg_393 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_w_1_fu_278_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_w_1_reg_401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal exitcond_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_reg_416 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal SeparableConv2D_0_w_2_reg_421 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_17_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal out_h_reg_84 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_reg_96 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_h_reg_108 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_w_reg_119 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_8_fu_197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_142_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl6_fu_154_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl5_cast_fu_150_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_cast_fu_162_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_cast_fu_184_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_188_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_cast_fu_193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_cast2_fu_214_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_218_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl8_fu_224_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl9_fu_236_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl8_cast_fu_232_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl9_cast_fu_244_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_fu_254_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl7_cast_fu_262_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_29_cast_fu_284_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_288_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_294_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_298_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_cast_fu_303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_312_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_33_cast_fu_317_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_347_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component network_mul_mul_16s_15s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component depthwise_conv2d_fix_SeparableConv2D_0_w_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    SeparableConv2D_0_w_s_U : component depthwise_conv2d_fix_SeparableConv2D_0_w_s
    generic map (
        DataWidth => 15,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_w_s_address0,
        ce0 => SeparableConv2D_0_w_s_ce0,
        q0 => SeparableConv2D_0_w_s_q0);

    network_mul_mul_16s_15s_30_1_1_U3 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => input_load_reg_416,
        din1 => SeparableConv2D_0_w_2_reg_421,
        dout => tmp_16_fu_347_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    k_h_reg_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                k_h_reg_108 <= k_h_1_reg_383;
            elsif (((exitcond2_fu_172_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                k_h_reg_108 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    k_w_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_202_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                k_w_reg_119 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_w_reg_119 <= k_w_1_reg_401;
            end if; 
        end if;
    end process;

    out_h_reg_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_172_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                out_h_reg_84 <= out_h_2_reg_357;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_h_reg_84 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_202_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_w_reg_96 <= out_w_2_reg_370;
            elsif (((exitcond3_fu_130_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_w_reg_96 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                SeparableConv2D_0_w_2_reg_421 <= SeparableConv2D_0_w_s_q0;
                input_load_reg_416 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                k_h_1_reg_383 <= k_h_1_fu_208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                k_w_1_reg_401 <= k_w_1_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                out_h_2_reg_357 <= out_h_2_fu_136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                out_w_2_reg_370 <= out_w_2_fu_178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_172_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                output_addr_reg_375 <= tmp_8_fu_197_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_202_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    tmp_10_reg_388(10 downto 1) <= tmp_10_fu_248_p2(10 downto 1);
                tmp_11_reg_393 <= tmp_11_fu_266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_17_reg_426 <= tmp_16_fu_347_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_130_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    tmp_s_reg_362(10 downto 2) <= tmp_s_fu_166_p2(10 downto 2);
            end if;
        end if;
    end process;
    tmp_s_reg_362(1 downto 0) <= "00";
    tmp_10_reg_388(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_130_p2, ap_CS_fsm_state3, exitcond2_fu_172_p2, ap_CS_fsm_state4, exitcond1_fu_202_p2, ap_CS_fsm_state5, exitcond_fu_272_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_fu_130_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond2_fu_172_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((exitcond1_fu_202_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((exitcond_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    SeparableConv2D_0_w_s_address0 <= tmp_15_fu_321_p1(4 - 1 downto 0);

    SeparableConv2D_0_w_s_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_130_p2)
    begin
        if ((((exitcond3_fu_130_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond3_fu_130_p2)
    begin
        if (((exitcond3_fu_130_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_202_p2 <= "1" when (k_h_reg_108 = ap_const_lv2_3) else "0";
    exitcond2_fu_172_p2 <= "1" when (out_w_reg_96 = ap_const_lv5_1C) else "0";
    exitcond3_fu_130_p2 <= "1" when (out_h_reg_84 = ap_const_lv5_1C) else "0";
    exitcond_fu_272_p2 <= "1" when (k_w_reg_119 = ap_const_lv2_3) else "0";
    input_r_address0 <= tmp_13_fu_307_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    k_h_1_fu_208_p2 <= std_logic_vector(unsigned(k_h_reg_108) + unsigned(ap_const_lv2_1));
    k_w_1_fu_278_p2 <= std_logic_vector(unsigned(k_w_reg_119) + unsigned(ap_const_lv2_1));
    out_h_2_fu_136_p2 <= std_logic_vector(unsigned(out_h_reg_84) + unsigned(ap_const_lv5_1));
    out_w_2_fu_178_p2 <= std_logic_vector(unsigned(out_w_reg_96) + unsigned(ap_const_lv5_1));

    output_r_address0_assign_proc : process(ap_CS_fsm_state3, output_addr_reg_375, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_8_fu_197_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            output_r_address0 <= output_addr_reg_375;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_r_address0 <= tmp_8_fu_197_p1(14 - 1 downto 0);
        else 
            output_r_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, tmp_18_fu_341_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_r_d0 <= tmp_18_fu_341_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_r_d0 <= ap_const_lv16_0;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(ap_CS_fsm_state3, exitcond2_fu_172_p2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((exitcond2_fu_172_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl5_cast_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_142_p3),11));
    p_shl5_fu_142_p3 <= (out_h_reg_84 & ap_const_lv5_0);
    p_shl6_cast_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_154_p3),11));
    p_shl6_fu_154_p3 <= (out_h_reg_84 & ap_const_lv2_0);
    p_shl7_cast_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_254_p3),5));
    p_shl7_fu_254_p3 <= (k_h_reg_108 & ap_const_lv2_0);
    p_shl8_cast_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_224_p3),11));
    p_shl8_fu_224_p3 <= (tmp_9_fu_218_p2 & ap_const_lv5_0);
    p_shl9_cast_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_236_p3),11));
    p_shl9_fu_236_p3 <= (tmp_9_fu_218_p2 & ap_const_lv1_0);
    tmp_10_fu_248_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_232_p1) - unsigned(p_shl9_cast_fu_244_p1));
    tmp_11_fu_266_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_262_p1) - unsigned(tmp_24_cast2_fu_214_p1));
    tmp_12_fu_298_p2 <= std_logic_vector(unsigned(tmp_cast_fu_294_p1) + unsigned(tmp_10_reg_388));
    tmp_13_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_cast_fu_303_p1),64));
    tmp_14_fu_312_p2 <= std_logic_vector(unsigned(tmp_11_reg_393) + unsigned(tmp_29_cast_fu_284_p1));
    tmp_15_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_cast_fu_317_p1),64));
    tmp_18_fu_341_p2 <= std_logic_vector(unsigned(output_r_q0) + unsigned(tmp_17_reg_426));
    tmp_21_cast_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_96),11));
        tmp_22_cast_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_188_p2),32));

    tmp_24_cast2_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_h_reg_108),5));
    tmp_29_cast_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_w_reg_119),5));
        tmp_30_cast_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_298_p2),32));

        tmp_33_cast_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_312_p2),32));

    tmp_7_fu_188_p2 <= std_logic_vector(unsigned(tmp_s_reg_362) + unsigned(tmp_21_cast_fu_184_p1));
    tmp_8_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_cast_fu_193_p1),64));
    tmp_9_fu_218_p2 <= std_logic_vector(unsigned(tmp_24_cast2_fu_214_p1) + unsigned(out_h_reg_84));
    tmp_cast_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_288_p2),11));
    tmp_fu_288_p2 <= std_logic_vector(unsigned(out_w_reg_96) + unsigned(tmp_29_cast_fu_284_p1));
    tmp_s_fu_166_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_150_p1) - unsigned(p_shl6_cast_fu_162_p1));
end behav;
