<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenSubtargetInfo.inc source code [llvm/build/lib/Target/AVR/AVRGenSubtargetInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AVRGenSubtargetInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenSubtargetInfo.inc.html'>AVRGenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</span></u></td></tr>
<tr><th id="11">11</th><td><u>#undef GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> AVR {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  ELFArchAVR1 = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  ELFArchAVR2 = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  ELFArchAVR3 = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  ELFArchAVR4 = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  ELFArchAVR5 = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  ELFArchAVR6 = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  ELFArchAVR25 = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  ELFArchAVR31 = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  ELFArchAVR35 = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  ELFArchAVR51 = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  ELFArchTiny = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  ELFArchXMEGA1 = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  ELFArchXMEGA2 = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  ELFArchXMEGA3 = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  ELFArchXMEGA4 = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  ELFArchXMEGA5 = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  ELFArchXMEGA6 = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  ELFArchXMEGA7 = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  FamilyAVR0 = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  FamilyAVR1 = <var>19</var>,</td></tr>
<tr><th id="36">36</th><td>  FamilyAVR2 = <var>20</var>,</td></tr>
<tr><th id="37">37</th><td>  FamilyAVR3 = <var>21</var>,</td></tr>
<tr><th id="38">38</th><td>  FamilyAVR4 = <var>22</var>,</td></tr>
<tr><th id="39">39</th><td>  FamilyAVR5 = <var>23</var>,</td></tr>
<tr><th id="40">40</th><td>  FamilyAVR6 = <var>24</var>,</td></tr>
<tr><th id="41">41</th><td>  FamilyAVR25 = <var>25</var>,</td></tr>
<tr><th id="42">42</th><td>  FamilyAVR31 = <var>26</var>,</td></tr>
<tr><th id="43">43</th><td>  FamilyAVR35 = <var>27</var>,</td></tr>
<tr><th id="44">44</th><td>  FamilyAVR51 = <var>28</var>,</td></tr>
<tr><th id="45">45</th><td>  FamilyTiny = <var>29</var>,</td></tr>
<tr><th id="46">46</th><td>  FamilyXMEGA = <var>30</var>,</td></tr>
<tr><th id="47">47</th><td>  FamilyXMEGAU = <var>31</var>,</td></tr>
<tr><th id="48">48</th><td>  FeatureADDSUBIW = <var>32</var>,</td></tr>
<tr><th id="49">49</th><td>  FeatureBREAK = <var>33</var>,</td></tr>
<tr><th id="50">50</th><td>  FeatureDES = <var>34</var>,</td></tr>
<tr><th id="51">51</th><td>  FeatureEIJMPCALL = <var>35</var>,</td></tr>
<tr><th id="52">52</th><td>  FeatureELPM = <var>36</var>,</td></tr>
<tr><th id="53">53</th><td>  FeatureELPMX = <var>37</var>,</td></tr>
<tr><th id="54">54</th><td>  FeatureIJMPCALL = <var>38</var>,</td></tr>
<tr><th id="55">55</th><td>  FeatureJMPCALL = <var>39</var>,</td></tr>
<tr><th id="56">56</th><td>  FeatureLPM = <var>40</var>,</td></tr>
<tr><th id="57">57</th><td>  FeatureLPMX = <var>41</var>,</td></tr>
<tr><th id="58">58</th><td>  FeatureMMR = <var>42</var>,</td></tr>
<tr><th id="59">59</th><td>  FeatureMOVW = <var>43</var>,</td></tr>
<tr><th id="60">60</th><td>  FeatureMultiplication = <var>44</var>,</td></tr>
<tr><th id="61">61</th><td>  FeatureRMW = <var>45</var>,</td></tr>
<tr><th id="62">62</th><td>  FeatureSPM = <var>46</var>,</td></tr>
<tr><th id="63">63</th><td>  FeatureSPMX = <var>47</var>,</td></tr>
<tr><th id="64">64</th><td>  FeatureSRAM = <var>48</var>,</td></tr>
<tr><th id="65">65</th><td>  FeatureSetSpecial = <var>49</var>,</td></tr>
<tr><th id="66">66</th><td>  FeatureSmallStack = <var>50</var>,</td></tr>
<tr><th id="67">67</th><td>  FeatureTinyEncoding = <var>51</var>,</td></tr>
<tr><th id="68">68</th><td>  NumSubtargetFeatures = <var>52</var></td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td>} <i>// end namespace AVR</i></td></tr>
<tr><th id="71">71</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#<span data-ppcond="76">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="77">77</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="80">80</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="81">81</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV AVRFeatureKV[] = {</td></tr>
<tr><th id="82">82</th><td>  { <q>"addsubiw"</q>, <q>"Enable 16-bit register-immediate addition and subtraction instructions"</q>, AVR::FeatureADDSUBIW, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="83">83</th><td>  { <q>"avr0"</q>, <q>"The device is a part of the avr0 family"</q>, AVR::FamilyAVR0, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="84">84</th><td>  { <q>"avr1"</q>, <q>"The device is a part of the avr1 family"</q>, AVR::FamilyAVR1, { { { <var>0x50000040000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="85">85</th><td>  { <q>"avr2"</q>, <q>"The device is a part of the avr2 family"</q>, AVR::FamilyAVR2, { { { <var>0x1004100080000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="86">86</th><td>  { <q>"avr25"</q>, <q>"The device is a part of the avr25 family"</q>, AVR::FamilyAVR25, { { { <var>0x4a0200100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="87">87</th><td>  { <q>"avr3"</q>, <q>"The device is a part of the avr3 family"</q>, AVR::FamilyAVR3, { { { <var>0x8000100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="88">88</th><td>  { <q>"avr31"</q>, <q>"The device is a part of the avr31 family"</q>, AVR::FamilyAVR31, { { { <var>0x1000200000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="89">89</th><td>  { <q>"avr35"</q>, <q>"The device is a part of the avr35 family"</q>, AVR::FamilyAVR35, { { { <var>0x4a0200200000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="90">90</th><td>  { <q>"avr4"</q>, <q>"The device is a part of the avr4 family"</q>, AVR::FamilyAVR4, { { { <var>0x5a0200100000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="91">91</th><td>  { <q>"avr5"</q>, <q>"The device is a part of the avr5 family"</q>, AVR::FamilyAVR5, { { { <var>0x5a0200200000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="92">92</th><td>  { <q>"avr51"</q>, <q>"The device is a part of the avr51 family"</q>, AVR::FamilyAVR51, { { { <var>0x3000800000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="93">93</th><td>  { <q>"avr6"</q>, <q>"The device is a part of the avr6 family"</q>, AVR::FamilyAVR6, { { { <var>0x10000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="94">94</th><td>  { <q>"avrtiny"</q>, <q>"The device is a part of the avrtiny family"</q>, AVR::FamilyTiny, { { { <var>0x9000200040000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="95">95</th><td>  { <q>"break"</q>, <q>"The device supports the `BREAK` debugging instruction"</q>, AVR::FeatureBREAK, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="96">96</th><td>  { <q>"des"</q>, <q>"The device supports the `DES k` encryption instruction"</q>, AVR::FeatureDES, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="97">97</th><td>  { <q>"eijmpcall"</q>, <q>"The device supports the `EIJMP`/`EICALL` instructions"</q>, AVR::FeatureEIJMPCALL, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="98">98</th><td>  { <q>"elpm"</q>, <q>"The device supports the ELPM instruction"</q>, AVR::FeatureELPM, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="99">99</th><td>  { <q>"elpmx"</q>, <q>"The device supports the `ELPM Rd, Z[+]` instructions"</q>, AVR::FeatureELPMX, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="100">100</th><td>  { <q>"ijmpcall"</q>, <q>"The device supports `IJMP`/`ICALL`instructions"</q>, AVR::FeatureIJMPCALL, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="101">101</th><td>  { <q>"jmpcall"</q>, <q>"The device supports the `JMP` and `CALL` instructions"</q>, AVR::FeatureJMPCALL, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="102">102</th><td>  { <q>"lpm"</q>, <q>"The device supports the `LPM` instruction"</q>, AVR::FeatureLPM, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="103">103</th><td>  { <q>"lpmx"</q>, <q>"The device supports the `LPM Rd, Z[+]` instruction"</q>, AVR::FeatureLPMX, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="104">104</th><td>  { <q>"memmappedregs"</q>, <q>"The device has CPU registers mapped in data address space"</q>, AVR::FeatureMMR, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="105">105</th><td>  { <q>"movw"</q>, <q>"The device supports the 16-bit MOVW instruction"</q>, AVR::FeatureMOVW, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="106">106</th><td>  { <q>"mul"</q>, <q>"The device supports the multiplication instructions"</q>, AVR::FeatureMultiplication, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="107">107</th><td>  { <q>"rmw"</q>, <q>"The device supports the read-write-modify instructions: XCH, LAS, LAC, LAT"</q>, AVR::FeatureRMW, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="108">108</th><td>  { <q>"smallstack"</q>, <q>"The device has an 8-bit stack pointer"</q>, AVR::FeatureSmallStack, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="109">109</th><td>  { <q>"special"</q>, <q>"Enable use of the entire instruction set - used for debugging"</q>, AVR::FeatureSetSpecial, { { { <var>0x1ffff00000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="110">110</th><td>  { <q>"spm"</q>, <q>"The device supports the `SPM` instruction"</q>, AVR::FeatureSPM, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="111">111</th><td>  { <q>"spmx"</q>, <q>"The device supports the `SPM Z+` instruction"</q>, AVR::FeatureSPMX, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="112">112</th><td>  { <q>"sram"</q>, <q>"The device has random access memory"</q>, AVR::FeatureSRAM, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="113">113</th><td>  { <q>"tinyencoding"</q>, <q>"The device has Tiny core specific instruction encodings"</q>, AVR::FeatureTinyEncoding, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="114">114</th><td>  { <q>"xmega"</q>, <q>"The device is a part of the xmega family"</q>, AVR::FamilyXMEGA, { { { <var>0x1dbff00040000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="115">115</th><td>  { <q>"xmegau"</q>, <q>"The device is a part of the xmegau family"</q>, AVR::FamilyXMEGAU, { { { <var>0x200040000000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="119">119</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="120">120</th><td><u>#endif</u></td></tr>
<tr><th id="121">121</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="122">122</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="123">123</th><td><u>#else</u></td></tr>
<tr><th id="124">124</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="125">125</th><td><u>#endif</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="128">128</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="129">129</th><td><i></i></td></tr>
<tr><th id="130">130</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="131">131</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry AVRWriteProcResTable[] = {</td></tr>
<tr><th id="132">132</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="133">133</th><td>}; <i>// AVRWriteProcResTable</i></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="136">136</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry AVRWriteLatencyTable[] = {</td></tr>
<tr><th id="137">137</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="138">138</th><td>}; <i>// AVRWriteLatencyTable</i></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="141">141</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry AVRReadAdvanceTable[] = {</td></tr>
<tr><th id="142">142</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="143">143</th><td>}; <i>// AVRReadAdvanceTable</i></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="148">148</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="149">149</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="150">150</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="151">151</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="152">152</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="153">153</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="154">154</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="155">155</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="156">156</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="157">157</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="158">158</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="159">159</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="163">163</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV AVRSubTypeKV[] = {</td></tr>
<tr><th id="164">164</th><td> { <q>"at43usb320"</q>, { { { <var>0x4000080ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="165">165</th><td> { <q>"at43usb355"</q>, { { { <var>0x200004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="166">166</th><td> { <q>"at76c711"</q>, { { { <var>0x200004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="167">167</th><td> { <q>"at86rf401"</q>, { { { <var>0xa0000100040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="168">168</th><td> { <q>"at90c8534"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="169">169</th><td> { <q>"at90can128"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="170">170</th><td> { <q>"at90can32"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="171">171</th><td> { <q>"at90can64"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="172">172</th><td> { <q>"at90pwm1"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="173">173</th><td> { <q>"at90pwm161"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="174">174</th><td> { <q>"at90pwm2"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="175">175</th><td> { <q>"at90pwm216"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="176">176</th><td> { <q>"at90pwm2b"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="177">177</th><td> { <q>"at90pwm3"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="178">178</th><td> { <q>"at90pwm316"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="179">179</th><td> { <q>"at90pwm3b"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="180">180</th><td> { <q>"at90pwm81"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="181">181</th><td> { <q>"at90s1200"</q>, { { { <var>0x40001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="182">182</th><td> { <q>"at90s2313"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="183">183</th><td> { <q>"at90s2323"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="184">184</th><td> { <q>"at90s2333"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="185">185</th><td> { <q>"at90s2343"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="186">186</th><td> { <q>"at90s4414"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="187">187</th><td> { <q>"at90s4433"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="188">188</th><td> { <q>"at90s4434"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="189">189</th><td> { <q>"at90s8515"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="190">190</th><td> { <q>"at90s8535"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="191">191</th><td> { <q>"at90scr100"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="192">192</th><td> { <q>"at90usb1286"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="193">193</th><td> { <q>"at90usb1287"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="194">194</th><td> { <q>"at90usb162"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="195">195</th><td> { <q>"at90usb646"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="196">196</th><td> { <q>"at90usb647"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="197">197</th><td> { <q>"at90usb82"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="198">198</th><td> { <q>"at94k"</q>, { { { <var>0x1a0000200010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="199">199</th><td> { <q>"ata5272"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="200">200</th><td> { <q>"ata5505"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="201">201</th><td> { <q>"ata5790"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="202">202</th><td> { <q>"ata5795"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="203">203</th><td> { <q>"ata6285"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="204">204</th><td> { <q>"ata6286"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="205">205</th><td> { <q>"ata6289"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="206">206</th><td> { <q>"atmega103"</q>, { { { <var>0x4000080ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="207">207</th><td> { <q>"atmega128"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="208">208</th><td> { <q>"atmega1280"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="209">209</th><td> { <q>"atmega1281"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="210">210</th><td> { <q>"atmega1284"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="211">211</th><td> { <q>"atmega1284p"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="212">212</th><td> { <q>"atmega1284rfr2"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="213">213</th><td> { <q>"atmega128a"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="214">214</th><td> { <q>"atmega128rfa1"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="215">215</th><td> { <q>"atmega128rfr2"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="216">216</th><td> { <q>"atmega16"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="217">217</th><td> { <q>"atmega161"</q>, { { { <var>0x5a0000200010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="218">218</th><td> { <q>"atmega162"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="219">219</th><td> { <q>"atmega163"</q>, { { { <var>0x5a0000200010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="220">220</th><td> { <q>"atmega164a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="221">221</th><td> { <q>"atmega164p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="222">222</th><td> { <q>"atmega164pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="223">223</th><td> { <q>"atmega165"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="224">224</th><td> { <q>"atmega165a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="225">225</th><td> { <q>"atmega165p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="226">226</th><td> { <q>"atmega165pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="227">227</th><td> { <q>"atmega168"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="228">228</th><td> { <q>"atmega168a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="229">229</th><td> { <q>"atmega168p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="230">230</th><td> { <q>"atmega168pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="231">231</th><td> { <q>"atmega168pb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="232">232</th><td> { <q>"atmega169"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="233">233</th><td> { <q>"atmega169a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="234">234</th><td> { <q>"atmega169p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="235">235</th><td> { <q>"atmega169pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="236">236</th><td> { <q>"atmega16a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="237">237</th><td> { <q>"atmega16hva"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="238">238</th><td> { <q>"atmega16hva2"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="239">239</th><td> { <q>"atmega16hvb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="240">240</th><td> { <q>"atmega16hvbrevb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="241">241</th><td> { <q>"atmega16m1"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="242">242</th><td> { <q>"atmega16u2"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="243">243</th><td> { <q>"atmega16u4"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="244">244</th><td> { <q>"atmega2560"</q>, { { { <var>0x1000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="245">245</th><td> { <q>"atmega2561"</q>, { { { <var>0x1000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="246">246</th><td> { <q>"atmega2564rfr2"</q>, { { { <var>0x1000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="247">247</th><td> { <q>"atmega256rfr2"</q>, { { { <var>0x1000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="248">248</th><td> { <q>"atmega32"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="249">249</th><td> { <q>"atmega323"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="250">250</th><td> { <q>"atmega324a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="251">251</th><td> { <q>"atmega324p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="252">252</th><td> { <q>"atmega324pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="253">253</th><td> { <q>"atmega324pb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="254">254</th><td> { <q>"atmega325"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="255">255</th><td> { <q>"atmega3250"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="256">256</th><td> { <q>"atmega3250a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="257">257</th><td> { <q>"atmega3250p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="258">258</th><td> { <q>"atmega3250pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="259">259</th><td> { <q>"atmega325a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="260">260</th><td> { <q>"atmega325p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="261">261</th><td> { <q>"atmega325pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="262">262</th><td> { <q>"atmega328"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="263">263</th><td> { <q>"atmega328p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="264">264</th><td> { <q>"atmega328pb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="265">265</th><td> { <q>"atmega329"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="266">266</th><td> { <q>"atmega3290"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="267">267</th><td> { <q>"atmega3290a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="268">268</th><td> { <q>"atmega3290p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="269">269</th><td> { <q>"atmega3290pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="270">270</th><td> { <q>"atmega329a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="271">271</th><td> { <q>"atmega329p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="272">272</th><td> { <q>"atmega329pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="273">273</th><td> { <q>"atmega32a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="274">274</th><td> { <q>"atmega32c1"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="275">275</th><td> { <q>"atmega32hvb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="276">276</th><td> { <q>"atmega32hvbrevb"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="277">277</th><td> { <q>"atmega32m1"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="278">278</th><td> { <q>"atmega32u2"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="279">279</th><td> { <q>"atmega32u4"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="280">280</th><td> { <q>"atmega32u6"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="281">281</th><td> { <q>"atmega406"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="282">282</th><td> { <q>"atmega48"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="283">283</th><td> { <q>"atmega48a"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="284">284</th><td> { <q>"atmega48p"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="285">285</th><td> { <q>"atmega48pa"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="286">286</th><td> { <q>"atmega48pb"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="287">287</th><td> { <q>"atmega64"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="288">288</th><td> { <q>"atmega640"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="289">289</th><td> { <q>"atmega644"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="290">290</th><td> { <q>"atmega644a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="291">291</th><td> { <q>"atmega644p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="292">292</th><td> { <q>"atmega644pa"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="293">293</th><td> { <q>"atmega644rfr2"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="294">294</th><td> { <q>"atmega645"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="295">295</th><td> { <q>"atmega6450"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="296">296</th><td> { <q>"atmega6450a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="297">297</th><td> { <q>"atmega6450p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="298">298</th><td> { <q>"atmega645a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="299">299</th><td> { <q>"atmega645p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="300">300</th><td> { <q>"atmega649"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="301">301</th><td> { <q>"atmega6490"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="302">302</th><td> { <q>"atmega6490a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="303">303</th><td> { <q>"atmega6490p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="304">304</th><td> { <q>"atmega649a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="305">305</th><td> { <q>"atmega649p"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="306">306</th><td> { <q>"atmega64a"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="307">307</th><td> { <q>"atmega64c1"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="308">308</th><td> { <q>"atmega64hve"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="309">309</th><td> { <q>"atmega64m1"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="310">310</th><td> { <q>"atmega64rfr2"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="311">311</th><td> { <q>"atmega8"</q>, { { { <var>0x5a0000100008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="312">312</th><td> { <q>"atmega8515"</q>, { { { <var>0x5a0000100008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="313">313</th><td> { <q>"atmega8535"</q>, { { { <var>0x5a0000100008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="314">314</th><td> { <q>"atmega88"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="315">315</th><td> { <q>"atmega88a"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="316">316</th><td> { <q>"atmega88p"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="317">317</th><td> { <q>"atmega88pa"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="318">318</th><td> { <q>"atmega88pb"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="319">319</th><td> { <q>"atmega8a"</q>, { { { <var>0x5a0000100008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="320">320</th><td> { <q>"atmega8hva"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="321">321</th><td> { <q>"atmega8u2"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="322">322</th><td> { <q>"attiny10"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="323">323</th><td> { <q>"attiny102"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="324">324</th><td> { <q>"attiny104"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="325">325</th><td> { <q>"attiny11"</q>, { { { <var>0x80001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="326">326</th><td> { <q>"attiny12"</q>, { { { <var>0x80001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="327">327</th><td> { <q>"attiny13"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="328">328</th><td> { <q>"attiny13a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="329">329</th><td> { <q>"attiny15"</q>, { { { <var>0x80001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="330">330</th><td> { <q>"attiny1634"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="331">331</th><td> { <q>"attiny167"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="332">332</th><td> { <q>"attiny20"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="333">333</th><td> { <q>"attiny22"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="334">334</th><td> { <q>"attiny2313"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="335">335</th><td> { <q>"attiny2313a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="336">336</th><td> { <q>"attiny24"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="337">337</th><td> { <q>"attiny24a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="338">338</th><td> { <q>"attiny25"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="339">339</th><td> { <q>"attiny26"</q>, { { { <var>0x20000100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="340">340</th><td> { <q>"attiny261"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="341">341</th><td> { <q>"attiny261a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="342">342</th><td> { <q>"attiny28"</q>, { { { <var>0x80001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="343">343</th><td> { <q>"attiny4"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="344">344</th><td> { <q>"attiny40"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="345">345</th><td> { <q>"attiny4313"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="346">346</th><td> { <q>"attiny43u"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="347">347</th><td> { <q>"attiny44"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="348">348</th><td> { <q>"attiny441"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="349">349</th><td> { <q>"attiny44a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="350">350</th><td> { <q>"attiny45"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="351">351</th><td> { <q>"attiny461"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="352">352</th><td> { <q>"attiny461a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="353">353</th><td> { <q>"attiny48"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="354">354</th><td> { <q>"attiny5"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="355">355</th><td> { <q>"attiny828"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="356">356</th><td> { <q>"attiny84"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="357">357</th><td> { <q>"attiny841"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="358">358</th><td> { <q>"attiny84a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="359">359</th><td> { <q>"attiny85"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="360">360</th><td> { <q>"attiny861"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="361">361</th><td> { <q>"attiny861a"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="362">362</th><td> { <q>"attiny87"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="363">363</th><td> { <q>"attiny88"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="364">364</th><td> { <q>"attiny9"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="365">365</th><td> { <q>"atxmega128a1"</q>, { { { <var>0x40020000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="366">366</th><td> { <q>"atxmega128a1u"</q>, { { { <var>0x80020000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="367">367</th><td> { <q>"atxmega128a3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="368">368</th><td> { <q>"atxmega128a3u"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="369">369</th><td> { <q>"atxmega128a4u"</q>, { { { <var>0x80020000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="370">370</th><td> { <q>"atxmega128b1"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="371">371</th><td> { <q>"atxmega128b3"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="372">372</th><td> { <q>"atxmega128c3"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="373">373</th><td> { <q>"atxmega128d3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="374">374</th><td> { <q>"atxmega128d4"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="375">375</th><td> { <q>"atxmega16a4"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="376">376</th><td> { <q>"atxmega16a4u"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="377">377</th><td> { <q>"atxmega16c4"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="378">378</th><td> { <q>"atxmega16d4"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="379">379</th><td> { <q>"atxmega16e5"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="380">380</th><td> { <q>"atxmega192a3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="381">381</th><td> { <q>"atxmega192a3u"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="382">382</th><td> { <q>"atxmega192c3"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="383">383</th><td> { <q>"atxmega192d3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="384">384</th><td> { <q>"atxmega256a3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="385">385</th><td> { <q>"atxmega256a3b"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="386">386</th><td> { <q>"atxmega256a3bu"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="387">387</th><td> { <q>"atxmega256a3u"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="388">388</th><td> { <q>"atxmega256c3"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="389">389</th><td> { <q>"atxmega256d3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="390">390</th><td> { <q>"atxmega32a4"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="391">391</th><td> { <q>"atxmega32a4u"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="392">392</th><td> { <q>"atxmega32c4"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="393">393</th><td> { <q>"atxmega32d4"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="394">394</th><td> { <q>"atxmega32e5"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="395">395</th><td> { <q>"atxmega32x1"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="396">396</th><td> { <q>"atxmega384c3"</q>, { { { <var>0x80010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="397">397</th><td> { <q>"atxmega384d3"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="398">398</th><td> { <q>"atxmega64a1"</q>, { { { <var>0x40008000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="399">399</th><td> { <q>"atxmega64a1u"</q>, { { { <var>0x80008000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="400">400</th><td> { <q>"atxmega64a3"</q>, { { { <var>0x40004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="401">401</th><td> { <q>"atxmega64a3u"</q>, { { { <var>0x80004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="402">402</th><td> { <q>"atxmega64a4u"</q>, { { { <var>0x80004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="403">403</th><td> { <q>"atxmega64b1"</q>, { { { <var>0x80004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="404">404</th><td> { <q>"atxmega64b3"</q>, { { { <var>0x80004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="405">405</th><td> { <q>"atxmega64c3"</q>, { { { <var>0x80004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="406">406</th><td> { <q>"atxmega64d3"</q>, { { { <var>0x40004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="407">407</th><td> { <q>"atxmega64d4"</q>, { { { <var>0x40004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="408">408</th><td> { <q>"atxmega8e5"</q>, { { { <var>0x80001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="409">409</th><td> { <q>"avr1"</q>, { { { <var>0x80001ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="410">410</th><td> { <q>"avr2"</q>, { { { <var>0x100002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="411">411</th><td> { <q>"avr25"</q>, { { { <var>0x2000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="412">412</th><td> { <q>"avr3"</q>, { { { <var>0x200004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="413">413</th><td> { <q>"avr31"</q>, { { { <var>0x4000080ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="414">414</th><td> { <q>"avr35"</q>, { { { <var>0x8000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="415">415</th><td> { <q>"avr4"</q>, { { { <var>0x400008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="416">416</th><td> { <q>"avr5"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="417">417</th><td> { <q>"avr51"</q>, { { { <var>0x10000200ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="418">418</th><td> { <q>"avr6"</q>, { { { <var>0x1000020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="419">419</th><td> { <q>"avrtiny"</q>, { { { <var>0x20000400ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="420">420</th><td> { <q>"avrxmega1"</q>, { { { <var>0x40000800ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="421">421</th><td> { <q>"avrxmega2"</q>, { { { <var>0x40001000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="422">422</th><td> { <q>"avrxmega3"</q>, { { { <var>0x40002000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="423">423</th><td> { <q>"avrxmega4"</q>, { { { <var>0x40004000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="424">424</th><td> { <q>"avrxmega5"</q>, { { { <var>0x40008000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="425">425</th><td> { <q>"avrxmega6"</q>, { { { <var>0x40010000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="426">426</th><td> { <q>"avrxmega7"</q>, { { { <var>0x40020000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="427">427</th><td> { <q>"m3000"</q>, { { { <var>0x800010ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="428">428</th><td>};</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><b>namespace</b> AVR_MC {</td></tr>
<tr><th id="431">431</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="432">432</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="433">433</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="434">434</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td>} <i>// end namespace AVR_MC</i></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><b>struct</b> AVRGenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="439">439</th><td>  AVRGenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="440">440</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="441">441</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="442">442</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="444">444</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="445">445</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="446">446</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="447">447</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="448">448</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="451">451</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="452">452</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> AVR_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>};</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createAVRMCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="458">458</th><td>  <b>return</b> <b>new</b> AVRGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, AVRFeatureKV, AVRSubTypeKV, </td></tr>
<tr><th id="459">459</th><td>                      AVRWriteProcResTable, AVRWriteLatencyTable, AVRReadAdvanceTable, </td></tr>
<tr><th id="460">460</th><td>                      <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><u>#<span data-ppcond="76">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#<span data-ppcond="468">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="469">469</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="472">472</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="475">475</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="476">476</th><td><em>void</em> llvm::AVRSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="477">477</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="478">478</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="479">479</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="480">480</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="481">481</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="482">482</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR1] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR1) ELFArch = ELF::EF_AVR_ARCH_AVR1;</td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR2] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR2) ELFArch = ELF::EF_AVR_ARCH_AVR2;</td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR3] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR3) ELFArch = ELF::EF_AVR_ARCH_AVR3;</td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR4] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR4) ELFArch = ELF::EF_AVR_ARCH_AVR4;</td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR5] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR5) ELFArch = ELF::EF_AVR_ARCH_AVR5;</td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR6] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR6) ELFArch = ELF::EF_AVR_ARCH_AVR6;</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR25] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR25) ELFArch = ELF::EF_AVR_ARCH_AVR25;</td></tr>
<tr><th id="489">489</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR31] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR31) ELFArch = ELF::EF_AVR_ARCH_AVR31;</td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR35] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR35) ELFArch = ELF::EF_AVR_ARCH_AVR35;</td></tr>
<tr><th id="491">491</th><td>  <b>if</b> (Bits[AVR::ELFArchAVR51] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVR51) ELFArch = ELF::EF_AVR_ARCH_AVR51;</td></tr>
<tr><th id="492">492</th><td>  <b>if</b> (Bits[AVR::ELFArchTiny] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_AVRTINY) ELFArch = ELF::EF_AVR_ARCH_AVRTINY;</td></tr>
<tr><th id="493">493</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA1] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA1) ELFArch = ELF::EF_AVR_ARCH_XMEGA1;</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA2] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA2) ELFArch = ELF::EF_AVR_ARCH_XMEGA2;</td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA3] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA3) ELFArch = ELF::EF_AVR_ARCH_XMEGA3;</td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA4] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA4) ELFArch = ELF::EF_AVR_ARCH_XMEGA4;</td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA5] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA5) ELFArch = ELF::EF_AVR_ARCH_XMEGA5;</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA6] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA6) ELFArch = ELF::EF_AVR_ARCH_XMEGA6;</td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (Bits[AVR::ELFArchXMEGA7] &amp;&amp; ELFArch &lt; ELF::EF_AVR_ARCH_XMEGA7) ELFArch = ELF::EF_AVR_ARCH_XMEGA7;</td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (Bits[AVR::FamilyAVR0]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (Bits[AVR::FamilyAVR1]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (Bits[AVR::FamilyAVR2]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (Bits[AVR::FamilyAVR3]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="504">504</th><td>  <b>if</b> (Bits[AVR::FamilyAVR4]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (Bits[AVR::FamilyAVR5]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (Bits[AVR::FamilyAVR6]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (Bits[AVR::FamilyAVR25]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="508">508</th><td>  <b>if</b> (Bits[AVR::FamilyAVR31]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (Bits[AVR::FamilyAVR35]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (Bits[AVR::FamilyAVR51]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (Bits[AVR::FamilyTiny]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (Bits[AVR::FamilyXMEGA]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (Bits[AVR::FamilyXMEGAU]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (Bits[AVR::FeatureADDSUBIW]) m_hasADDSUBIW = <b>true</b>;</td></tr>
<tr><th id="515">515</th><td>  <b>if</b> (Bits[AVR::FeatureBREAK]) m_hasBREAK = <b>true</b>;</td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (Bits[AVR::FeatureDES]) m_hasDES = <b>true</b>;</td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (Bits[AVR::FeatureEIJMPCALL]) m_hasEIJMPCALL = <b>true</b>;</td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (Bits[AVR::FeatureELPM]) m_hasELPM = <b>true</b>;</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (Bits[AVR::FeatureELPMX]) m_hasELPMX = <b>true</b>;</td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (Bits[AVR::FeatureIJMPCALL]) m_hasIJMPCALL = <b>true</b>;</td></tr>
<tr><th id="521">521</th><td>  <b>if</b> (Bits[AVR::FeatureJMPCALL]) m_hasJMPCALL = <b>true</b>;</td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (Bits[AVR::FeatureLPM]) m_hasLPM = <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (Bits[AVR::FeatureLPMX]) m_hasLPMX = <b>true</b>;</td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (Bits[AVR::FeatureMMR]) m_hasMemMappedGPR = <b>true</b>;</td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (Bits[AVR::FeatureMOVW]) m_hasMOVW = <b>true</b>;</td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (Bits[AVR::FeatureMultiplication]) m_supportsMultiplication = <b>true</b>;</td></tr>
<tr><th id="527">527</th><td>  <b>if</b> (Bits[AVR::FeatureRMW]) m_supportsRMW = <b>true</b>;</td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (Bits[AVR::FeatureSPM]) m_hasSPM = <b>true</b>;</td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (Bits[AVR::FeatureSPMX]) m_hasSPMX = <b>true</b>;</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (Bits[AVR::FeatureSRAM]) m_hasSRAM = <b>true</b>;</td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (Bits[AVR::FeatureSetSpecial]) m_FeatureSetDummy = <b>true</b>;</td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (Bits[AVR::FeatureSmallStack]) m_hasSmallStack = <b>true</b>;</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (Bits[AVR::FeatureTinyEncoding]) m_hasTinyEncoding = <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>}</td></tr>
<tr><th id="535">535</th><td><u>#<span data-ppcond="468">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#<span data-ppcond="538">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#25" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="539">539</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#25" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="542">542</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer" id="llvm::DFAPacketizer">DFAPacketizer</a>;</td></tr>
<tr><th id="543">543</th><td><b>namespace</b> <span class="namespace">AVR_MC</span> {</td></tr>
<tr><th id="544">544</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm6AVR_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::AVR_MC::resolveVariantSchedClassImpl' data-ref="_ZN4llvm6AVR_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZN4llvm6AVR_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClassImpl</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="229SchedClass" title='SchedClass' data-type='unsigned int' data-ref="229SchedClass" data-ref-filename="229SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col0 decl" id="230MI" title='MI' data-type='const llvm::MCInst *' data-ref="230MI" data-ref-filename="230MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col1 decl" id="231MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="231MCII" data-ref-filename="231MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="232CPUID" title='CPUID' data-type='unsigned int' data-ref="232CPUID" data-ref-filename="232CPUID">CPUID</dfn>);</td></tr>
<tr><th id="545">545</th><td>} <i>// end namespace AVR_MC</i></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><b>struct</b> <dfn class="type def" id="llvm::AVRGenSubtargetInfo" title='llvm::AVRGenSubtargetInfo' data-ref="llvm::AVRGenSubtargetInfo" data-ref-filename="llvm..AVRGenSubtargetInfo">AVRGenSubtargetInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> {</td></tr>
<tr><th id="548">548</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm19AVRGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" title='llvm::AVRGenSubtargetInfo::AVRGenSubtargetInfo' data-ref="_ZN4llvm19AVRGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" data-ref-filename="_ZN4llvm19AVRGenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_">AVRGenSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col3 decl" id="233TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="233TT" data-ref-filename="233TT">TT</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col4 decl" id="234CPU" title='CPU' data-type='llvm::StringRef' data-ref="234CPU" data-ref-filename="234CPU">CPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="235TuneCPU" title='TuneCPU' data-type='llvm::StringRef' data-ref="235TuneCPU" data-ref-filename="235TuneCPU">TuneCPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="236FS" title='FS' data-type='llvm::StringRef' data-ref="236FS" data-ref-filename="236FS">FS</dfn>);</td></tr>
<tr><th id="549">549</th><td><b>public</b>:</td></tr>
<tr><th id="550">550</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm19AVRGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" title='llvm::AVRGenSubtargetInfo::resolveSchedClass' data-ref="_ZNK4llvm19AVRGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" data-ref-filename="_ZNK4llvm19AVRGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE">resolveSchedClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="237SchedClass" title='SchedClass' data-type='unsigned int' data-ref="237SchedClass" data-ref-filename="237SchedClass">SchedClass</dfn>,  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="238DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="238DefMI" data-ref-filename="238DefMI">DefMI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> *<dfn class="local col9 decl" id="239SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="239SchedModel" data-ref-filename="239SchedModel">SchedModel</dfn>) <em>const</em> override;</td></tr>
<tr><th id="551">551</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm19AVRGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::AVRGenSubtargetInfo::resolveVariantSchedClass' data-ref="_ZNK4llvm19AVRGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZNK4llvm19AVRGenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="240SchedClass" title='SchedClass' data-type='unsigned int' data-ref="240SchedClass" data-ref-filename="240SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col1 decl" id="241MI" title='MI' data-type='const llvm::MCInst *' data-ref="241MI" data-ref-filename="241MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col2 decl" id="242MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="242MCII" data-ref-filename="242MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="243CPUID" title='CPUID' data-type='unsigned int' data-ref="243CPUID" data-ref-filename="243CPUID">CPUID</dfn>) <em>const</em> override;</td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer">DFAPacketizer</a> *<dfn class="decl fn" id="_ZNK4llvm19AVRGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" title='llvm::AVRGenSubtargetInfo::createDFAPacketizer' data-ref="_ZNK4llvm19AVRGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" data-ref-filename="_ZNK4llvm19AVRGenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE">createDFAPacketizer</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="244IID" title='IID' data-type='const llvm::InstrItineraryData *' data-ref="244IID" data-ref-filename="244IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="553">553</th><td>};</td></tr>
<tr><th id="554">554</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><u>#<span data-ppcond="538">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><u>#<span data-ppcond="559">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="560">560</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="565">565</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV AVRFeatureKV[];</td></tr>
<tr><th id="566">566</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV AVRSubTypeKV[];</td></tr>
<tr><th id="567">567</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry AVRWriteProcResTable[];</td></tr>
<tr><th id="568">568</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry AVRWriteLatencyTable[];</td></tr>
<tr><th id="569">569</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry AVRReadAdvanceTable[];</td></tr>
<tr><th id="570">570</th><td>AVRGenSubtargetInfo::AVRGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="571">571</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(AVRFeatureKV, <var>34</var>), makeArrayRef(AVRSubTypeKV, <var>264</var>), </td></tr>
<tr><th id="572">572</th><td>                        AVRWriteProcResTable, AVRWriteLatencyTable, AVRReadAdvanceTable, </td></tr>
<tr><th id="573">573</th><td>                        <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>) {}</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><em>unsigned</em> AVRGenSubtargetInfo</td></tr>
<tr><th id="576">576</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="578">578</th><td>} <i>// AVRGenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><em>unsigned</em> AVRGenSubtargetInfo</td></tr>
<tr><th id="581">581</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="582">582</th><td>  <b>return</b> AVR_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="583">583</th><td>} <i>// AVRGenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><u>#<span data-ppcond="559">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#<span data-ppcond="590">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="591">591</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#<span data-ppcond="590">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><u>#<span data-ppcond="596">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="597">597</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><u>#<span data-ppcond="596">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/AVRAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AVR/AVRAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>