  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.36 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 1.01 seconds. Elapsed time: 5.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,467 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,500 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,338 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,349 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,146 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 25,436 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,069 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,197 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,261 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,261 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,270 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'Col_Update_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:92:19)
INFO: [HLS 214-291] Loop 'Row_Sum_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:54:23)
INFO: [HLS 214-291] Loop 'Norm_Acc_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:24)
INFO: [HLS 214-186] Unrolling loop 'Col_Update_Loop' (top.cpp:92:19) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Scales_Loop' (top.cpp:78:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Row_Sum_Loop' (top.cpp:54:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Norm_Acc_Loop' (top.cpp:67:24) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Init_Sums_Loop' (top.cpp:38:18) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Complete partitioning on dimension 2. (top.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scales': Complete partitioning on dimension 1. (top.cpp:33:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_63' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_62' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_61' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_60' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_59' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_58' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_57' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_56' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_55' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_54' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_53' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_52' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_51' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_50' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_49' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_48' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_47' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_46' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_45' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_44' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_43' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_42' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_41' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_40' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_39' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_38' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_37' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_36' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_35' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_34' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_33' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_32' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_63' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_62' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_61' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_60' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_59' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_58' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_57' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_56' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_55' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_54' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_53' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_52' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_51' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_50' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_49' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_48' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_47' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_46' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_45' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_44' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_43' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_42' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_41' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_40' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_39' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_38' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_37' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_36' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_35' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_34' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_33' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_32' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.24 seconds. CPU system time: 0.96 seconds. Elapsed time: 14.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Processing_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 59, loop 'Row_Processing_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.15 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Apply_Scales_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Apply_Scales_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.41 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.57 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Row_Processing_Loop' pipeline 'Row_Processing_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_Row_Processing_Loop' is 25520 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Row_Processing_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Apply_Scales_Loop' pipeline 'Apply_Scales_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Apply_Scales_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modetde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode2iS' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.39 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:00; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged readonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
pdir_merged writeonly
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_33
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_35
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_36
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_37
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_38
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_40
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_41
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_42
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_43.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_43
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_44.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_44
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_45.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_45
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_46.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_46
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_47
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_48
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_49.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_49
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_50.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_51.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_51
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_52.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_52
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_54
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_56
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_57
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_59
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_60
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_61.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_61
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_A_63.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_63
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_33
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_35
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_36
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_37
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_38
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_40
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_41
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_42
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_43.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_43
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_44.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_44
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_45.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_45
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_46.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_46
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_47
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_48
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_49.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_49
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_50.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_51.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_51
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_52.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_52
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_54
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_56
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_57
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_59
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_60
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_61.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_61
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/AESL_automem_C_63.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_63
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_Row_Processing_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_Row_Processing_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_Apply_Scales_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_Apply_Scales_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sdiv_40ns_24s_40_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_40ns_24s_40_44_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_40ns_24s_40_44_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_mul_24s_24s_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_24s_24s_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_mul_40s_42ns_81_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_40s_42ns_81_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_tmp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_tmp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_129_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_129_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_tmp_RAM_T2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_9_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_33_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_33_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_65_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_65_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_33_4_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_33_4_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_513_8_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_513_8_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_9_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_51_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_51_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_27_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_27_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_51_6_24_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_51_6_24_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_15_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_15_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_51_6_24_1_1_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_51_6_24_1_1_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_27_6_24_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_27_6_24_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_51_6_24_1_1_x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_51_6_24_1_1_x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_99_6_24_1_1_x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_99_6_24_1_1_x5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_17_3_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_17_3_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_17_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_17_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_115_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_115_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_59_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_59_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_115_6_24_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_115_6_24_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_31_6_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_31_6_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_115_6_24_1_1_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_115_6_24_1_1_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_59_6_24_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_59_6_24_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_sparsemux_115_6_24_1_1_x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_115_6_24_1_1_x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_top_kernel_ap_fixed_6...
Compiling module xil_defaultlib.top_kernel_sdiv_40ns_24s_40_44_1...
Compiling module xil_defaultlib.top_kernel_sdiv_40ns_24s_40_44_1...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_R...
Compiling module xil_defaultlib.top_kernel_mul_24s_24s_48_1_1(NU...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_A...
Compiling module xil_defaultlib.top_kernel_mul_40s_42ns_81_1_1(N...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_automem_A_0
Compiling module xil_defaultlib.AESL_automem_A_1
Compiling module xil_defaultlib.AESL_automem_A_2
Compiling module xil_defaultlib.AESL_automem_A_3
Compiling module xil_defaultlib.AESL_automem_A_4
Compiling module xil_defaultlib.AESL_automem_A_5
Compiling module xil_defaultlib.AESL_automem_A_6
Compiling module xil_defaultlib.AESL_automem_A_7
Compiling module xil_defaultlib.AESL_automem_A_8
Compiling module xil_defaultlib.AESL_automem_A_9
Compiling module xil_defaultlib.AESL_automem_A_10
Compiling module xil_defaultlib.AESL_automem_A_11
Compiling module xil_defaultlib.AESL_automem_A_12
Compiling module xil_defaultlib.AESL_automem_A_13
Compiling module xil_defaultlib.AESL_automem_A_14
Compiling module xil_defaultlib.AESL_automem_A_15
Compiling module xil_defaultlib.AESL_automem_A_16
Compiling module xil_defaultlib.AESL_automem_A_17
Compiling module xil_defaultlib.AESL_automem_A_18
Compiling module xil_defaultlib.AESL_automem_A_19
Compiling module xil_defaultlib.AESL_automem_A_20
Compiling module xil_defaultlib.AESL_automem_A_21
Compiling module xil_defaultlib.AESL_automem_A_22
Compiling module xil_defaultlib.AESL_automem_A_23
Compiling module xil_defaultlib.AESL_automem_A_24
Compiling module xil_defaultlib.AESL_automem_A_25
Compiling module xil_defaultlib.AESL_automem_A_26
Compiling module xil_defaultlib.AESL_automem_A_27
Compiling module xil_defaultlib.AESL_automem_A_28
Compiling module xil_defaultlib.AESL_automem_A_29
Compiling module xil_defaultlib.AESL_automem_A_30
Compiling module xil_defaultlib.AESL_automem_A_31
Compiling module xil_defaultlib.AESL_automem_A_32
Compiling module xil_defaultlib.AESL_automem_A_33
Compiling module xil_defaultlib.AESL_automem_A_34
Compiling module xil_defaultlib.AESL_automem_A_35
Compiling module xil_defaultlib.AESL_automem_A_36
Compiling module xil_defaultlib.AESL_automem_A_37
Compiling module xil_defaultlib.AESL_automem_A_38
Compiling module xil_defaultlib.AESL_automem_A_39
Compiling module xil_defaultlib.AESL_automem_A_40
Compiling module xil_defaultlib.AESL_automem_A_41
Compiling module xil_defaultlib.AESL_automem_A_42
Compiling module xil_defaultlib.AESL_automem_A_43
Compiling module xil_defaultlib.AESL_automem_A_44
Compiling module xil_defaultlib.AESL_automem_A_45
Compiling module xil_defaultlib.AESL_automem_A_46
Compiling module xil_defaultlib.AESL_automem_A_47
Compiling module xil_defaultlib.AESL_automem_A_48
Compiling module xil_defaultlib.AESL_automem_A_49
Compiling module xil_defaultlib.AESL_automem_A_50
Compiling module xil_defaultlib.AESL_automem_A_51
Compiling module xil_defaultlib.AESL_automem_A_52
Compiling module xil_defaultlib.AESL_automem_A_53
Compiling module xil_defaultlib.AESL_automem_A_54
Compiling module xil_defaultlib.AESL_automem_A_55
Compiling module xil_defaultlib.AESL_automem_A_56
Compiling module xil_defaultlib.AESL_automem_A_57
Compiling module xil_defaultlib.AESL_automem_A_58
Compiling module xil_defaultlib.AESL_automem_A_59
Compiling module xil_defaultlib.AESL_automem_A_60
Compiling module xil_defaultlib.AESL_automem_A_61
Compiling module xil_defaultlib.AESL_automem_A_62
Compiling module xil_defaultlib.AESL_automem_A_63
Compiling module xil_defaultlib.AESL_automem_C_0
Compiling module xil_defaultlib.AESL_automem_C_1
Compiling module xil_defaultlib.AESL_automem_C_2
Compiling module xil_defaultlib.AESL_automem_C_3
Compiling module xil_defaultlib.AESL_automem_C_4
Compiling module xil_defaultlib.AESL_automem_C_5
Compiling module xil_defaultlib.AESL_automem_C_6
Compiling module xil_defaultlib.AESL_automem_C_7
Compiling module xil_defaultlib.AESL_automem_C_8
Compiling module xil_defaultlib.AESL_automem_C_9
Compiling module xil_defaultlib.AESL_automem_C_10
Compiling module xil_defaultlib.AESL_automem_C_11
Compiling module xil_defaultlib.AESL_automem_C_12
Compiling module xil_defaultlib.AESL_automem_C_13
Compiling module xil_defaultlib.AESL_automem_C_14
Compiling module xil_defaultlib.AESL_automem_C_15
Compiling module xil_defaultlib.AESL_automem_C_16
Compiling module xil_defaultlib.AESL_automem_C_17
Compiling module xil_defaultlib.AESL_automem_C_18
Compiling module xil_defaultlib.AESL_automem_C_19
Compiling module xil_defaultlib.AESL_automem_C_20
Compiling module xil_defaultlib.AESL_automem_C_21
Compiling module xil_defaultlib.AESL_automem_C_22
Compiling module xil_defaultlib.AESL_automem_C_23
Compiling module xil_defaultlib.AESL_automem_C_24
Compiling module xil_defaultlib.AESL_automem_C_25
Compiling module xil_defaultlib.AESL_automem_C_26
Compiling module xil_defaultlib.AESL_automem_C_27
Compiling module xil_defaultlib.AESL_automem_C_28
Compiling module xil_defaultlib.AESL_automem_C_29
Compiling module xil_defaultlib.AESL_automem_C_30
Compiling module xil_defaultlib.AESL_automem_C_31
Compiling module xil_defaultlib.AESL_automem_C_32
Compiling module xil_defaultlib.AESL_automem_C_33
Compiling module xil_defaultlib.AESL_automem_C_34
Compiling module xil_defaultlib.AESL_automem_C_35
Compiling module xil_defaultlib.AESL_automem_C_36
Compiling module xil_defaultlib.AESL_automem_C_37
Compiling module xil_defaultlib.AESL_automem_C_38
Compiling module xil_defaultlib.AESL_automem_C_39
Compiling module xil_defaultlib.AESL_automem_C_40
Compiling module xil_defaultlib.AESL_automem_C_41
Compiling module xil_defaultlib.AESL_automem_C_42
Compiling module xil_defaultlib.AESL_automem_C_43
Compiling module xil_defaultlib.AESL_automem_C_44
Compiling module xil_defaultlib.AESL_automem_C_45
Compiling module xil_defaultlib.AESL_automem_C_46
Compiling module xil_defaultlib.AESL_automem_C_47
Compiling module xil_defaultlib.AESL_automem_C_48
Compiling module xil_defaultlib.AESL_automem_C_49
Compiling module xil_defaultlib.AESL_automem_C_50
Compiling module xil_defaultlib.AESL_automem_C_51
Compiling module xil_defaultlib.AESL_automem_C_52
Compiling module xil_defaultlib.AESL_automem_C_53
Compiling module xil_defaultlib.AESL_automem_C_54
Compiling module xil_defaultlib.AESL_automem_C_55
Compiling module xil_defaultlib.AESL_automem_C_56
Compiling module xil_defaultlib.AESL_automem_C_57
Compiling module xil_defaultlib.AESL_automem_C_58
Compiling module xil_defaultlib.AESL_automem_C_59
Compiling module xil_defaultlib.AESL_automem_C_60
Compiling module xil_defaultlib.AESL_automem_C_61
Compiling module xil_defaultlib.AESL_automem_C_62
Compiling module xil_defaultlib.AESL_automem_C_63
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Jan 26 23:54:58 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                          Size  Value
---------------------------------------------------------------------
uvm_test_top                top_kernel_test_lib           -     @342 
  top_env                   top_kernel_env                -     @353 
    refm                    top_kernel_reference_model    -     @368 
      trans_num_idx         integral                      32    'h0  
    subsys_mon              top_kernel_subsystem_monitor  -     @381 
      scbd                  top_kernel_scoreboard         -     @532 
        refm                top_kernel_reference_model    -     @368 
          trans_num_idx     integral                      32    'h0  
    top_kernel_virtual_sqr  top_kernel_virtual_sequencer  -     @390 
      rsp_export            uvm_analysis_export           -     @399 
      seq_item_export       uvm_seq_item_pull_imp         -     @517 
      arbitration_queue     array                         0     -    
      lock_queue            array                         0     -    
      num_last_reqs         integral                      32    'd1  
      num_last_rsps         integral                      32    'd1  
    refm                    top_kernel_reference_model    -     @368 
    top_kernel_virtual_sqr  top_kernel_virtual_sequencer  -     @390 
    top_kernel_cfg          top_kernel_config             -     @367 
      check_ena             integral                      32    'h0  
      cover_ena             integral                      32    'h0  
---------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5905000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5955 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: xsimkernel Simulation Memory Usage: 519052 KB (Peak: 571804 KB), Simulation CPU Usage: 3620 ms
INFO: [Common 17-206] Exiting xsim at Mon Jan 26 23:55:05 2026...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED!!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:46; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Jan 26 23:55:20 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/hls_data.json outdir=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip srcdir=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/misc
INFO: Copied 155 verilog file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 145 vhdl file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface A_0_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add data interface A_0_q0
INFO: Add data interface A_1_address0
INFO: Add data interface A_1_q0
INFO: Add data interface A_2_address0
INFO: Add data interface A_2_q0
INFO: Add data interface A_3_address0
INFO: Add data interface A_3_q0
INFO: Add data interface A_4_address0
INFO: Add data interface A_4_q0
INFO: Add data interface A_5_address0
INFO: Add data interface A_5_q0
INFO: Add data interface A_6_address0
INFO: Add data interface A_6_q0
INFO: Add data interface A_7_address0
INFO: Add data interface A_7_q0
INFO: Add data interface A_8_address0
INFO: Add data interface A_8_q0
INFO: Add data interface A_9_address0
INFO: Add data interface A_9_q0
INFO: Add data interface A_10_address0
INFO: Add data interface A_10_q0
INFO: Add data interface A_11_address0
INFO: Add data interface A_11_q0
INFO: Add data interface A_12_address0
INFO: Add data interface A_12_q0
INFO: Add data interface A_13_address0
INFO: Add data interface A_13_q0
INFO: Add data interface A_14_address0
INFO: Add data interface A_14_q0
INFO: Add data interface A_15_address0
INFO: Add data interface A_15_q0
INFO: Add data interface A_16_address0
INFO: Add data interface A_16_q0
INFO: Add data interface A_17_address0
INFO: Add data interface A_17_q0
INFO: Add data interface A_18_address0
INFO: Add data interface A_18_q0
INFO: Add data interface A_19_address0
INFO: Add data interface A_19_q0
INFO: Add data interface A_20_address0
INFO: Add data interface A_20_q0
INFO: Add data interface A_21_address0
INFO: Add data interface A_21_q0
INFO: Add data interface A_22_address0
INFO: Add data interface A_22_q0
INFO: Add data interface A_23_address0
INFO: Add data interface A_23_q0
INFO: Add data interface A_24_address0
INFO: Add data interface A_24_q0
INFO: Add data interface A_25_address0
INFO: Add data interface A_25_q0
INFO: Add data interface A_26_address0
INFO: Add data interface A_26_q0
INFO: Add data interface A_27_address0
INFO: Add data interface A_27_q0
INFO: Add data interface A_28_address0
INFO: Add data interface A_28_q0
INFO: Add data interface A_29_address0
INFO: Add data interface A_29_q0
INFO: Add data interface A_30_address0
INFO: Add data interface A_30_q0
INFO: Add data interface A_31_address0
INFO: Add data interface A_31_q0
INFO: Add data interface A_32_address0
INFO: Add data interface A_32_q0
INFO: Add data interface A_33_address0
INFO: Add data interface A_33_q0
INFO: Add data interface A_34_address0
INFO: Add data interface A_34_q0
INFO: Add data interface A_35_address0
INFO: Add data interface A_35_q0
INFO: Add data interface A_36_address0
INFO: Add data interface A_36_q0
INFO: Add data interface A_37_address0
INFO: Add data interface A_37_q0
INFO: Add data interface A_38_address0
INFO: Add data interface A_38_q0
INFO: Add data interface A_39_address0
INFO: Add data interface A_39_q0
INFO: Add data interface A_40_address0
INFO: Add data interface A_40_q0
INFO: Add data interface A_41_address0
INFO: Add data interface A_41_q0
INFO: Add data interface A_42_address0
INFO: Add data interface A_42_q0
INFO: Add data interface A_43_address0
INFO: Add data interface A_43_q0
INFO: Add data interface A_44_address0
INFO: Add data interface A_44_q0
INFO: Add data interface A_45_address0
INFO: Add data interface A_45_q0
INFO: Add data interface A_46_address0
INFO: Add data interface A_46_q0
INFO: Add data interface A_47_address0
INFO: Add data interface A_47_q0
INFO: Add data interface A_48_address0
INFO: Add data interface A_48_q0
INFO: Add data interface A_49_address0
INFO: Add data interface A_49_q0
INFO: Add data interface A_50_address0
INFO: Add data interface A_50_q0
INFO: Add data interface A_51_address0
INFO: Add data interface A_51_q0
INFO: Add data interface A_52_address0
INFO: Add data interface A_52_q0
INFO: Add data interface A_53_address0
INFO: Add data interface A_53_q0
INFO: Add data interface A_54_address0
INFO: Add data interface A_54_q0
INFO: Add data interface A_55_address0
INFO: Add data interface A_55_q0
INFO: Add data interface A_56_address0
INFO: Add data interface A_56_q0
INFO: Add data interface A_57_address0
INFO: Add data interface A_57_q0
INFO: Add data interface A_58_address0
INFO: Add data interface A_58_q0
INFO: Add data interface A_59_address0
INFO: Add data interface A_59_q0
INFO: Add data interface A_60_address0
INFO: Add data interface A_60_q0
INFO: Add data interface A_61_address0
INFO: Add data interface A_61_q0
INFO: Add data interface A_62_address0
INFO: Add data interface A_62_q0
INFO: Add data interface A_63_address0
INFO: Add data interface A_63_q0
INFO: Add data interface C_0_address0
INFO: Add data interface C_0_d0
INFO: Add data interface C_1_address0
INFO: Add data interface C_1_d0
INFO: Add data interface C_2_address0
INFO: Add data interface C_2_d0
INFO: Add data interface C_3_address0
INFO: Add data interface C_3_d0
INFO: Add data interface C_4_address0
INFO: Add data interface C_4_d0
INFO: Add data interface C_5_address0
INFO: Add data interface C_5_d0
INFO: Add data interface C_6_address0
INFO: Add data interface C_6_d0
INFO: Add data interface C_7_address0
INFO: Add data interface C_7_d0
INFO: Add data interface C_8_address0
INFO: Add data interface C_8_d0
INFO: Add data interface C_9_address0
INFO: Add data interface C_9_d0
INFO: Add data interface C_10_address0
INFO: Add data interface C_10_d0
INFO: Add data interface C_11_address0
INFO: Add data interface C_11_d0
INFO: Add data interface C_12_address0
INFO: Add data interface C_12_d0
INFO: Add data interface C_13_address0
INFO: Add data interface C_13_d0
INFO: Add data interface C_14_address0
INFO: Add data interface C_14_d0
INFO: Add data interface C_15_address0
INFO: Add data interface C_15_d0
INFO: Add data interface C_16_address0
INFO: Add data interface C_16_d0
INFO: Add data interface C_17_address0
INFO: Add data interface C_17_d0
INFO: Add data interface C_18_address0
INFO: Add data interface C_18_d0
INFO: Add data interface C_19_address0
INFO: Add data interface C_19_d0
INFO: Add data interface C_20_address0
INFO: Add data interface C_20_d0
INFO: Add data interface C_21_address0
INFO: Add data interface C_21_d0
INFO: Add data interface C_22_address0
INFO: Add data interface C_22_d0
INFO: Add data interface C_23_address0
INFO: Add data interface C_23_d0
INFO: Add data interface C_24_address0
INFO: Add data interface C_24_d0
INFO: Add data interface C_25_address0
INFO: Add data interface C_25_d0
INFO: Add data interface C_26_address0
INFO: Add data interface C_26_d0
INFO: Add data interface C_27_address0
INFO: Add data interface C_27_d0
INFO: Add data interface C_28_address0
INFO: Add data interface C_28_d0
INFO: Add data interface C_29_address0
INFO: Add data interface C_29_d0
INFO: Add data interface C_30_address0
INFO: Add data interface C_30_d0
INFO: Add data interface C_31_address0
INFO: Add data interface C_31_d0
INFO: Add data interface C_32_address0
INFO: Add data interface C_32_d0
INFO: Add data interface C_33_address0
INFO: Add data interface C_33_d0
INFO: Add data interface C_34_address0
INFO: Add data interface C_34_d0
INFO: Add data interface C_35_address0
INFO: Add data interface C_35_d0
INFO: Add data interface C_36_address0
INFO: Add data interface C_36_d0
INFO: Add data interface C_37_address0
INFO: Add data interface C_37_d0
INFO: Add data interface C_38_address0
INFO: Add data interface C_38_d0
INFO: Add data interface C_39_address0
INFO: Add data interface C_39_d0
INFO: Add data interface C_40_address0
INFO: Add data interface C_40_d0
INFO: Add data interface C_41_address0
INFO: Add data interface C_41_d0
INFO: Add data interface C_42_address0
INFO: Add data interface C_42_d0
INFO: Add data interface C_43_address0
INFO: Add data interface C_43_d0
INFO: Add data interface C_44_address0
INFO: Add data interface C_44_d0
INFO: Add data interface C_45_address0
INFO: Add data interface C_45_d0
INFO: Add data interface C_46_address0
INFO: Add data interface C_46_d0
INFO: Add data interface C_47_address0
INFO: Add data interface C_47_d0
INFO: Add data interface C_48_address0
INFO: Add data interface C_48_d0
INFO: Add data interface C_49_address0
INFO: Add data interface C_49_d0
INFO: Add data interface C_50_address0
INFO: Add data interface C_50_d0
INFO: Add data interface C_51_address0
INFO: Add data interface C_51_d0
INFO: Add data interface C_52_address0
INFO: Add data interface C_52_d0
INFO: Add data interface C_53_address0
INFO: Add data interface C_53_d0
INFO: Add data interface C_54_address0
INFO: Add data interface C_54_d0
INFO: Add data interface C_55_address0
INFO: Add data interface C_55_d0
INFO: Add data interface C_56_address0
INFO: Add data interface C_56_d0
INFO: Add data interface C_57_address0
INFO: Add data interface C_57_d0
INFO: Add data interface C_58_address0
INFO: Add data interface C_58_d0
INFO: Add data interface C_59_address0
INFO: Add data interface C_59_d0
INFO: Add data interface C_60_address0
INFO: Add data interface C_60_d0
INFO: Add data interface C_61_address0
INFO: Add data interface C_61_d0
INFO: Add data interface C_62_address0
INFO: Add data interface C_62_d0
INFO: Add data interface C_63_address0
INFO: Add data interface C_63_d0
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 23:55:33 2026...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:47; Allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 593.3 seconds. Total CPU system time: 61.28 seconds. Total elapsed time: 222.09 seconds; peak allocated memory: 0.000 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 3m 44s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
