<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — fpga stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="base.html">base</a></span> (77)
<br/><span class="tag"><a href="system.html">system</a></span> (24)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (24)
<br/><span class="tag"><a href="implement.html">implement</a></span> (23)
<br/><span class="tag"><a href="design.html">design</a></span> (22)
</div>
<h2><span class="ttl">Stem</span> fpga$ (<a href="../words.html">all stems</a>)</h2>
<h3>214 papers:</h3>
<dl class="toc"><dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-QuangTH.html">CASE-2015-QuangTH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FPGA-based sensorless PMSM speed control using adaptive extended Kalman filter (<abbr title="Nguyen K. Quang">NKQ</abbr>, <abbr title="Doan Duc Tung">DDT</abbr>, <abbr title="Q. P. Ha">QPH</abbr>), pp. 1650–1655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZhangHXHC.html">DAC-2015-ZhangHXHC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CMOST: a system-level FPGA compilation framework (<abbr title="Peng Zhang">PZ</abbr>, <abbr title="Muhuan Huang">MH</abbr>, <abbr title="Bingjun Xiao">BX</abbr>, <abbr title="Hui Huang">HH</abbr>, <abbr title="Jason Cong">JC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZhaoTDZ.html">DAC-2015-ZhaoTDZ</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area-efficient pipelining for FPGA-targeted high-level synthesis (<abbr title="Ritchie Zhao">RZ</abbr>, <abbr title="Mingxing Tan">MT</abbr>, <abbr title="Steve Dai">SD</abbr>, <abbr title="Zhiru Zhang">ZZ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BruggerVWTK.html">DATE-2015-BruggerVWTK</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Reverse longstaff-schwartz american option pricing on hybrid CPU/FPGA systems (<abbr title="Christian Brugger">CB</abbr>, <abbr title="Javier Alejandro Varela">JAV</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Songyin Tang">ST</abbr>, <abbr title="Ralf Korn">RK</abbr>), pp. 1599–1602.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenZWWWZ.html">DATE-2015-ChenZWWWZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation (<abbr title="Xinke Chen">XC</abbr>, <abbr title="Guangfei Zhang">GZ</abbr>, <abbr title="Huandong Wang">HW</abbr>, <abbr title="Ruiyang Wu">RW</abbr>, <abbr title="Peng Wu">PW</abbr>, <abbr title="Longbing Zhang">LZ</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GaillardonTSTOS.html">DATE-2015-GaillardonTSTOS</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A ultra-low-power FPGA based on monolithically integrated RRAMs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Xifan Tang">XT</abbr>, <abbr title="Jury Sandrini">JS</abbr>, <abbr title="Maxime Thammasack">MT</abbr>, <abbr title="Somayyeh Rahimian Omam">SRO</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1203–1208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GheolbanoiuPC.html">DATE-2015-GheolbanoiuPC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid adaptive clock management for FPGA processor acceleration (<abbr title="Alexandru Gheolbanoiu">AG</abbr>, <abbr title="Lucian Petrica">LP</abbr>, <abbr title="Sorin Cotofana">SC</abbr>), pp. 1359–1364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GiefersPH.html">DATE-2015-GiefersPH</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span></dt><dd>Accelerating arithmetic kernels with coherent attached FPGA coprocessors (<abbr title="Heiner Giefers">HG</abbr>, <abbr title="Raphael Polig">RP</abbr>, <abbr title="Christoph Hagleitner">CH</abbr>), pp. 1072–1077.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HadjisCSHTA.html">DATE-2015-HadjisCSHTA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Profiling-driven multi-cycling in FPGA high-level synthesis (<abbr title="Stefan Hadjis">SH</abbr>, <abbr title="Andrew Canis">AC</abbr>, <abbr title="Ryoya Sobue">RS</abbr>, <abbr title="Yuko Hara-Azumi">YHA</abbr>, <abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Jason Anderson">JA</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HuriauxCS.html">DATE-2015-HuriauxCS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Design flow and run-time management for compressed FPGA configurations (<abbr title="Christophe Huriaux">CH</abbr>, <abbr title="Antoine Courtay">AC</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 1551–1554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KainthKNVT.html">DATE-2015-KainthKNVT</a> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span></dt><dd>Hardware-assisted code obfuscation for FPGA soft microprocessors (<abbr title="Meha Kainth">MK</abbr>, <abbr title="Lekshmi Krishnan">LK</abbr>, <abbr title="Chaitra Narayana">CN</abbr>, <abbr title="Sandesh Gubbi Virupaksha">SGV</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-NowosielskiGBVB.html">DATE-2015-NowosielskiGBVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FLINT: layout-oriented FPGA-based methodology for fault tolerant ASIC design (<abbr title="Rochus Nowosielski">RN</abbr>, <abbr title="Lukas Gerlach">LG</abbr>, <abbr title="Stephan Bieband">SB</abbr>, <abbr title="Guillermo Payá Vayá">GPV</abbr>, <abbr title="Holger Blume">HB</abbr>), pp. 297–300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PaganoVRCSS.html">DATE-2015-PaganoVRCSS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Thermal-aware floorplanning for partially-reconfigurable FPGA-based systems (<abbr title="Davide Pagano">DP</abbr>, <abbr title="Mikel Vuka">MV</abbr>, <abbr title="Marco Rabozzi">MR</abbr>, <abbr title="Riccardo Cattaneo">RC</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RamachandranHHM.html">DATE-2015-RamachandranHHM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>FPGA accelerated DNA error correction (<abbr title="Anand Ramachandran">AR</abbr>, <abbr title="Yun Heo">YH</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="Jian Ma">JM</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1371–1376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SamieBHH.html">DATE-2015-SamieBHH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online binding of applications to multiple clock domains in shared FPGA-based systems (<abbr title="Farzad Samie">FS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Chih-Ming Hsieh">CMH</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WangLZ.html">DATE-2015-WangLZ</a> <span class="tag"><a href="../tag/big%20data.html" title="big data">#big data</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SODA: software defined FPGA based accelerators for big data (<abbr title="Chao Wang">CW</abbr>, <abbr title="Xi Li">XL</abbr>, <abbr title="Xuehai Zhou">XZ</abbr>), pp. 884–887.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WeiDC.html">DATE-2015-WeiDC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable and high-density FPGA architecture with multi-level phase change memory (<abbr title="Chunan Wei">CW</abbr>, <abbr title="Ashutosh Dhar">AD</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1365–1370.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-MoctarB.html">DAC-2014-MoctarB</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel FPGA Routing based on the Operator Formulation (<abbr title="Yehdhih Ould Mohammed Moctar">YOMM</abbr>, <abbr title="Philip Brisk">PB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-TrimbergerM.html">DAC-2014-TrimbergerM</a> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>FPGA Security: From Features to Capabilities to Trusted Systems (<abbr title="Steve Trimberger">ST</abbr>, <abbr title="Jason Moore">JM</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CilardoFGM.html">DATE-2014-CilardoFGM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Luca Gallo">LG</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-MoralesHBHV.html">DATE-2014-MoralesHBHV</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Energy-efficient FPGA implementation for binomial option pricing using OpenCL (<abbr title="Valentin Mena Morales">VMM</abbr>, <abbr title="Pierre-Henri Horrein">PHH</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Erik Hochapfel">EH</abbr>, <abbr title="Sandrine Vaton">SV</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RobinoO.html">DATE-2014-RobinoO</a></dt><dd>From Simulink to NoC-based MPSoC on FPGA (<abbr title="Francesco Robino">FR</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TurkyilmazCRBC.html">DATE-2014-TurkyilmazCRBC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>3D FPGA using high-density interconnect Monolithic Integration (<abbr title="Ogun Turkyilmaz">OT</abbr>, <abbr title="Gerald Cibrario">GC</abbr>, <abbr title="Olivier Rozeau">OR</abbr>, <abbr title="Perrine Batude">PB</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-NacciRBSBA.html">DAC-2013-NacciRBSBA</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices (<abbr title="Alessandro Antonio Nacci">AAN</abbr>, <abbr title="Vincenzo Rana">VR</abbr>, <abbr title="Francesco Bruschi">FB</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Ivan Beretta">IB</abbr>, <abbr title="David Atienza">DA</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-NajjarV.html">DAC-2013-NajjarV</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>FPGA code accelerators — the compiler perspective (<abbr title="Walid A. Najjar">WAN</abbr>, <abbr title="Jason R. Villarreal">JRV</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AliasDP.html">DATE-2013-AliasDP</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA (<abbr title="Christophe Alias">CA</abbr>, <abbr title="Alain Darte">AD</abbr>, <abbr title="Alexandru Plesco">AP</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CanisAB.html">DATE-2013-CanisAB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-pumping for resource reduction in FPGA high-level synthesis (<abbr title="Andrew Canis">AC</abbr>, <abbr title="Jason Helge Anderson">JHA</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 194–197.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Gomez-PradoCT.html">DATE-2013-Gomez-PradoCT</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FPGA latency optimization using system-level transformations and DFG restructuring (<abbr title="Daniel Gomez-Prado">DGP</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 1553–1558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SchryverTW.html">DATE-2013-SchryverTW</a> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multi-level Monte Carlo FPGA accelerator for option pricing in the Heston model (<abbr title="Christian de Schryver">CdS</abbr>, <abbr title="Pedro Torruella">PT</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShreejithVFL.html">DATE-2013-ShreejithVFL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An approach for redundancy in FlexRay networks using FPGA partial reconfiguration (<abbr title="Shanker Shreejith">SS</abbr>, <abbr title="Kizheppatt Vipin">KV</abbr>, <abbr title="Suhaib A. Fahmy">SAF</abbr>, <abbr title="Martin Lukasiewycz">ML</abbr>), pp. 721–724.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2013-VanderbauwhedeFACM.html">CIKM-2013-VanderbauwhedeFACM</a> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>High throughput filtering using FPGA-acceleration (<abbr title="Wim Vanderbauwhede">WV</abbr>, <abbr title="Anton Frolov">AF</abbr>, <abbr title="Leif Azzopardi">LA</abbr>, <abbr title="Sai Rahul Chalamalasetti">SRC</abbr>, <abbr title="Martin Margala">MM</abbr>), pp. 1245–1248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-AzarianCWB.html">SAC-2013-AzarianCWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An FPGA-based multi-core approach for pipelining computing stages (<abbr title="Ali Azarian">AA</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Stephan Werner">SW</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 1533–1540.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-KhanhTHH.html">CASE-2012-KhanhTHH</a> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>FPGA-based fuzzy sliding mode control for sensorless PMSM drive (<abbr title="Quang Nguyen Khanh">QNK</abbr>, <abbr title="That D. Nguyen">TDN</abbr>, <abbr title="Quang Nguyen Hong">QNH</abbr>, <abbr title="Q. P. Ha">QPH</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhangHY.html">DAC-2012-ZhangHY</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Implementing an FPGA system for real-time intent recognition for prosthetic legs (<abbr title="Xiaorong Zhang">XZ</abbr>, <abbr title="He Huang">HH</abbr>, <abbr title="Qing Yang">QY</abbr>), pp. 169–175.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BattezzatiCMS.html">DATE-2012-BattezzatiCMS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>SURF algorithm in FPGA: A novel architecture for high demanding industrial applications (<abbr title="Niccolò Battezzati">NB</abbr>, <abbr title="Stefano Colazzo">SC</abbr>, <abbr title="M. Maffione">MM</abbr>, <abbr title="L. Senepa">LS</abbr>), pp. 161–162.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChatziparaskevasBP.html">DATE-2012-ChatziparaskevasBP</a> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes (<abbr title="Georgios Chatziparaskevas">GC</abbr>, <abbr title="Andreas Brokalakis">AB</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenLPCPWHWM.html">DATE-2012-ChenLPCPWHWM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique (<abbr title="Chen Chen">CC</abbr>, <abbr title="W. Scott Lee">WSL</abbr>, <abbr title="Roozbeh Parsa">RP</abbr>, <abbr title="Soogine Chong">SC</abbr>, <abbr title="J. Provine">JP</abbr>, <abbr title="Jeff Watt">JW</abbr>, <abbr title="Roger T. Howe">RTH</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1361–1366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MohammadiEEM.html">DATE-2012-MohammadiEEM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SCFIT: A FPGA-based fault injection technique for SEU fault model (<abbr title="Abbas Mohammadi">AM</abbr>, <abbr title="Mojtaba Ebrahimi">ME</abbr>, <abbr title="Alireza Ejlali">AE</abbr>, <abbr title="Seyed Ghassem Miremadi">SGM</abbr>), pp. 586–589.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ParkKSNI.html">DATE-2012-ParkKSNI</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>An FPGA-based accelerator for cortical object classification (<abbr title="Mi Sun Park">MSP</abbr>, <abbr title="Srinidhi Kestur">SK</abbr>, <abbr title="Jagdish Sabarad">JS</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PoulosYAVL.html">DATE-2012-PoulosYAVL</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Leveraging reconfigurability to raise productivity in FPGA functional debug (<abbr title="Zissis Poulos">ZP</abbr>, <abbr title="Yu-Shen Yang">YSY</abbr>, <abbr title="Jason Anderson">JA</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Bao Le">BL</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RosiereDDW.html">DATE-2012-RosiereDDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An out-of-order superscalar processor on FPGA: The ReOrder Buffer design (<abbr title="Mathieu Rosiere">MR</abbr>, <abbr title="Jean Lou Desbarbieux">JLD</abbr>, <abbr title="Nathalie Drach">ND</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>), pp. 1549–1554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TtofisT.html">DATE-2012-TtofisT</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm (<abbr title="Christos Ttofis">CT</abbr>, <abbr title="Theocharis Theocharides">TT</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-AliasDP.html">PPoPP-2012-AliasDP</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA (<abbr title="Christophe Alias">CA</abbr>, <abbr title="Alain Darte">AD</abbr>, <abbr title="Alexandru Plesco">AP</abbr>), pp. 285–286.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-RajavelA.html">DAC-2011-RajavelA</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MO-pack: many-objective clustering for FPGA CAD (<abbr title="Senthilkumar Thoravi Rajavel">STR</abbr>, <abbr title="Ali Akoglu">AA</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenGSS.html">DATE-2011-ChenGSS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers (<abbr title="Zhimin Chen">ZC</abbr>, <abbr title="Xu Guo">XG</abbr>, <abbr title="Ambuj Sinha">AS</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 1650–1655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HeidmannWP.html">DATE-2011-HeidmannWP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Architecture and FPGA-implementation of a high throughput K+-Best detector (<abbr title="Nils Heidmann">NH</abbr>, <abbr title="Till Wiegand">TW</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HuangHL.html">DATE-2011-HuangHL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Cross-layer optimized placement and routing for FPGA soft error mitigation (<abbr title="Keheng Huang">KH</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KesturDN.html">DATE-2011-KesturDN</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>SHARC: A streaming model for FPGA accelerators and its application to Saliency (<abbr title="Srinidhi Kestur">SK</abbr>, <abbr title="Dharav Dantara">DD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1237–1242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NejadMG.html">DATE-2011-NejadMG</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>An FPGA bridge preserving traffic quality of service for on-chip network-based systems (<abbr title="Ashkan Beyranvand Nejad">ABN</abbr>, <abbr title="Matias Escudero Martinez">MEM</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2011-GillF.html">ICFP-2011-GillF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Deriving an efficient FPGA implementation of a low density parity check forward error corrector (<abbr title="Andy Gill">AG</abbr>, <abbr title="Andrew Farmer">AF</abbr>), pp. 209–220.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-DingSW.html">SAC-2011-DingSW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>FPGA based parallel transitive closure algorithm (<abbr title="Zheng Ding">ZD</abbr>, <abbr title="Wei Shu">WS</abbr>, <abbr title="Min-You Wu">MYW</abbr>), pp. 393–394.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-PellauerAKPE.html">HPCA-2011-PellauerAKPE</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing (<abbr title="Michael Pellauer">MP</abbr>, <abbr title="Michael Adler">MA</abbr>, <abbr title="Michel A. Kinsy">MAK</abbr>, <abbr title="Angshuman Parashar">AP</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 406–417.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-LinAK.html">CASE-2010-LinAK</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Manipulator inverse dynamics computation on FPGA for reconfigurable applications (<abbr title="Chun-Shin Lin">CSL</abbr>, <abbr title="Pavan Kumar Alapati">PKA</abbr>, <abbr title="Hyongsuk Kim">HK</abbr>), pp. 810–815.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-CongM.html">DAC-2010-CongM</a></dt><dd>LUT-based FPGA technology mapping for reliability (<abbr title="Jason Cong">JC</abbr>, <abbr title="Kirill Minkovich">KM</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TanWALCPA.html">DAC-2010-TanWALCPA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>RAMP gold: an FPGA-based architecture simulator for multiprocessors (<abbr title="Zhangxi Tan">ZT</abbr>, <abbr title="Andrew Waterman">AW</abbr>, <abbr title="Rimas Avizienis">RA</abbr>, <abbr title="Yunsup Lee">YL</abbr>, <abbr title="Henry Cook">HC</abbr>, <abbr title="David A. Patterson">DAP</abbr>, <abbr title="Krste Asanovic">KA</abbr>), pp. 463–468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HadjitheophanousTGT.html">DATE-2010-HadjitheophanousTGT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards hardware stereoscopic 3D reconstruction a real-time FPGA computation of the disparity map (<abbr title="Stavros Hadjitheophanous">SH</abbr>, <abbr title="Christos Ttofis">CT</abbr>, <abbr title="Athinodoros S. Georghiades">ASG</abbr>, <abbr title="Theocharis Theocharides">TT</abbr>), pp. 1743–1748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Kheradmand-BoroujeniPL.html">DATE-2010-Kheradmand-BoroujeniPL</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics (<abbr title="Bahman Kheradmand Boroujeni">BKB</abbr>, <abbr title="Christian Piguet">CP</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LazzariFMC.html">DATE-2010-LazzariFMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A new quaternary FPGA based on a voltage-mode multi-valued circuit (<abbr title="Cristiano Lazzari">CL</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José Monteiro">JM</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1797–1802.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiuLKJ.html">DATE-2010-LiuLKJ</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>FPGA-based adaptive computing for correlated multi-stream processing (<abbr title="Ming Liu">ML</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Wolfgang Kuehn">WK</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 973–976.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MajidK.html">DATE-2010-MajidK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Stretching the limits of FPGA SerDes for enhanced ATE performance (<abbr title="A. M. Majid">AMM</abbr>, <abbr title="David C. Keezer">DCK</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NassarBDDG.html">DATE-2010-NassarBDDG</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation (<abbr title="Maxime Nassar">MN</abbr>, <abbr title="Shivam Bhasin">SB</abbr>, <abbr title="Jean-Luc Danger">JLD</abbr>, <abbr title="Guillaume Duc">GD</abbr>, <abbr title="Sylvain Guilley">SG</abbr>), pp. 849–854.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-StrukovM.html">DATE-2010-StrukovM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Monolithically stackable hybrid FPGA (<abbr title="Dmitri B. Strukov">DBS</abbr>, <abbr title="Alan Mishchenko">AM</abbr>), pp. 661–666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-VasicekSB.html">DATE-2010-VasicekSB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A method for design of impulse bursts noise filters optimized for FPGA implementations (<abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Lukás Sekanina">LS</abbr>, <abbr title="Michal Bidlo">MB</abbr>), pp. 1731–1736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2010-KouP.html">OOPSLA-2010-KouP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>From OO to FPGA: fitting round objects into square hardware? (<abbr title="Stephen Kou">SK</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 109–124.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-AlimohammadFC.html">DAC-2009-AlimohammadFC</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>FPGA-based accelerator for the verification of leading-edge wireless systems (<abbr title="Amirhossein Alimohammad">AA</abbr>, <abbr title="Saeed Fouladi Fard">SFF</abbr>, <abbr title="Bruce F. Cockburn">BFC</abbr>), pp. 844–847.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-CromarLC.html">DAC-2009-CromarLC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation (<abbr title="Scott Cromar">SC</abbr>, <abbr title="Jaeho Lee">JL</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 838–843.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-HuangV.html">DAC-2009-HuangV</a></dt><dd>Transmuting coprocessors: dynamic loading of FPGA coprocessors (<abbr title="Chen Huang">CH</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 848–851.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ArpinenKSHH.html">DATE-2009-ArpinenKSHH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA (<abbr title="Tero Arpinen">TA</abbr>, <abbr title="Tapio Koskinen">TK</abbr>, <abbr title="Erno Salminen">ES</abbr>, <abbr title="Timo D. Hämäläinen">TDH</abbr>, <abbr title="Marko Hännikäinen">MH</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BaeMV.html">DATE-2009-BaeMV</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Exploiting clock skew scheduling for FPGA (<abbr title="Sungmin Bae">SB</abbr>, <abbr title="Prasanth Mangalagiri">PM</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 1524–1529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChenKLA.html">DATE-2009-ChenKLA</a></dt><dd>Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing (<abbr title="Xiaoheng Chen">XC</abbr>, <abbr title="Jingyu Kang">JK</abbr>, <abbr title="Shu Lin">SL</abbr>, <abbr title="Venkatesh Akella">VA</abbr>), pp. 1530–1535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LomneMTRSC.html">DATE-2009-LomneMTRSC</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Evaluation on FPGA of triple rail logic robustness against DPA and DEMA (<abbr title="Victor Lomné">VL</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Michel Robert">MR</abbr>, <abbr title="Rafael Soares">RS</abbr>, <abbr title="Ney Calazans">NC</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SanderGRBM.html">DATE-2009-SanderGRBM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Priority-based packet communication on a bus-shaped structure for FPGA-systems (<abbr title="Oliver Sander">OS</abbr>, <abbr title="Benjamin Glas">BG</abbr>, <abbr title="Christoph Roth">CR</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SauvageGDMN.html">DATE-2009-SauvageGDMN</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints (<abbr title="Laurent Sauvage">LS</abbr>, <abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Jean-Luc Danger">JLD</abbr>, <abbr title="Yves Mathieu">YM</abbr>, <abbr title="Maxime Nassar">MN</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ZhuSJ.html">DATE-2009-ZhuSJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures (<abbr title="Jun Zhu">JZ</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 1506–1511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2009-MuellerT.html">SIGMOD-2009-MuellerT</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>FPGA: what’s in it for a database? (<abbr title="René Müller">RM</abbr>, <abbr title="Jens Teubner">JT</abbr>), pp. 999–1004.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-McKechnieBV.html">LCTES-2009-McKechnieBV</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring (<abbr title="Paul Edward McKechnie">PEM</abbr>, <abbr title="Michaela Blott">MB</abbr>, <abbr title="Wim Vanderbauwhede">WV</abbr>), pp. 129–136.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BijanskyA.html">DAC-2008-BijanskyA</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TuneFPGA: post-silicon tuning of dual-Vdd FPGAs (<abbr title="Stephen Bijansky">SB</abbr>, <abbr title="Adnan Aziz">AA</abbr>), pp. 796–799.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChaudhuriGFHD.html">DAC-2008-ChaudhuriGFHD</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>An 8x8 run-time reconfigurable FPGA embedded in a SoC (<abbr title="Sumanta Chaudhuri">SC</abbr>, <abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Florent Flament">FF</abbr>, <abbr title="Philippe Hoogvorst">PH</abbr>, <abbr title="Jean-Luc Danger">JLD</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-EguroH.html">DAC-2008-EguroH</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Enhancing timing-driven FPGA placement for pipelined netlists (<abbr title="Kenneth Eguro">KE</abbr>, <abbr title="Scott Hauck">SH</abbr>), pp. 34–37.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HsuW.html">DAC-2008-HsuW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A generalized network flow based algorithm for power-aware FPGA memory mapping (<abbr title="Tien-Yuan Hsu">TYH</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>), pp. 30–33.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HuSMH.html">DAC-2008-HuSMH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>FPGA area reduction by multi-output function based sequential resynthesis (<abbr title="Yu Hu">YH</abbr>, <abbr title="Victor Shih">VS</abbr>, <abbr title="Rupak Majumdar">RM</abbr>, <abbr title="Lei He">LH</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KuonR.html">DAC-2008-KuonR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automated transistor sizing for FPGA architecture exploration (<abbr title="Ian Kuon">IK</abbr>, <abbr title="Jonathan Rose">JR</abbr>), pp. 792–795.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BernardiR.html">DATE-2008-BernardiR</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 194–199.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BonesanaPS.html">DATE-2008-BonesanaPS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>An adaptable FPGA-based System for Regular Expression Matching (<abbr title="Ivano Bonesana">IB</abbr>, <abbr title="Marco Paolieri">MP</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 1262–1267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BonnotLEGRG.html">DATE-2008-BonnotLEGRG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA (<abbr title="Philippe Bonnot">PB</abbr>, <abbr title="Fabrice Lemonnier">FL</abbr>, <abbr title="Gilbert Edelin">GE</abbr>, <abbr title="Gerard Gaillat">GG</abbr>, <abbr title="Olivier Ruch">OR</abbr>, <abbr title="Pascal Gauget">PG</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-DasMJZMC.html">DATE-2008-DasMJZMC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System (<abbr title="Abhishek Das">AD</abbr>, <abbr title="Sanchit Misra">SM</abbr>, <abbr title="Sumeet Joshi">SJ</abbr>, <abbr title="Joseph Zambreno">JZ</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 1160–1165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FanBSV.html">DATE-2008-FanBSV</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>FPGA Design for Algebraic Tori-Based Public-Key Cryptography (<abbr title="Junfeng Fan">JF</abbr>, <abbr title="Lejla Batina">LB</abbr>, <abbr title="Kazuo Sakiyama">KS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 1292–1297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LuMGB.html">DATE-2008-LuMGB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/for%20free.html" title="for free">#for free</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for free resources management on the FPGA (<abbr title="Yi Lu">YL</abbr>, <abbr title="Thomas Marconi">TM</abbr>, <abbr title="Georgi Gaydadjiev">GG</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 1095–1098.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PaulssonHB.html">DATE-2008-PaulssonHB</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs (<abbr title="Katarina Paulsson">KP</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-TumeoBCCMPFS.html">DATE-2008-TumeoBCCMPFS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications (<abbr title="Antonino Tumeo">AT</abbr>, <abbr title="Marco Branca">MB</abbr>, <abbr title="Lorenzo Camerini">LC</abbr>, <abbr title="Marco Ceriani">MC</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 1039–1044.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VelevG.html">DATE-2008-VelevG</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Ping Gao">PG</abbr>), pp. 1268–1273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BriskVIP.html">DAC-2007-BriskVIP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Enhancing FPGA Performance for Arithmetic Circuits (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Hadi Parandeh-Afshar">HPA</abbr>), pp. 334–337.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChengCW.html">DAC-2007-ChengCW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches (<abbr title="Lei Cheng">LC</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-CzajkowskiB.html">DAC-2007-CzajkowskiB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits (<abbr title="Tomasz S. Czajkowski">TSC</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-GolshanB.html">DAC-2007-GolshanB</a></dt><dd>Single-Event-Upset (SEU) Awareness in FPGA Routing (<abbr title="Shahin Golshan">SG</abbr>, <abbr title="Elaheh Bozorgzadeh">EB</abbr>), pp. 330–333.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-EachempatiNGVM.html">DATE-2007-EachempatiNGVM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Assessing carbon nanotube bundle interconnect for future FPGA architectures (<abbr title="Soumya Eachempati">SE</abbr>, <abbr title="Arthur Nieuwoudt">AN</abbr>, <abbr title="Aman Gayasen">AG</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GillPW.html">DATE-2007-GillPW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 1460–1465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KumarHHC.html">DATE-2007-KumarHHC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip (<abbr title="Akash Kumar">AK</abbr>, <abbr title="Andreas Hansson">AH</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LinH.html">DATE-2007-LinH</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interactive presentation: Statistical dual-Vdd assignment for FPGA interconnect power reduction (<abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NarayananHMCZ.html">DATE-2007-NarayananHMCZ</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive presentation: An FPGA implementation of decision tree classification (<abbr title="Ramanathan Narayanan">RN</abbr>, <abbr title="Daniel Honbo">DH</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Joseph Zambreno">JZ</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SaponaraPTCF.html">DATE-2007-SaponaraPTCF</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>FPGA-based networking systems for high data-rate and reliable in-vehicle communications (<abbr title="Sergio Saponara">SS</abbr>, <abbr title="Esa Petri">EP</abbr>, <abbr title="Marco Tonarelli">MT</abbr>, <abbr title="Iacopo Del Corona">IDC</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-YeGM.html">DATE-2007-YeGM</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for software defined radio (<abbr title="Zhuan Ye">ZY</abbr>, <abbr title="John Grosspietsch">JG</abbr>, <abbr title="Gokhan Memik">GM</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2007-NaylorR.html">IFL-2007-NaylorR</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>The Reduceron: Widening the von Neumann Bottleneck for Graph Reduction Using an FPGA (<abbr title="Matthew Naylor">MN</abbr>, <abbr title="Colin Runciman">CR</abbr>), pp. 129–146.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-LeeHPLJK.html">SAC-2007-LeeHPLJK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A high performance NIDS using FPGA-based regular expression matching (<abbr title="Janghaeng Lee">JL</abbr>, <abbr title="Sung Ho Hwang">SHH</abbr>, <abbr title="Neungsoo Park">NP</abbr>, <abbr title="Seong-Won Lee">SWL</abbr>, <abbr title="Sungik Jun">SJ</abbr>, <abbr title="Young Soo Kim">YSK</abbr>), pp. 1187–1191.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AtienzaVPPBMM.html">DAC-2006-AtienzaVPPBMM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip (<abbr title="David Atienza">DA</abbr>, <abbr title="Pablo Garcia Del Valle">PGDV</abbr>, <abbr title="Giacomo Paci">GP</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-GopalakrishnanLP.html">DAC-2006-GopalakrishnanLP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Architecture-aware FPGA placement using metric embedding (<abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HuLHT.html">DAC-2006-HuLHT</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction (<abbr title="Yu Hu">YH</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>, <abbr title="Tim Tuan">TT</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LinCC.html">DAC-2006-LinCC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimal simultaneous mapping and clustering for FPGA delay optimization (<abbr title="Joey Y. Lin">JYL</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-NabaaAN.html">DAC-2006-NabaaAN</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>An adaptive FPGA architecture with process variation compensation and reduced leakage (<abbr title="Georges Nabaa">GN</abbr>, <abbr title="Navid Azizi">NA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-RadT.html">DAC-2006-RadT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A new hybrid FPGA with nanoscale clusters and CMOS routing (<abbr title="Reza M. Rad">RMR</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), pp. 727–730.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-SafarpourVBY.html">DAC-2006-SafarpourVBY</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Efficient SAT-based Boolean matching for FPGA technology mapping (<abbr title="Sean Safarpour">SS</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Gregg Baeckler">GB</abbr>, <abbr title="Richard Yuan">RY</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-SrinivasanMXVS.html">DAC-2006-SrinivasanMXVS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FLAW: FPGA lifetime awareness (<abbr title="Suresh Srinivasan">SS</abbr>, <abbr title="Prasanth Mangalagiri">PM</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Karthik Sarpatwari">KS</abbr>), pp. 630–635.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DensmoreDS.html">DATE-2006-DensmoreDS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>FPGA architecture characterization for system level performance analysis (<abbr title="Douglas Densmore">DD</abbr>, <abbr title="Adam Donlin">AD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-OmanaCRM.html">DATE-2006-OmanaCRM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low-cost and highly reliable detector for transient and crosstalk faults affecting FPGA interconnects (<abbr title="Martin Omaña">MO</abbr>, <abbr title="José Manuel Cazeaux">JMC</abbr>, <abbr title="Daniele Rossi">DR</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PanainteBV.html">DATE-2006-PanainteBV</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Compiler-driven FPGA-area allocation for reconfigurable computing (<abbr title="Elena Moscu Panainte">EMP</abbr>, <abbr title="Koen Bertels">KB</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 369–374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-ArifinC.html">DATE-DF-2006-ArifinC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/segmentation.html" title="segmentation">#segmentation</a></span></dt><dd>A novel FPGA-based implementation of time adaptive clustering for logical story unit segmentation (<abbr title="Sutjipto Arifin">SA</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 227–232.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-HuttonYSBCCP.html">DATE-DF-2006-HuttonYSBCCP</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A methodology for FPGA to structured-ASIC synthesis and verification (<abbr title="Michael Hutton">MH</abbr>, <abbr title="Richard Yuan">RY</abbr>, <abbr title="Jay Schleicher">JS</abbr>, <abbr title="Gregg Baeckler">GB</abbr>, <abbr title="Sammy Cheung">SC</abbr>, <abbr title="Kar Keng Chua">KKC</abbr>, <abbr title="Hee Kong Phoo">HKP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-KappenN.html">DATE-DF-2006-KappenN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Application specific instruction processor based implementation of a GNSS receiver on an FPGA (<abbr title="Götz Kappen">GK</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-LinHJC.html">DATE-DF-2006-LinHJC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Optimization of regular expression pattern matching circuits on FPGA (<abbr title="Cheng-Hung Lin">CHL</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Chang-Ping Jiang">CPJ</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-MeijerKB.html">DATE-DF-2006-MeijerKB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-efficient FPGA interconnect design (<abbr title="Maurice Meijer">MM</abbr>, <abbr title="Rohini Krishnan">RK</abbr>, <abbr title="Martijn T. Bennebroek">MTB</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-RaabeHAZ.html">DATE-DF-2006-RaabeHAZ</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Space-efficient FPGA-accelerated collision detection for virtual prototyping (<abbr title="Andreas Raabe">AR</abbr>, <abbr title="Stefan Hochgürtel">SH</abbr>, <abbr title="Joachim K. Anlauf">JKA</abbr>, <abbr title="Gabriel Zachmann">GZ</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-VeredasSP.html">DATE-DF-2006-VeredasSP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time (<abbr title="Francisco-Javier Veredas">FJV</abbr>, <abbr title="Michael Scheppler">MS</abbr>, <abbr title="Hans-Jörg Pfleiderer">HJP</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-YanSG.html">LCTES-2006-YanSG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures (<abbr title="Leipo Yan">LY</abbr>, <abbr title="Thambipillai Srikanthan">TS</abbr>, <abbr title="Niu Gang">NG</abbr>), pp. 182–188.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhattM.html">DAC-2005-BhattM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span></dt><dd>Matlab as a development environment for FPGA design (<abbr title="Tejas M. Bhatt">TMB</abbr>, <abbr title="Dennis McCain">DM</abbr>), pp. 607–610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ChengWLLH.html">DAC-2005-ChengWLLH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Device and architecture co-optimization for FPGA power reduction (<abbr title="Lerong Cheng">LC</abbr>, <abbr title="Phoebe Wong">PW</abbr>, <abbr title="Fei Li">FL</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 915–920.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-EguroHS.html">DAC-2005-EguroHS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Architecture-adaptive range limit windowing for simulated annealing FPGA placement (<abbr title="Kenneth Eguro">KE</abbr>, <abbr title="Scott Hauck">SH</abbr>, <abbr title="Akshay Sharma">AS</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GayasenVI.html">DAC-2005-GayasenVI</a></dt><dd>Exploring technology alternatives for nano-scale FPGA interconnects (<abbr title="Aman Gayasen">AG</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 921–926.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-HeitheckerE.html">DAC-2005-HeitheckerE</a> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements (<abbr title="Sven Heithecker">SH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 575–578.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LingSB.html">DAC-2005-LingSB</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>FPGA technology mapping: a study of optimality (<abbr title="Andrew C. Ling">ACL</abbr>, <abbr title="Deshanand P. Singh">DPS</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LinH.html">DAC-2005-LinH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction (<abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-MetzgenN.html">DAC-2005-MetzgenN</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Multiplexer restructuring for FPGA implementation cost reduction (<abbr title="Paul Metzgen">PM</abbr>, <abbr title="Dominic Nancekievill">DN</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SinghMB.html">DAC-2005-SinghMB</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incremental retiming for FPGA physical synthesis (<abbr title="Deshanand P. Singh">DPS</abbr>, <abbr title="Valavan Manohararajah">VM</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ChappellMPOFS.html">DATE-2005-ChappellMPOFS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span></dt><dd>Exploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems (<abbr title="Steve Chappell">SC</abbr>, <abbr title="Alistair Macarthur">AM</abbr>, <abbr title="Dan Preston">DP</abbr>, <abbr title="Dave Olmstead">DO</abbr>, <abbr title="Bob Flint">BF</abbr>, <abbr title="Chris Sullivan">CS</abbr>), pp. 180–185.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-FaroukS.html">DATE-2005-FaroukS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>An Improved FPGA Implementation of the Modified Hybrid Hiding Encryption Algorithm (MHHEA) for Data Communication Security (<abbr title="Hala A. Farouk">HAF</abbr>, <abbr title="Magdy Saeb">MS</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-HuotDFR.html">DATE-2005-HuotDFR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>FPGA Architecture for Multi-Style Asynchronous Logic (<abbr title="N. Huot">NH</abbr>, <abbr title="H. Dubreuil">HD</abbr>, <abbr title="Laurent Fesquet">LF</abbr>, <abbr title="Marc Renaudin">MR</abbr>), pp. 32–33.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LyseckyV.html">DATE-2005-LyseckyV</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PradeepVBK.html">DATE-2005-PradeepVBK</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/on-demand.html" title="on-demand">#on-demand</a></span></dt><dd>FPGA based Agile Algorithm-On-Demand Co-Processor (<abbr title="Ramachandran Pradeep">RP</abbr>, <abbr title="S. Vinay">SV</abbr>, <abbr title="Sanjay Burman">SB</abbr>, <abbr title="V. Kamakoti">VK</abbr>), pp. 82–83.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StittV.html">DATE-2005-StittV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/decompiler.html" title="decompiler">#decompiler</a></span></dt><dd>A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms (<abbr title="Greg Stitt">GS</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 396–397.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2005-LingSB.html">SAT-2005-LingSB</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FPGA Logic Synthesis Using Quantified Boolean Satisfiability (<abbr title="Andrew C. Ling">ACL</abbr>, <abbr title="Deshanand P. Singh">DPS</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 444–450.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BrandoleseFS.html">DAC-2004-BrandoleseFS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An area estimation methodology for FPGA based designs at systemc-level (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>), pp. 129–132.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-HandaV.html">DAC-2004-HandaV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for finding empty space for online FPGA placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 960–965.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KulkarniBS.html">DAC-2004-KulkarniBS</a> <span class="tag"><a href="../tag/domain-specific%20language.html" title="domain-specific language">#domain-specific language</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Mapping a domain specific language to a platform FPGA (<abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="Gordon J. Brebner">GJB</abbr>, <abbr title="Graham Schelle">GS</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LiLH.html">DAC-2004-LiLH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>FPGA power reduction using configurable dual-Vdd (<abbr title="Fei Li">FL</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 735–740.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-LyseckyVT.html">DAC-2004-LyseckyVT</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Dynamic FPGA routing for just-in-time FPGA compilation (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 954–959.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NakamuraHKYY.html">DAC-2004-NakamuraHKYY</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Kohei Hosokawa">KH</abbr>, <abbr title="Ichiro Kuroda">IK</abbr>, <abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-RoyB.html">DAC-2004-RoyB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span></dt><dd>An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design (<abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 484–487.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-FaroukS.html">DATE-DF-2004-FaroukS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and Implementation of a Secret Key Steganographic Micro-Architecture Employing FPGA (<abbr title="Hala A. Farouk">HAF</abbr>, <abbr title="Magdy Saeb">MS</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-FerrerGFAC.html">DATE-DF-2004-FerrerGFAC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>NeuroFPGA — Implementing Artificial Neural Networks on Programmable Logic Devices (<abbr title="Daniel Ferrer">DF</abbr>, <abbr title="Ramiro González">RG</abbr>, <abbr title="Roberto Fleitas">RF</abbr>, <abbr title="Julio Pérez Acle">JPA</abbr>, <abbr title="Rafael Canetti">RC</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-PortoA.html">DATE-DF-2004-PortoA</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation (<abbr title="Roger Endrigo Carvalho Porto">RECP</abbr>, <abbr title="Luciano Volcan Agostini">LVA</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BellatoBBCCPRRVZ.html">DATE-v1-2004-BellatoBBCCPRRVZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA (<abbr title="M. Bellato">MB</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="D. Bortolato">DB</abbr>, <abbr title="A. Candelori">AC</abbr>, <abbr title="M. Ceschia">MC</abbr>, <abbr title="Alessandro Paccagnella">AP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="P. Zambolin">PZ</abbr>), pp. 584–589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ChenKS.html">DATE-v1-2004-ChenKS</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Configuration-Sensitive Process Scheduling for FPGA-Based Computing Platforms (<abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ugur Sezer">US</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HandaV.html">DATE-v1-2004-HandaV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Algorithm for Finding Maximal Empty Rectangles for Dynamic FPGA Placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 744–745.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-TiriV.html">DATE-v1-2004-TiriV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2004-BariamisIMK.html">ICPR-v1-2004-BariamisIMK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An FPGA-Based Architecture for Real Time Image Feature Extraction (<abbr title="Dimitris G. Bariamis">DGB</abbr>, <abbr title="Dimitrios K. Iakovidis">DKI</abbr>, <abbr title="Dimitrios E. Maroulis">DEM</abbr>, <abbr title="S. A. Karkanis">SAK</abbr>), pp. 801–804.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2004-JorgLN.html">ICPR-v1-2004-JorgLN</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>FPGA based Real-Time Visual Servoing (<abbr title="Stefan Jörg">SJ</abbr>, <abbr title="Jörg Langwald">JL</abbr>, <abbr title="Mathias Nickl">MN</abbr>), pp. 749–753.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BeraudoL.html">DAC-2003-BeraudoL</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span></dt><dd>Timing optimization of FPGA placements by logic replication (<abbr title="Giancarlo Beraudo">GB</abbr>, <abbr title="John Lillis">JL</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BorgattiCSFILMPPR.html">DAC-2003-BorgattiCSFILMPPR</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory (<abbr title="Michele Borgatti">MB</abbr>, <abbr title="L. Cali">LC</abbr>, <abbr title="Guido De Sandre">GDS</abbr>, <abbr title="B. Forét">BF</abbr>, <abbr title="D. Iezzi">DI</abbr>, <abbr title="Francesco Lertora">FL</abbr>, <abbr title="G. Muzzi">GM</abbr>, <abbr title="Marco Pasotti">MP</abbr>, <abbr title="Marco Poles">MP</abbr>, <abbr title="Pier Luigi Rolandi">PLR</abbr>), pp. 691–695.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Tahoori.html">DAC-2003-Tahoori</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using satisfiability in application-dependent testing of FPGA interconnects (<abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-YehM.html">DAC-2003-YehM</a></dt><dd>Delay budgeting in sequential circuit with application on FPGA placement (<abbr title="Chao-Yang Yeh">CYY</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ZieglerHD.html">DAC-2003-ZieglerHD</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Compiler-generated communication for pipelined FPGA applications (<abbr title="Heidi E. Ziegler">HEZ</abbr>, <abbr title="Mary W. Hall">MWH</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MazzeoRSM.html">DATE-2003-MazzeoRSM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>FPGA-Based Implementation of a Serial RSA Processor (<abbr title="Antonino Mazzeo">AM</abbr>, <abbr title="Luigi Romano">LR</abbr>, <abbr title="Giacinto Paolo Saggese">GPS</abbr>, <abbr title="Nicola Mazzocca">NM</abbr>), pp. 10582–10589.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-VerderberZL.html">DATE-2003-VerderberZL</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>HW/SW Partitioned Optimization and VLSI-FPGA Implementation of the MPEG-2 Video Decoder (<abbr title="Matjaz Verderber">MV</abbr>, <abbr title="Andrej Zemva">AZ</abbr>, <abbr title="Damjan Lampret">DL</abbr>), pp. 20238–20243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChenMB.html">DAC-2002-ChenMB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator (<abbr title="Jinghuan Chen">JC</abbr>, <abbr title="Jaekyun Moon">JM</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-HortaLTP.html">DAC-2002-HortaLTP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/plugin.html" title="plugin">#plugin</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic hardware plugins in an FPGA with partial run-time reconfiguration (<abbr title="Edson L. Horta">ELH</abbr>, <abbr title="John W. Lockwood">JWL</abbr>, <abbr title="David E. Taylor">DET</abbr>, <abbr title="David B. Parlour">DBP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GuccioneVB.html">DATE-2002-GuccioneVB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Technology for Networked Reconfigurable FPGA Platforms (<abbr title="Steve Guccione">SG</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 994–997.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-VicenteLH.html">DATE-2002-VicenteLH</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>FPGA Placement by Thermodynamic Combinatorial Optimization (<abbr title="Juan de Vicente">JdV</abbr>, <abbr title="Juan Lanchares">JL</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 54–60.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2002-SoHD.html">PLDI-2002-SoHD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems (<abbr title="Byoungro So">BS</abbr>, <abbr title="Mary W. Hall">MWH</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 165–176.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-CongR.html">DAC-2001-CongR</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping (<abbr title="Jason Cong">JC</abbr>, <abbr title="Michail Romesis">MR</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-FeketeKT.html">DATE-2001-FeketeKT</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/precedence.html" title="precedence">#precedence</a></span></dt><dd>Optimal FPGA module placement with temporal precedence constraints (<abbr title="Sándor P. Fekete">SPF</abbr>, <abbr title="Ekkehard Köhler">EK</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 658–667.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-OuaissV.html">DATE-2001-OuaissV</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers (<abbr title="Iyad Ouaiss">IO</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 650–657.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-HarrisT.html">DAC-2000-HarrisT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Interconnect testing in cluster-based FPGA architectures (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-HutchingsN.html">DAC-2000-HutchingsN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programming%20language.html" title="programming language">#programming language</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using general-purpose programming languages for FPGA design (<abbr title="Brad L. Hutchings">BLH</abbr>, <abbr title="Brent E. Nelson">BEN</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LachMP.html">DAC-2000-LachMP</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient error detection, localization, and correction for FPGA-based debugging (<abbr title="John Lach">JL</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-BringmannRM.html">DATE-2000-BringmannRM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation (<abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Carsten Menn">CM</abbr>), pp. 326–332.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KaulVGO.html">DAC-1999-KaulVGO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Iyad Ouaiss">IO</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-LachMP.html">DAC-1999-LachMP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks (<abbr title="John Lach">JL</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ZhuL.html">DAC-1999-ZhuL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Compilation for FPGA-Based Configurable Computing Machines (<abbr title="Xiaohan Zhu">XZ</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RenovellPFZ.html">DATE-1999-RenovellPFZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing the Configurable Interconnect/Logic Interface of SRAM-Based FPGA’s (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 618–622.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-CongW.html">DAC-1998-CongW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal FPGA Mapping and Retiming with Efficient Initial State Computation (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 330–335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-FangW.html">DAC-1998-FangW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication (<abbr title="Wen-Jong Fang">WJF</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 283–286.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HwangCH.html">DAC-1998-HwangCH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Re-engineering Approach to Low Power FPGA Design Using SPFD (<abbr title="Jan-Min Hwang">JMH</abbr>, <abbr title="Feng-Yi Chiang">FYC</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 722–725.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-JiangJH.html">DAC-1998-JiangJH</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis (<abbr title="Jie-Hong Roland Jiang">JHRJ</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KorupoluLW.html">DAC-1998-KorupoluLW</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs (<abbr title="Madhukar R. Korupolu">MRK</abbr>, <abbr title="K. K. Lee">KKL</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 708–711.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MartinR.html">DATE-1998-MartinR</a></dt><dd>A Comparing Study of Technology Mapping for FPGA (<abbr title="Hans-Georg Martin">HGM</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 939–940.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RenovellPFZ.html">DATE-1998-RenovellPFZ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>RAM-Based FPGA’s: A Test Approach for the Configurable Logic (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 82–88.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RunjeK.html">DATE-1998-RunjeK</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Universal Strong Encryption FPGA Core Implementation (<abbr title="Davor Runje">DR</abbr>, <abbr title="Mario Kovac">MK</abbr>), pp. 923–924.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-XuK.html">DATE-1998-XuK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Driven High Level Synthesis for FPGA Based Architectures (<abbr title="Min Xu">MX</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-AbramsonLPR.html">HPCA-1998-AbramsonLPR</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>FPGA Based Custom Computing Machines for Irregular Problems (<abbr title="David Abramson">DA</abbr>, <abbr title="Paul Logothetis">PL</abbr>, <abbr title="Adam Postula">AP</abbr>, <abbr title="Marcus Randall">MR</abbr>), pp. 324–333.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-AdeLP.html">DAC-1997-AdeLP</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets (<abbr title="Marleen Adé">MA</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="J. A. Peperstraete">JAP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ChenHL.html">DAC-1997-ChenHL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Low Power FPGA Design — A Re-engineering Approach (<abbr title="Chau-Shen Chen">CSC</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 656–661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-CongW.html">DAC-1997-CongW</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-FangW.html">DAC-1997-FangW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy (<abbr title="Wen-Jong Fang">WJF</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 518–521.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KrupnovaAS.html">DAC-1997-KrupnovaAS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Hierarchy-Driven FPGA Partitioning Method (<abbr title="Helena Krupnova">HK</abbr>, <abbr title="Ali Abbara">AA</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 522–525.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-CongH.html">DAC-1996-CongH</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yean-Yow Hwang">YYH</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Koch.html">DAC-1996-Koch</a></dt><dd>Module Compaction in FPGA-based Regular Datapaths (<abbr title="Andreas Koch">AK</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LeglWE.html">DAC-1996-LeglWE</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs (<abbr title="Christian Legl">CL</abbr>, <abbr title="Bernd Wurth">BW</abbr>, <abbr title="Klaus Eckl">KE</abbr>), pp. 730–733.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PanL.html">DAC-1996-PanL</a></dt><dd>Optimal Clock Period FPGA Technology Mapping for Sequential Circuits (<abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-AlexanderR.html">DAC-1995-AlexanderR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>New Performance-Driven FPGA Routing Algorithms (<abbr title="Michael J. Alexander">MJA</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MakW.html">DAC-1995-MakW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Optimal Board-Level Routing for FPGA-Based Logic Emulation (<abbr title="Wai-Kei Mak">WKM</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 552–556.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ShenHC.html">DAC-1995-ShenHC</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping (<abbr title="Wen-Zen Shen">WZS</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>, <abbr title="Shih-Min Chao">SMC</abbr>), pp. 65–69.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-StanionS.html">DAC-1995-StanionS</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis (<abbr title="Ted Stanion">TS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 60–64.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Trimberger.html">DAC-1995-Trimberger</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Effects of FPGA Architecture on FPGA Routing (<abbr title="Steven Trimberger">ST</abbr>), pp. 574–578.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-WuM.html">DAC-1995-WuM</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span></dt><dd>Orthogonal Greedy Coupling — A New Optimization Approach to 2-D FPGA Routing (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-SunL.html">DAC-1994-SunL</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture (<abbr title="Yachyang Sun">YS</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ZhuW94a.html">DAC-1994-ZhuW94a</a></dt><dd>Clock Skew Minimization During FPGA Placement (<abbr title="Kai Zhu">KZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BrasenS.html">EDAC-1994-BrasenS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>FPGA Partitioning for Critical Paths (<abbr title="Daniel R. Brasen">DRB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 99–103.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CongD.html">DAC-1993-CongD</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yuzheng Ding">YD</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LaiPV.html">DAC-1993-LaiPV</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis (<abbr title="Yung-Te Lai">YTL</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-WooK.html">DAC-1993-WooK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation. (<abbr title="Nam Sung Woo">NSW</abbr>, <abbr title="Jaeseok Kim">JK</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChungR.html">DAC-1992-ChungR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections (<abbr title="Kevin Chung">KC</abbr>, <abbr title="Jonathan Rose">JR</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Frankle.html">DAC-1992-Frankle</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing (<abbr title="Jon Frankle">JF</abbr>), pp. 536–542.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-HillD.html">DAC-1992-HillD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>FPGA Design Principles (A Tutorial) (<abbr title="Dwight D. Hill">DDH</abbr>, <abbr title="Ewald Detjens">ED</abbr>), pp. 45–46.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SchlichtmannBH.html">DAC-1992-SchlichtmannBH</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span></dt><dd>Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping (<abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Michael Hermann">MH</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Woo.html">DAC-1991-Woo</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility (<abbr title="Nam Sung Woo">NSW</abbr>), pp. 248–251.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>