/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/fc32_rs_fec_v1_0_8
/opt/MentorGraphics/modeltech/bin/vmap fc32_rs_fec_v1_0_8 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/fc32_rs_fec_v1_0_8
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work fc32_rs_fec_v1_0_8 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/fc32_rs_fec_v1_0_8/.cxl.verilog.fc32_rs_fec_v1_0_8.fc32_rs_fec_v1_0_8.lin64.cmf
