$comment
	File created using the following command:
		vcd file decoder2_4.msim.vcd -direction
$end
$date
	Tue Sep 12 11:38:58 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder2_4_vlg_vec_tst $end
$var reg 2 ! LR [1:0] $end
$var wire 1 " LO [3] $end
$var wire 1 # LO [2] $end
$var wire 1 $ LO [1] $end
$var wire 1 % LO [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - LO[0]~output_o $end
$var wire 1 . LO[1]~output_o $end
$var wire 1 / LO[2]~output_o $end
$var wire 1 0 LO[3]~output_o $end
$var wire 1 1 LR[0]~input_o $end
$var wire 1 2 LR[1]~input_o $end
$var wire 1 3 LO[3]~0_combout $end
$var wire 1 4 LO[3]~1_combout $end
$var wire 1 5 LO[3]~2_combout $end
$var wire 1 6 LO[3]~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#50000
b1 !
11
0&
13
14
0-
1.
0%
1$
#100000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#150000
b11 !
11
0&
16
05
10
0/
1"
0#
#200000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#250000
b1 !
11
0&
13
14
0-
1.
0%
1$
#300000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#350000
b11 !
11
0&
16
05
10
0/
1"
0#
#400000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#450000
b1 !
11
0&
13
14
0-
1.
0%
1$
#500000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#550000
b11 !
11
0&
16
05
10
0/
1"
0#
#600000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#650000
b1 !
11
0&
13
14
0-
1.
0%
1$
#700000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#750000
b11 !
11
0&
16
05
10
0/
1"
0#
#800000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#850000
b1 !
11
0&
13
14
0-
1.
0%
1$
#900000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#950000
b11 !
11
0&
16
05
10
0/
1"
0#
#1000000
