r Adc0::intFlag() 0011001100
r Adc0::value() fcb151409580ca6fef0e45e95dfd0ce26bb77b
r Eeprom0::data() 76721e7a8642aeca9612
r Eeprom0::writeEnabled() 0011111000
r ExInt0::intFlag() 0011100011
r ExInt1::intFlag() 0011111100
r PcInt0::intFlag() 1001100110
r PcInt1::intFlag() 1101001011
r PcInt2::intFlag() 0001110011
r PortB::Pin0::input() 0100101101
r PortB::Pin0::mode() 1323102300
r PortB::Pin0::output() 0111001100
r PortB::Pin1::input() 1101100100
r PortB::Pin1::mode() 1312202113
r PortB::Pin1::output() 0101101001
r PortB::Pin2::input() 0011100011
r PortB::Pin2::mode() 1230103321
r PortB::Pin2::output() 0110001110
r PortB::Pin3::input() 0000011111
r PortB::Pin3::mode() 1322330110
r PortB::Pin3::output() 0111110000
r PortB::Pin4::input() 1100110011
r PortB::Pin4::mode() 0112300221
r PortB::Pin4::output() 0001100110
r PortB::Pin5::input() 1011010010
r PortB::Pin5::mode() 0200013233
r PortB::Pin5::output() 0100001111
r PortB::Pin6::input() 0111100110
r PortB::Pin6::mode() 1320211011
r PortB::Pin6::output() 0110100000
r PortB::Pin7::input() 0011001000
r PortB::Pin7::mode() 3110230303
r PortB::Pin7::output() 1000110101
r PortB::input() 3253e4e65738894b7c1d
r PortB::output() 806f4d1bda8827b534a2
r PortC::Pin0::input() 0101011010
r PortC::Pin0::mode() 0132321010
r PortC::Pin0::output() 0011110000
r PortC::Pin1::input() 1100111001
r PortC::Pin1::mode() 0133223322
r PortC::Pin1::output() 0011111111
r PortC::Pin2::input() 0011111000
r PortC::Pin2::mode() 0331312020
r PortC::Pin2::output() 0110101010
r PortC::Pin3::input() 0101010010
r PortC::Pin3::mode() 2032103210
r PortC::Pin3::output() 1011001100
r PortC::Pin4::input() 1111111010
r PortC::Pin4::mode() 2333111133
r PortC::Pin4::output() 1111000011
r PortC::Pin5::input() 0001000001
r PortC::Pin5::mode() 2101132313
r PortC::Pin5::output() 1000011101
r PortC::Pin6::input() 1101011011
r PortC::Pin6::mode() 1003230020
r PortC::Pin6::output() 0001110010
r PortC::input() 525b94fd965f5780d962
r PortC::output() b8141fdb47632eaad6b2
r PortD::Pin0::input() 0110110100
r PortD::Pin0::mode() 3120202131
r PortD::Pin0::output() 1010101010
r PortD::Pin1::input() 1000111000
r PortD::Pin1::mode() 1122002200
r PortD::Pin1::output() 0011001100
r PortD::Pin2::input() 1111000000
r PortD::Pin2::mode() 0231311313
r PortD::Pin2::output() 0110100101
r PortD::Pin3::input() 1010101010
r PortD::Pin3::mode() 0200220220
r PortD::Pin3::output() 0100110110
r PortD::Pin4::input() 1010101010
r PortD::Pin4::mode() 3320310013
r PortD::Pin4::output() 1110100001
r PortD::Pin5::input() 0001000100
r PortD::Pin5::mode() 0001133022
r PortD::Pin5::output() 0000011011
r PortD::Pin6::input() 1101011111
r PortD::Pin6::mode() 0313223312
r PortD::Pin6::output() 0101111101
r PortD::Pin7::input() 1011000000
r PortD::Pin7::mode() 2333012203
r PortD::Pin7::output() 1111001101
r PortD::input() de459de41b435a615840
r PortD::output() 91dc97c25d68e3ce29f4
r Spi0::collisionFlag() 1011111001
r Spi0::data() 304081f292636394f485
r Spi0::intFlag() 1000000001
r Timer0::OutputA::intEnabled() 0000011111
r Timer0::OutputA::intFlag() 1010101010
r Timer0::OutputA::value() d2b0febcea889614261
r Timer0::OutputB::intEnabled() 1010110101
r Timer0::OutputB::intFlag() 1100110011
r Timer0::OutputB::value() 8940a6bd84fb22f87fb6
r Timer0::counter() e81470fcb8a4bfb8733
r Timer0::intFlag() 0000000000
r Timer1::Input::intEnabled() 1110101100
r Timer1::Input::intFlag() 1011101011
r Timer1::Input::value() 3ba767993bb100d8c8f7841d422a034dc7688e8
r Timer1::OutputA::intEnabled() 1011001100
r Timer1::OutputA::intFlag() 1001010110
r Timer1::OutputA::value() afe8d3d5e772ecbee0bbc46898c55dd2118eb5fb
r Timer1::OutputB::intEnabled() 0110100101
r Timer1::OutputB::intFlag() 0100110010
r Timer1::OutputB::value() fb88cbc1b2abbc4db8d6b866bafdb08bb92b4b
r Timer1::counter() 466f22fbed38a92454c1f00d7b09f7b66212bd1f
r Timer1::intFlag() 1100011100
r Timer2::OutputA::intEnabled() 1110000111
r Timer2::OutputA::intFlag() 0010010110
r Timer2::OutputA::value() d49dd57e971f18815aa2
r Timer2::OutputB::intEnabled() 1011010101
r Timer2::OutputB::intFlag() 1001001101
r Timer2::OutputB::value() e3404da779360ddae7
r Timer2::counter() 26c3908dba17a4614e6b
r Timer2::intFlag() 1001001101
r Twi0::active() 0101011010
r Twi0::intFlag() 1001000111
r Twi0::pop() bb1df032e579a9cff1
r Twi0::status() 3810d08828b840b01068
r Twi0::writeCollisionFlag() 0011000110
r Usart0::dataOverRun() 1010101010
r Usart0::frameError() 1010101010
r Usart0::parityError() 1111111111
r Usart0::pop() 1fd7bfd61e963e161e55
r Usart0::pop9() 1f1d71bfd611e1963e1161e55
w Adc0::channel(Adc0::Channel::adc0) 7c:ff:f0:
w Adc0::channel(Adc0::Channel::adc1) 7c:00:01:7c:ff:f1:
w Adc0::channel(Adc0::Channel::adc2) 7c:00:02:7c:ff:f2:
w Adc0::channel(Adc0::Channel::adc3) 7c:00:03:7c:ff:f3:
w Adc0::channel(Adc0::Channel::adc4) 7c:00:04:7c:ff:f4:
w Adc0::channel(Adc0::Channel::adc5) 7c:00:05:7c:ff:f5:
w Adc0::channel(Adc0::Channel::adc6) 7c:00:06:7c:ff:f6:
w Adc0::channel(Adc0::Channel::adc7) 7c:00:07:7c:ff:f7:
w Adc0::channel(Adc0::Channel::adc8) 7c:00:08:7c:ff:f8:
w Adc0::channel(Adc0::Channel::gnd) 7c:00:0f:
w Adc0::channel(Adc0::Channel::vbg) 7c:00:0e:7c:ff:fe:
w Adc0::enable(false) 7a:ff:7f:
w Adc0::enable(true) 7a:00:80:
w Adc0::intEnable(false) 7a:ff:f7:
w Adc0::intEnable(true) 7a:00:08:
w Adc0::intFlag()
w Adc0::intFlagClear() 7a:00:10:
w Adc0::leftAdjust(false) 7c:ff:df:
w Adc0::leftAdjust(true) 7c:00:20:
w Adc0::prescaler(Adc0::Prescaler::div128) 7a:00:07:
w Adc0::prescaler(Adc0::Prescaler::div16) 7a:00:04:7a:ff:fc:
w Adc0::prescaler(Adc0::Prescaler::div2) 7a:ff:f8:
w Adc0::prescaler(Adc0::Prescaler::div32) 7a:00:05:7a:ff:fd:
w Adc0::prescaler(Adc0::Prescaler::div4) 7a:00:02:7a:ff:fa:
w Adc0::prescaler(Adc0::Prescaler::div64) 7a:00:06:7a:ff:fe:
w Adc0::prescaler(Adc0::Prescaler::div8) 7a:00:03:7a:ff:fb:
w Adc0::reference(Adc0::Reference::aref) 7c:ff:3f:
w Adc0::reference(Adc0::Reference::avcc) 7c:00:40:7c:ff:7f:
w Adc0::reference(Adc0::Reference::internal) 7c:00:c0:
w Adc0::start() 7a:00:40:
w Adc0::trigger(Adc0::Trigger::analogComparator) 7a:00:20:7b:00:01:7b:ff:f9:
w Adc0::trigger(Adc0::Trigger::externalInt0) 7a:00:20:7b:00:02:7b:ff:fa:
w Adc0::trigger(Adc0::Trigger::freeRunning) 7a:00:20:7b:ff:f8:
w Adc0::trigger(Adc0::Trigger::singleConversion) 7a:ff:df:7b:ff:f8:
w Adc0::trigger(Adc0::Trigger::timer0CompareMatchA) 7a:00:20:7b:00:03:7b:ff:fb:
w Adc0::trigger(Adc0::Trigger::timer0Overflow) 7a:00:20:7b:00:04:7b:ff:fc:
w Adc0::trigger(Adc0::Trigger::timer1CaptureEvent) 7a:00:20:7b:00:07:
w Adc0::trigger(Adc0::Trigger::timer1CompareMatchB) 7a:00:20:7b:00:05:7b:ff:fd:
w Adc0::trigger(Adc0::Trigger::timer1Overflow) 7a:00:20:7b:00:06:7b:ff:fe:
w Adc0::value()
w Eeprom0::address(0x1234) 41:00:34:42:00:12:41:ff:34:42:ff:12:
w Eeprom0::data()
w Eeprom0::data(0x12) 40:00:12:40:ff:12:
w Eeprom0::intEnable(false) 3f:ff:f7:
w Eeprom0::intEnable(true) 3f:00:08:
w Eeprom0::masterWriteEnable() 3f:00:04:
w Eeprom0::mode(Eeprom0::Mode::eraseOnly) 3f:00:10:3f:ff:df:
w Eeprom0::mode(Eeprom0::Mode::eraseWrite) 3f:ff:cf:
w Eeprom0::mode(Eeprom0::Mode::writeOnly) 3f:00:20:3f:ff:ef:
w Eeprom0::readEnable() 3f:00:01:
w Eeprom0::writeEnable() 3f:00:02:
w Eeprom0::writeEnabled()
w ExInt0::intEnable(false) 3d:ff:fe:
w ExInt0::intEnable(true) 3d:00:01:
w ExInt0::intFlag()
w ExInt0::intFlagClear() 3c:00:01:
w ExInt0::trigger(ExInt0::Trigger::change) 69:00:01:69:ff:fd:
w ExInt0::trigger(ExInt0::Trigger::falling) 69:00:02:69:ff:fe:
w ExInt0::trigger(ExInt0::Trigger::low) 69:ff:fc:
w ExInt0::trigger(ExInt0::Trigger::rising) 69:00:03:
w ExInt1::intEnable(false) 3d:ff:fd:
w ExInt1::intEnable(true) 3d:00:02:
w ExInt1::intFlag()
w ExInt1::intFlagClear() 3c:00:02:
w ExInt1::trigger(ExInt1::Trigger::change) 69:00:04:69:ff:f7:
w ExInt1::trigger(ExInt1::Trigger::falling) 69:00:08:69:ff:fb:
w ExInt1::trigger(ExInt1::Trigger::low) 69:ff:f3:
w ExInt1::trigger(ExInt1::Trigger::rising) 69:00:0c:
w PcInt0::intEnable(false) 68:ff:fe:
w PcInt0::intEnable(true) 68:00:01:
w PcInt0::intFlag()
w PcInt0::intFlagClear() 3b:00:01:
w PcInt0::mask(0x12) 6b:00:12:6b:ff:12:
w PcInt1::intEnable(false) 68:ff:fd:
w PcInt1::intEnable(true) 68:00:02:
w PcInt1::intFlag()
w PcInt1::intFlagClear() 3b:00:02:
w PcInt1::mask(0x12) 6c:00:12:6c:ff:12:
w PcInt2::intEnable(false) 68:ff:fb:
w PcInt2::intEnable(true) 68:00:04:
w PcInt2::intFlag()
w PcInt2::intFlagClear() 3b:00:04:
w PcInt2::mask(0x12) 6d:00:12:6d:ff:12:
w PortB::Pin0::input()
w PortB::Pin0::mode()
w PortB::Pin0::mode(Pin::Mode::input) 24:ff:fe:25:ff:fe:
w PortB::Pin0::mode(Pin::Mode::inputPullup) 25:00:01:24:ff:fe:
w PortB::Pin0::mode(Pin::Mode::output) 24:00:01:25:ff:fe:
w PortB::Pin0::output()
w PortB::Pin0::output(Pin::Value::high) 25:00:01:
w PortB::Pin0::output(Pin::Value::low) 25:ff:fe:
w PortB::Pin0::toggle() 23:00:01:
w PortB::Pin1::input()
w PortB::Pin1::mode()
w PortB::Pin1::mode(Pin::Mode::input) 24:ff:fd:25:ff:fd:
w PortB::Pin1::mode(Pin::Mode::inputPullup) 25:00:02:24:ff:fd:
w PortB::Pin1::mode(Pin::Mode::output) 24:00:02:25:ff:fd:
w PortB::Pin1::output()
w PortB::Pin1::output(Pin::Value::high) 25:00:02:
w PortB::Pin1::output(Pin::Value::low) 25:ff:fd:
w PortB::Pin1::toggle() 23:00:02:
w PortB::Pin2::input()
w PortB::Pin2::mode()
w PortB::Pin2::mode(Pin::Mode::input) 24:ff:fb:25:ff:fb:
w PortB::Pin2::mode(Pin::Mode::inputPullup) 25:00:04:24:ff:fb:
w PortB::Pin2::mode(Pin::Mode::output) 24:00:04:25:ff:fb:
w PortB::Pin2::output()
w PortB::Pin2::output(Pin::Value::high) 25:00:04:
w PortB::Pin2::output(Pin::Value::low) 25:ff:fb:
w PortB::Pin2::toggle() 23:00:04:
w PortB::Pin3::input()
w PortB::Pin3::mode()
w PortB::Pin3::mode(Pin::Mode::input) 24:ff:f7:25:ff:f7:
w PortB::Pin3::mode(Pin::Mode::inputPullup) 25:00:08:24:ff:f7:
w PortB::Pin3::mode(Pin::Mode::output) 24:00:08:25:ff:f7:
w PortB::Pin3::output()
w PortB::Pin3::output(Pin::Value::high) 25:00:08:
w PortB::Pin3::output(Pin::Value::low) 25:ff:f7:
w PortB::Pin3::toggle() 23:00:08:
w PortB::Pin4::input()
w PortB::Pin4::mode()
w PortB::Pin4::mode(Pin::Mode::input) 24:ff:ef:25:ff:ef:
w PortB::Pin4::mode(Pin::Mode::inputPullup) 25:00:10:24:ff:ef:
w PortB::Pin4::mode(Pin::Mode::output) 24:00:10:25:ff:ef:
w PortB::Pin4::output()
w PortB::Pin4::output(Pin::Value::high) 25:00:10:
w PortB::Pin4::output(Pin::Value::low) 25:ff:ef:
w PortB::Pin4::toggle() 23:00:10:
w PortB::Pin5::input()
w PortB::Pin5::mode()
w PortB::Pin5::mode(Pin::Mode::input) 24:ff:df:25:ff:df:
w PortB::Pin5::mode(Pin::Mode::inputPullup) 25:00:20:24:ff:df:
w PortB::Pin5::mode(Pin::Mode::output) 24:00:20:25:ff:df:
w PortB::Pin5::output()
w PortB::Pin5::output(Pin::Value::high) 25:00:20:
w PortB::Pin5::output(Pin::Value::low) 25:ff:df:
w PortB::Pin5::toggle() 23:00:20:
w PortB::Pin6::input()
w PortB::Pin6::mode()
w PortB::Pin6::mode(Pin::Mode::input) 24:ff:bf:25:ff:bf:
w PortB::Pin6::mode(Pin::Mode::inputPullup) 25:00:40:24:ff:bf:
w PortB::Pin6::mode(Pin::Mode::output) 24:00:40:25:ff:bf:
w PortB::Pin6::output()
w PortB::Pin6::output(Pin::Value::high) 25:00:40:
w PortB::Pin6::output(Pin::Value::low) 25:ff:bf:
w PortB::Pin6::toggle() 23:00:40:
w PortB::Pin7::input()
w PortB::Pin7::mode()
w PortB::Pin7::mode(Pin::Mode::input) 24:ff:7f:25:ff:7f:
w PortB::Pin7::mode(Pin::Mode::inputPullup) 25:00:80:24:ff:7f:
w PortB::Pin7::mode(Pin::Mode::output) 24:00:80:25:ff:7f:
w PortB::Pin7::output()
w PortB::Pin7::output(Pin::Value::high) 25:00:80:
w PortB::Pin7::output(Pin::Value::low) 25:ff:7f:
w PortB::Pin7::toggle() 23:00:80:
w PortB::input()
w PortB::mode(Pin::Mode::input) 24:ff:00:25:ff:00:
w PortB::mode(Pin::Mode::inputPullup) 25:00:ff:24:ff:00:
w PortB::mode(Pin::Mode::output) 24:00:ff:25:ff:00:
w PortB::output()
w PortB::output(0x12) 25:00:12:25:ff:12:
w PortB::toggle(0x12) 23:00:12:23:ff:12:
w PortC::Pin0::input()
w PortC::Pin0::mode()
w PortC::Pin0::mode(Pin::Mode::input) 27:ff:fe:28:ff:fe:
w PortC::Pin0::mode(Pin::Mode::inputPullup) 28:00:01:27:ff:fe:
w PortC::Pin0::mode(Pin::Mode::output) 27:00:01:28:ff:fe:
w PortC::Pin0::output()
w PortC::Pin0::output(Pin::Value::high) 28:00:01:
w PortC::Pin0::output(Pin::Value::low) 28:ff:fe:
w PortC::Pin0::toggle() 26:00:01:
w PortC::Pin1::input()
w PortC::Pin1::mode()
w PortC::Pin1::mode(Pin::Mode::input) 27:ff:fd:28:ff:fd:
w PortC::Pin1::mode(Pin::Mode::inputPullup) 28:00:02:27:ff:fd:
w PortC::Pin1::mode(Pin::Mode::output) 27:00:02:28:ff:fd:
w PortC::Pin1::output()
w PortC::Pin1::output(Pin::Value::high) 28:00:02:
w PortC::Pin1::output(Pin::Value::low) 28:ff:fd:
w PortC::Pin1::toggle() 26:00:02:
w PortC::Pin2::input()
w PortC::Pin2::mode()
w PortC::Pin2::mode(Pin::Mode::input) 27:ff:fb:28:ff:fb:
w PortC::Pin2::mode(Pin::Mode::inputPullup) 28:00:04:27:ff:fb:
w PortC::Pin2::mode(Pin::Mode::output) 27:00:04:28:ff:fb:
w PortC::Pin2::output()
w PortC::Pin2::output(Pin::Value::high) 28:00:04:
w PortC::Pin2::output(Pin::Value::low) 28:ff:fb:
w PortC::Pin2::toggle() 26:00:04:
w PortC::Pin3::input()
w PortC::Pin3::mode()
w PortC::Pin3::mode(Pin::Mode::input) 27:ff:f7:28:ff:f7:
w PortC::Pin3::mode(Pin::Mode::inputPullup) 28:00:08:27:ff:f7:
w PortC::Pin3::mode(Pin::Mode::output) 27:00:08:28:ff:f7:
w PortC::Pin3::output()
w PortC::Pin3::output(Pin::Value::high) 28:00:08:
w PortC::Pin3::output(Pin::Value::low) 28:ff:f7:
w PortC::Pin3::toggle() 26:00:08:
w PortC::Pin4::input()
w PortC::Pin4::mode()
w PortC::Pin4::mode(Pin::Mode::input) 27:ff:ef:28:ff:ef:
w PortC::Pin4::mode(Pin::Mode::inputPullup) 28:00:10:27:ff:ef:
w PortC::Pin4::mode(Pin::Mode::output) 27:00:10:28:ff:ef:
w PortC::Pin4::output()
w PortC::Pin4::output(Pin::Value::high) 28:00:10:
w PortC::Pin4::output(Pin::Value::low) 28:ff:ef:
w PortC::Pin4::toggle() 26:00:10:
w PortC::Pin5::input()
w PortC::Pin5::mode()
w PortC::Pin5::mode(Pin::Mode::input) 27:ff:df:28:ff:df:
w PortC::Pin5::mode(Pin::Mode::inputPullup) 28:00:20:27:ff:df:
w PortC::Pin5::mode(Pin::Mode::output) 27:00:20:28:ff:df:
w PortC::Pin5::output()
w PortC::Pin5::output(Pin::Value::high) 28:00:20:
w PortC::Pin5::output(Pin::Value::low) 28:ff:df:
w PortC::Pin5::toggle() 26:00:20:
w PortC::Pin6::input()
w PortC::Pin6::mode()
w PortC::Pin6::mode(Pin::Mode::input) 27:ff:bf:28:ff:bf:
w PortC::Pin6::mode(Pin::Mode::inputPullup) 28:00:40:27:ff:bf:
w PortC::Pin6::mode(Pin::Mode::output) 27:00:40:28:ff:bf:
w PortC::Pin6::output()
w PortC::Pin6::output(Pin::Value::high) 28:00:40:
w PortC::Pin6::output(Pin::Value::low) 28:ff:bf:
w PortC::Pin6::toggle() 26:00:40:
w PortC::input()
w PortC::mode(Pin::Mode::input) 27:ff:80:28:ff:80:
w PortC::mode(Pin::Mode::inputPullup) 28:00:7f:27:ff:80:
w PortC::mode(Pin::Mode::output) 27:00:7f:28:ff:80:
w PortC::output()
w PortC::output(0x12) 28:00:12:28:ff:12:
w PortC::toggle(0x12) 26:00:12:26:ff:12:
w PortD::Pin0::input()
w PortD::Pin0::mode()
w PortD::Pin0::mode(Pin::Mode::input) 2a:ff:fe:2b:ff:fe:
w PortD::Pin0::mode(Pin::Mode::inputPullup) 2b:00:01:2a:ff:fe:
w PortD::Pin0::mode(Pin::Mode::output) 2a:00:01:2b:ff:fe:
w PortD::Pin0::output()
w PortD::Pin0::output(Pin::Value::high) 2b:00:01:
w PortD::Pin0::output(Pin::Value::low) 2b:ff:fe:
w PortD::Pin0::toggle() 29:00:01:
w PortD::Pin1::input()
w PortD::Pin1::mode()
w PortD::Pin1::mode(Pin::Mode::input) 2a:ff:fd:2b:ff:fd:
w PortD::Pin1::mode(Pin::Mode::inputPullup) 2b:00:02:2a:ff:fd:
w PortD::Pin1::mode(Pin::Mode::output) 2a:00:02:2b:ff:fd:
w PortD::Pin1::output()
w PortD::Pin1::output(Pin::Value::high) 2b:00:02:
w PortD::Pin1::output(Pin::Value::low) 2b:ff:fd:
w PortD::Pin1::toggle() 29:00:02:
w PortD::Pin2::input()
w PortD::Pin2::mode()
w PortD::Pin2::mode(Pin::Mode::input) 2a:ff:fb:2b:ff:fb:
w PortD::Pin2::mode(Pin::Mode::inputPullup) 2b:00:04:2a:ff:fb:
w PortD::Pin2::mode(Pin::Mode::output) 2a:00:04:2b:ff:fb:
w PortD::Pin2::output()
w PortD::Pin2::output(Pin::Value::high) 2b:00:04:
w PortD::Pin2::output(Pin::Value::low) 2b:ff:fb:
w PortD::Pin2::toggle() 29:00:04:
w PortD::Pin3::input()
w PortD::Pin3::mode()
w PortD::Pin3::mode(Pin::Mode::input) 2a:ff:f7:2b:ff:f7:
w PortD::Pin3::mode(Pin::Mode::inputPullup) 2b:00:08:2a:ff:f7:
w PortD::Pin3::mode(Pin::Mode::output) 2a:00:08:2b:ff:f7:
w PortD::Pin3::output()
w PortD::Pin3::output(Pin::Value::high) 2b:00:08:
w PortD::Pin3::output(Pin::Value::low) 2b:ff:f7:
w PortD::Pin3::toggle() 29:00:08:
w PortD::Pin4::input()
w PortD::Pin4::mode()
w PortD::Pin4::mode(Pin::Mode::input) 2a:ff:ef:2b:ff:ef:
w PortD::Pin4::mode(Pin::Mode::inputPullup) 2b:00:10:2a:ff:ef:
w PortD::Pin4::mode(Pin::Mode::output) 2a:00:10:2b:ff:ef:
w PortD::Pin4::output()
w PortD::Pin4::output(Pin::Value::high) 2b:00:10:
w PortD::Pin4::output(Pin::Value::low) 2b:ff:ef:
w PortD::Pin4::toggle() 29:00:10:
w PortD::Pin5::input()
w PortD::Pin5::mode()
w PortD::Pin5::mode(Pin::Mode::input) 2a:ff:df:2b:ff:df:
w PortD::Pin5::mode(Pin::Mode::inputPullup) 2b:00:20:2a:ff:df:
w PortD::Pin5::mode(Pin::Mode::output) 2a:00:20:2b:ff:df:
w PortD::Pin5::output()
w PortD::Pin5::output(Pin::Value::high) 2b:00:20:
w PortD::Pin5::output(Pin::Value::low) 2b:ff:df:
w PortD::Pin5::toggle() 29:00:20:
w PortD::Pin6::input()
w PortD::Pin6::mode()
w PortD::Pin6::mode(Pin::Mode::input) 2a:ff:bf:2b:ff:bf:
w PortD::Pin6::mode(Pin::Mode::inputPullup) 2b:00:40:2a:ff:bf:
w PortD::Pin6::mode(Pin::Mode::output) 2a:00:40:2b:ff:bf:
w PortD::Pin6::output()
w PortD::Pin6::output(Pin::Value::high) 2b:00:40:
w PortD::Pin6::output(Pin::Value::low) 2b:ff:bf:
w PortD::Pin6::toggle() 29:00:40:
w PortD::Pin7::input()
w PortD::Pin7::mode()
w PortD::Pin7::mode(Pin::Mode::input) 2a:ff:7f:2b:ff:7f:
w PortD::Pin7::mode(Pin::Mode::inputPullup) 2b:00:80:2a:ff:7f:
w PortD::Pin7::mode(Pin::Mode::output) 2a:00:80:2b:ff:7f:
w PortD::Pin7::output()
w PortD::Pin7::output(Pin::Value::high) 2b:00:80:
w PortD::Pin7::output(Pin::Value::low) 2b:ff:7f:
w PortD::Pin7::toggle() 29:00:80:
w PortD::input()
w PortD::mode(Pin::Mode::input) 2a:ff:00:2b:ff:00:
w PortD::mode(Pin::Mode::inputPullup) 2b:00:ff:2a:ff:00:
w PortD::mode(Pin::Mode::output) 2a:00:ff:2b:ff:00:
w PortD::output()
w PortD::output(0x12) 2b:00:12:2b:ff:12:
w PortD::toggle(0x12) 29:00:12:29:ff:12:
w Spi0::clock(Spi0::Clock::div128) 4c:00:03:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div16) 4c:00:01:4c:ff:fd:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div2) 4d:00:01:4c:ff:fc:
w Spi0::clock(Spi0::Clock::div32) 4c:00:02:4d:00:01:4c:ff:fe:
w Spi0::clock(Spi0::Clock::div4) 4c:ff:fc:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div64) 4c:00:02:4c:ff:fe:4d:ff:fe:
w Spi0::clock(Spi0::Clock::div8) 4c:00:01:4d:00:01:4c:ff:fd:
w Spi0::collisionFlag()
w Spi0::collisionFlagClear() 4d:00:40:
w Spi0::data()
w Spi0::data(0x12) 4e:00:12:4e:ff:12:
w Spi0::dataOrder(Spi0::DataOrder::lsbFirst) 4c:00:20:
w Spi0::dataOrder(Spi0::DataOrder::msbFirst) 4c:ff:df:
w Spi0::enable(false) 4c:ff:bf:
w Spi0::enable(true) 4c:00:40:
w Spi0::intEnable(false) 4c:ff:7f:
w Spi0::intEnable(true) 4c:00:80:
w Spi0::intFlag()
w Spi0::intFlagClear() 4d:00:80:
w Spi0::masterSlave(Spi0::MasterSlave::master) 4c:00:10:
w Spi0::masterSlave(Spi0::MasterSlave::slave) 4c:ff:ef:
w Spi0::phase(Spi0::Phase::leadingSampleTrailingSetup) 4c:ff:fb:
w Spi0::phase(Spi0::Phase::leadingSetupTrailingSample) 4c:ff:fb:
w Spi0::polarity(Spi0::Polarity::leadingFallingTrailingRising) 4c:ff:f7:
w Spi0::polarity(Spi0::Polarity::leadingRisingTrailingFalling) 4c:ff:f7:
w Timer0::OutputA::intEnable(false) 6e:ff:fd:
w Timer0::OutputA::intEnable(true) 6e:00:02:
w Timer0::OutputA::intEnabled()
w Timer0::OutputA::intFlag()
w Timer0::OutputA::intFlagClear() 35:00:02:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::clear) 44:00:80:44:ff:bf:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::disconnected) 44:ff:3f:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::set) 44:00:c0:
w Timer0::OutputA::mode(Timer0::OutputA::Mode::toggle) 44:00:40:44:ff:7f:
w Timer0::OutputA::value()
w Timer0::OutputA::value(0x12) 47:00:12:47:ff:12:
w Timer0::OutputB::intEnable(false) 6e:ff:fb:
w Timer0::OutputB::intEnable(true) 6e:00:04:
w Timer0::OutputB::intEnabled()
w Timer0::OutputB::intFlag()
w Timer0::OutputB::intFlagClear() 35:00:04:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::clear) 44:00:20:44:ff:ef:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::disconnected) 44:ff:cf:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::set) 44:00:30:
w Timer0::OutputB::mode(Timer0::OutputB::Mode::toggle) 44:00:10:44:ff:df:
w Timer0::OutputB::value()
w Timer0::OutputB::value(0x12) 48:00:12:48:ff:12:
w Timer0::clock(Timer0::Clock::div1) 45:00:01:45:ff:f9:
w Timer0::clock(Timer0::Clock::div1024) 45:00:05:45:ff:fd:
w Timer0::clock(Timer0::Clock::div256) 45:00:04:45:ff:fc:
w Timer0::clock(Timer0::Clock::div64) 45:00:03:45:ff:fb:
w Timer0::clock(Timer0::Clock::div8) 45:00:02:45:ff:fa:
w Timer0::clock(Timer0::Clock::extFalling) 45:00:06:45:ff:fe:
w Timer0::clock(Timer0::Clock::extRising) 45:00:07:
w Timer0::clock(Timer0::Clock::none) 45:ff:f8:
w Timer0::counter()
w Timer0::counter(0x12) 46:00:12:46:ff:12:
w Timer0::intEnable(false) 6e:ff:fe:
w Timer0::intEnable(true) 6e:00:01:
w Timer0::intFlag()
w Timer0::intFlagClear() 35:00:01:
w Timer0::waveform(Timer0::Waveform::ctcOcra) 44:00:02:44:ff:fe:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::fastPwm) 44:00:03:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::fastPwmOcra) 44:00:03:45:00:08:
w Timer0::waveform(Timer0::Waveform::normal) 44:ff:fc:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::pwm) 44:00:01:44:ff:fd:45:ff:f7:
w Timer0::waveform(Timer0::Waveform::pwmOcra) 44:00:01:45:00:08:44:ff:fd:
w Timer1::Input::edge(Timer1::Input::Edge::falling) 81:ff:bf:
w Timer1::Input::edge(Timer1::Input::Edge::rising) 81:00:40:
w Timer1::Input::intEnable(false) 6f:ff:df:
w Timer1::Input::intEnable(true) 6f:00:20:
w Timer1::Input::intEnabled()
w Timer1::Input::intFlag()
w Timer1::Input::intFlagClear() 36:00:20:
w Timer1::Input::value()
w Timer1::Input::value(0x12) 86:00:12:86:ff:12:87:ff:00:
w Timer1::OutputA::intEnable(false) 6f:ff:fd:
w Timer1::OutputA::intEnable(true) 6f:00:02:
w Timer1::OutputA::intEnabled()
w Timer1::OutputA::intFlag()
w Timer1::OutputA::intFlagClear() 36:00:02:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::clear) 80:00:80:80:ff:bf:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::disconnected) 80:ff:3f:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::set) 80:00:c0:
w Timer1::OutputA::mode(Timer1::OutputA::Mode::toggle) 80:00:40:80:ff:7f:
w Timer1::OutputA::value()
w Timer1::OutputA::value(0x12) 88:00:12:88:ff:12:89:ff:00:
w Timer1::OutputB::intEnable(false) 6f:ff:fb:
w Timer1::OutputB::intEnable(true) 6f:00:04:
w Timer1::OutputB::intEnabled()
w Timer1::OutputB::intFlag()
w Timer1::OutputB::intFlagClear() 36:00:04:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::clear) 80:00:20:80:ff:ef:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::disconnected) 80:ff:cf:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::set) 80:00:30:
w Timer1::OutputB::mode(Timer1::OutputB::Mode::toggle) 80:00:10:80:ff:df:
w Timer1::OutputB::value()
w Timer1::OutputB::value(0x12) 8a:00:12:8a:ff:12:8b:ff:00:
w Timer1::clock(Timer1::Clock::div1) 81:00:01:81:ff:f9:
w Timer1::clock(Timer1::Clock::div1024) 81:00:05:81:ff:fd:
w Timer1::clock(Timer1::Clock::div256) 81:00:04:81:ff:fc:
w Timer1::clock(Timer1::Clock::div64) 81:00:03:81:ff:fb:
w Timer1::clock(Timer1::Clock::div8) 81:00:02:81:ff:fa:
w Timer1::clock(Timer1::Clock::extFalling) 81:00:06:81:ff:fe:
w Timer1::clock(Timer1::Clock::extRising) 81:00:07:
w Timer1::clock(Timer1::Clock::none) 81:ff:f8:
w Timer1::counter()
w Timer1::counter(0x12) 84:00:12:84:ff:12:85:ff:00:
w Timer1::intEnable(false) 6f:ff:fe:
w Timer1::intEnable(true) 6f:00:01:
w Timer1::intFlag()
w Timer1::intFlagClear() 36:00:01:
w Timer1::waveform(Timer1::Waveform::ctcOcra) 81:00:08:80:ff:fc:81:ff:ef:
w Timer1::waveform(Timer1::Waveform::fastPwm) 80:00:02:81:00:18:80:ff:fe:
w Timer1::waveform(Timer1::Waveform::fastPwmOcra) 80:00:03:81:00:18:
w Timer1::waveform(Timer1::Waveform::normal) 80:ff:fc:81:ff:e7:
w Timer1::waveform(Timer1::Waveform::pwm) 80:00:02:81:00:10:80:ff:fe:81:ff:f7:
w Timer1::waveform(Timer1::Waveform::pwmOcra) 80:00:03:81:00:10:81:ff:f7:
w Timer2::OutputA::intEnable(false) 70:ff:fd:
w Timer2::OutputA::intEnable(true) 70:00:02:
w Timer2::OutputA::intEnabled()
w Timer2::OutputA::intFlag()
w Timer2::OutputA::intFlagClear() 37:00:02:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::clear) b0:00:80:b0:ff:bf:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::disconnected) b0:ff:3f:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::set) b0:00:c0:
w Timer2::OutputA::mode(Timer2::OutputA::Mode::toggle) b0:00:40:b0:ff:7f:
w Timer2::OutputA::value()
w Timer2::OutputA::value(0x12) b3:00:12:b3:ff:12:
w Timer2::OutputB::intEnable(false) 70:ff:fb:
w Timer2::OutputB::intEnable(true) 70:00:04:
w Timer2::OutputB::intEnabled()
w Timer2::OutputB::intFlag()
w Timer2::OutputB::intFlagClear() 37:00:04:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::clear) b0:00:20:b0:ff:ef:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::disconnected) b0:ff:cf:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::set) b0:00:30:
w Timer2::OutputB::mode(Timer2::OutputB::Mode::toggle) b0:00:10:b0:ff:df:
w Timer2::OutputB::value()
w Timer2::OutputB::value(0x12) b4:00:12:b4:ff:12:
w Timer2::clock(Timer2::Clock::div1) b1:00:01:b1:ff:f9:
w Timer2::clock(Timer2::Clock::div1024) b1:00:07:
w Timer2::clock(Timer2::Clock::div128) b1:00:05:b1:ff:fd:
w Timer2::clock(Timer2::Clock::div256) b1:00:06:b1:ff:fe:
w Timer2::clock(Timer2::Clock::div32) b1:00:03:b1:ff:fb:
w Timer2::clock(Timer2::Clock::div64) b1:00:04:b1:ff:fc:
w Timer2::clock(Timer2::Clock::div8) b1:00:02:b1:ff:fa:
w Timer2::clock(Timer2::Clock::none) b1:ff:f8:
w Timer2::counter()
w Timer2::counter(0x12) b2:00:12:b2:ff:12:
w Timer2::intEnable(false) 70:ff:fe:
w Timer2::intEnable(true) 70:00:01:
w Timer2::intFlag()
w Timer2::intFlagClear() 37:00:01:
w Timer2::waveform(Timer2::Waveform::ctcOcra) b0:00:02:b0:ff:fe:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::fastPwm) b0:00:03:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::fastPwmOcra) b0:00:03:b1:00:08:
w Timer2::waveform(Timer2::Waveform::normal) b0:ff:fc:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::pwm) b0:00:01:b0:ff:fd:b1:ff:f7:
w Timer2::waveform(Timer2::Waveform::pwmOcra) b0:00:01:b1:00:08:b0:ff:fd:
w Twi0::active()
w Twi0::bitRate(0x12) b8:00:12:b8:ff:12:
w Twi0::enable(false) bc:ff:fb:
w Twi0::enable(true) bc:00:04:
w Twi0::generalCallRecognitionEnable(false) ba:ff:fe:
w Twi0::generalCallRecognitionEnable(true) ba:00:01:
w Twi0::intEnable(false) bc:ff:fe:
w Twi0::intEnable(true) bc:00:01:
w Twi0::intFlag()
w Twi0::pop()
w Twi0::prescaler(Twi0::Prescaler::div1) b9:ff:fc:
w Twi0::prescaler(Twi0::Prescaler::div16) b9:00:02:b9:ff:fe:
w Twi0::prescaler(Twi0::Prescaler::div4) b9:00:01:b9:ff:fd:
w Twi0::prescaler(Twi0::Prescaler::div64) b9:00:03:
w Twi0::push(0x12) bb:00:12:bb:ff:12:
w Twi0::sendAck(false) bc:00:c4:bc:ff:c4:
w Twi0::sendAck(true) bc:00:c5:bc:ff:c5:
w Twi0::sendNack(false) bc:00:84:bc:ff:84:
w Twi0::sendNack(true) bc:00:85:bc:ff:85:
w Twi0::sendStart(false) bc:00:a4:bc:ff:a4:
w Twi0::sendStart(true) bc:00:a5:bc:ff:a5:
w Twi0::sendStop() bc:00:94:bc:ff:94:
w Twi0::slaveAddress(0x12) ba:00:12:ba:ff:12:
w Twi0::slaveAddressMask(0x12) bd:00:12:bd:ff:12:
w Twi0::status()
w Twi0::writeCollisionFlag()
w Twi0::writeCollisionFlagClear() bc:00:08:
w Usart0::baud(0x1234) c4:00:34:c5:00:02:c4:ff:34:c5:ff:02:
w Usart0::characterSize(Usart0::CharacterSize::size5) c1:ff:fb:c2:ff:f9:
w Usart0::characterSize(Usart0::CharacterSize::size6) c2:00:02:c1:ff:fb:c2:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size7) c2:00:04:c1:ff:fb:c2:ff:fd:
w Usart0::characterSize(Usart0::CharacterSize::size8) c2:00:06:c1:ff:fb:
w Usart0::characterSize(Usart0::CharacterSize::size9) c1:00:04:c2:00:06:
w Usart0::dataOverRun()
w Usart0::dataOverRunClear() c0:ff:f7:
w Usart0::dataRegisterEmptyIntEnable(false) c1:ff:df:
w Usart0::dataRegisterEmptyIntEnable(true) c1:00:20:
w Usart0::frameError()
w Usart0::frameErrorClear() c0:ff:ef:
w Usart0::mode(Usart0::Mode::asynchronous) c2:ff:3f:
w Usart0::mode(Usart0::Mode::masterSpi) c2:00:c0:
w Usart0::mode(Usart0::Mode::synchronous) c2:00:40:c2:ff:7f:
w Usart0::multiprocessorCummunicationMode(false) c0:ff:fe:
w Usart0::multiprocessorCummunicationMode(true) c0:00:01:
w Usart0::parity(Usart0::Parity::disabled) c2:ff:cf:
w Usart0::parity(Usart0::Parity::even) c2:00:20:c2:ff:ef:
w Usart0::parity(Usart0::Parity::odd) c2:00:30:
w Usart0::parityError()
w Usart0::parityErrorClear() c0:ff:fb:
w Usart0::polarity(Usart0::Polarity::txFallingRxRising) c2:00:01:
w Usart0::polarity(Usart0::Polarity::txRisingRxFalling) c2:ff:fe:
w Usart0::pop()
w Usart0::pop9()
w Usart0::push(0x12) c6:00:12:c6:ff:12:
w Usart0::push9(0x1234) c6:00:34:c1:ff:fe:c6:ff:34:
w Usart0::receiverEnable(false) c1:ff:ef:
w Usart0::receiverEnable(true) c1:00:10:
w Usart0::rxCompleteIntEnable(false) c1:ff:7f:
w Usart0::rxCompleteIntEnable(true) c1:00:80:
w Usart0::stopBits(Usart0::StopBits::bits1) c2:ff:f7:
w Usart0::stopBits(Usart0::StopBits::bits2) c2:00:08:
w Usart0::transmitterEnable(false) c1:ff:f7:
w Usart0::transmitterEnable(true) c1:00:08:
w Usart0::txCompleteIntEnable(false) c1:ff:bf:
w Usart0::txCompleteIntEnable(true) c1:00:40:
w Usart0::use2X(false) c0:ff:fd:
w Usart0::use2X(true) c0:00:02:
