{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kien/openlane2/MARCO/decode_day/runs/RUN_2026-01-15_20-14-16/tmp/b0392572decc411bbe3386d205602871.lib ",
   "modules": {
      "\\decode_day": {
         "num_wires":         21,
         "num_wire_bits":     38,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 22,
         "num_ports":         5,
         "num_port_bits":     22,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19,
         "num_cells_by_type": {
            "$_ANDNOT_": 7,
            "$_AND_": 2,
            "$_MUX_": 1,
            "$_NAND_": 2,
            "$_NOR_": 2,
            "$_NOT_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 2
         }
      }
   },
      "design": {
         "num_wires":         21,
         "num_wire_bits":     38,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 22,
         "num_ports":         5,
         "num_port_bits":     22,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19,
         "num_cells_by_type": {
            "$_ANDNOT_": 7,
            "$_AND_": 2,
            "$_MUX_": 1,
            "$_NAND_": 2,
            "$_NOR_": 2,
            "$_NOT_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 2
         }
      }
}

