<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>VFMAL (by scalar) -- AArch32</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VFMAL (by scalar)</h2>
      <p class="aml">Vector Floating-point Multiply-Add Long to accumulator (by scalar). This instruction multiplies the vector elements in the first source SIMD&amp;FP register by the specified value in the second source SIMD&amp;FP register, and accumulates the product to the corresponding vector element of the destination SIMD&amp;FP register. The instruction does not round the result of the multiply before the accumulation.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.cpacr">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.nsacr">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.hcptr">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.fpexc">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CIHIDDFF">Enabling Advanced SIMD and floating-point support</a>.</p>
      <p class="aml">In Armv8.2 and Armv8.3, this is an <span class="arm-defined-word">optional</span> instruction. From Armv8.4 it is mandatory for all implementations to support it.</p>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml"><a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.id_isar6">ID_ISAR6</a>.FHM indicates whether this instruction is supported.</p>
      <hr class="note"/></div>
    
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#iclass_a1">A1</a>
      )
       and 
       T32 (
      <a href="#iclass_t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a id="iclass_a1"/>A1<span style="font-size:smaller;"><br/>(FEAT_FHM)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td colspan="4" class="lr">Vn</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr><tr class="secondrow"><td colspan="8"/><td/><td/><td/><td class="droppedname">S</td><td colspan="4"/><td colspan="4"/><td colspan="4"/><td/><td/><td/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit SIMD vector variant
            </h4><a id="VFMAL_s_A1_D"/>
        Applies when
        <span class="bitdiff"> (Q == 0)</span><p class="asm-code">VFMAL{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16 <a href="#sa_dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>, <a href="#sa_sn" title="First 32-bit SIMD&amp;FP source register (field &quot;Vn:N&quot;)">&lt;Sn&gt;</a>, <a href="#sa_sm" title="Second 32-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0&gt;:M&quot;)">&lt;Sm&gt;</a>[<a href="#sa_index_1" title="Element index [0-1] (field &quot;Vm&lt;3&gt;&quot;)">&lt;index&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 128-bit SIMD vector variant
            </h4><a id="VFMAL_s_A1_Q"/>
        Applies when
        <span class="bitdiff"> (Q == 1)</span><p class="asm-code">VFMAL{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16 <a href="#sa_qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd&gt;</a>, <a href="#sa_dn" title="First 64-bit SIMD&amp;FP source register (field &quot;N:Vn&quot;)">&lt;Dn&gt;</a>, <a href="#sa_dm" title="Second 64-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0&gt;&quot;)">&lt;Dm&gt;</a>[<a href="#sa_index" title="Element index [0-3] (field &quot;M:Vm&lt;3&gt;&quot;)">&lt;index&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_FHM) then UNDEFINED;
if Q == '1' &amp;&amp; Vd&lt;0&gt; == '1' then UNDEFINED;

constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
constant integer n = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(N:Vn) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vn:N);
constant integer m = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0&gt;) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0&gt;:M);

constant integer index = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm&lt;3&gt;) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;3&gt;);
constant integer esize = 32;
constant integer datasize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);
constant boolean sub_op = S == '1';
constant integer regs = if Q == '0' then 1 else 2;</p>
    <h3 class="classheading"><a id="iclass_t1"/>T1<span style="font-size:smaller;"><br/>(FEAT_FHM)
          </span></h3><p class="desc"/><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td colspan="4" class="lr">Vn</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td colspan="4" class="lr">Vm</td></tr><tr class="secondrow"><td colspan="8"/><td/><td/><td/><td class="droppedname">S</td><td colspan="4"/><td colspan="4"/><td colspan="4"/><td/><td/><td/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit SIMD vector variant
            </h4><a id="VFMAL_s_T1_D"/>
        Applies when
        <span class="bitdiff"> (Q == 0)</span><p class="asm-code">VFMAL{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16 <a href="#sa_dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>, <a href="#sa_sn" title="First 32-bit SIMD&amp;FP source register (field &quot;Vn:N&quot;)">&lt;Sn&gt;</a>, <a href="#sa_sm" title="Second 32-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0&gt;:M&quot;)">&lt;Sm&gt;</a>[<a href="#sa_index_1" title="Element index [0-1] (field &quot;Vm&lt;3&gt;&quot;)">&lt;index&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 128-bit SIMD vector variant
            </h4><a id="VFMAL_s_T1_Q"/>
        Applies when
        <span class="bitdiff"> (Q == 1)</span><p class="asm-code">VFMAL{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16 <a href="#sa_qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd&gt;</a>, <a href="#sa_dn" title="First 64-bit SIMD&amp;FP source register (field &quot;N:Vn&quot;)">&lt;Dn&gt;</a>, <a href="#sa_dm" title="Second 64-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0&gt;&quot;)">&lt;Dm&gt;</a>[<a href="#sa_index" title="Element index [0-3] (field &quot;M:Vm&lt;3&gt;&quot;)">&lt;index&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;
if !IsFeatureImplemented(FEAT_FHM) then UNDEFINED;
if Q == '1' &amp;&amp; Vd&lt;0&gt; == '1' then UNDEFINED;

constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
constant integer n = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(N:Vn) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vn:N);
constant integer m = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0&gt;) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0&gt;:M);

constant integer index = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm&lt;3&gt;) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;3&gt;);
constant integer esize = 32;
constant integer datasize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);
constant boolean sub_op = S == '1';
constant integer regs = if Q == '0' then 1 else 2;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q&gt;</td><td><a id="sa_q"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="Babbefhf">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qd&gt;</td><td><a id="sa_qd"/>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field as &lt;Qd&gt;*2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn&gt;</td><td><a id="sa_dn"/>
        
          <p class="aml">Is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "N:Vn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm&gt;</td><td><a id="sa_dm"/>
        
          <p class="aml">Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Vm&lt;2:0&gt;" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd&gt;</td><td><a id="sa_dd"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn&gt;</td><td><a id="sa_sn"/>
        
          <p class="aml">Is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Vn:N" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sm&gt;</td><td><a id="sa_sm"/>
        
          <p class="aml">Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Vm&lt;2:0&gt;:M" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="sa_index_1"/>
        
          
        
        
          <p class="aml">For the 64-bit SIMD vector variant: is the element index in the range 0 to 1, encoded in the "Vm&lt;3&gt;" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_index"/>
        
          
        
        
          <p class="aml">For the 128-bit SIMD vector variant: is the element index in the range 0 to 3, encoded in the "M:Vm&lt;3&gt;" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch32.CheckAdvSIMDEnabled.0" title="function: CheckAdvSIMDEnabled()">CheckAdvSIMDEnabled</a>();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;
constant <a href="shared_pseudocode.html#FPCR_Type" title="type FPCR_Type">FPCR_Type</a> fpcr = <a href="shared_pseudocode.html#impl-aarch32.StandardFPCR.0" title="function: FPCR_Type StandardFPCR()">StandardFPCR</a>();

if Q=='0' then
    operand1 = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[n]&lt;datasize-1:0&gt;;
    operand2 = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m]&lt;datasize-1:0&gt;;
else
    operand1 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[n]&lt;datasize-1:0&gt;;
    operand2 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m]&lt;datasize-1:0&gt;;
element2 = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand2, index, esize DIV 2];
for r = 0 to regs-1
    operand3 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d+r];
    for e = 0 to 1
        element1 = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand1, 2*r+e, esize DIV 2];
        if sub_op then element1 = <a href="shared_pseudocode.html#impl-shared.FPNeg.2" title="function: bits(N) FPNeg(bits(N) op, FPCR_Type fpcr)">FPNeg</a>(element1, fpcr);
        <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = <a href="shared_pseudocode.html#impl-shared.FPMulAddH.4" title="function: bits(32) FPMulAddH(bits(32) addend, bits(16) op1, bits(16) op2, FPCR_Type fpcr)">FPMulAddH</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand3, e, esize], element1, element2, fpcr);
    <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d+r] = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v01_32, pseudocode v2024-12_rel_diff_tag2
      ; Build timestamp: 2025-03-18T12:24
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
