import chisel3._
import chisel3.util._
import lib.ControlBus

class Stage2_ID(fpga: Boolean) extends Module {
  val io = IO(new Bundle {

  })

  // Isolate instruction fields


  // Bundle control values


  // Read from registers


  // Write to registers


  // Output


}
