<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Oct 08 19:45:12 2025

C:/lscc/diamond/3.14/ispfpga\bin\nt64\par -f ProjetoLaser_impl1.p2t
ProjetoLaser_impl1_map.ncd ProjetoLaser_impl1.dir ProjetoLaser_impl1.prf -gui
-msgset
C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml


Preference file: ProjetoLaser_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
<span style="background-color:red">5_1   *      0            -141.244     578189108    0.178        0            01:29        Completed</span>
* : Design saved.

Total (real) run time for 1-seed: 1 mins 29 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;ProjetoLaser_impl1_map.ncd&quot;
Wed Oct 08 19:45:12 2025


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset &quot;C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml&quot; -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoLaser_impl1_map.ncd ProjetoLaser_impl1.dir/5_1.ncd ProjetoLaser_impl1.prf
Preference file: ProjetoLaser_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoLaser_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file &apos;sa5p45.nph&apos; in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)       8/245           3% used
                      8/203           3% bonded

   SLICE           2061/21924         9% used

   GSR                1/1           100% used
   MULT18             1/72            1% used


Number of Signals: 4807
Number of Connections: 15160
WARNING - par: Placement timing preferences are hard to meet. However, placement will continue. Use static timing analysis to identify errors.

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).


The following 4 signals are selected to use the primary clock routing resources:
    fastclk_c (driver: fastclk, clk/ce/sr load #: 131/0/0)
    n38323 (driver: SLICE_1885, clk/ce/sr load #: 0/0/70)
    u_bar/n12416 (driver: u_bar/SLICE_1377, clk/ce/sr load #: 0/0/26)
    fastclk_c_enable_79 (driver: SLICE_1140, clk/ce/sr load #: 0/16/0)


Signal n38338 is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 3 secs 


Starting Placer Phase 1.
...........
Placer score = 237902643.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  231684387
Finished Placer Phase 2.  REAL time: 9 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY &quot;fastclk_c&quot; from comp &quot;fastclk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 8
  PRIMARY &quot;n38323&quot; from F1 on comp &quot;SLICE_1885&quot; on site &quot;R59C37A&quot;, CLK/CE/SR load = 8

  PRIMARY  : 2 out of 16 (12%)

Quadrant BL Clocks:
  PRIMARY &quot;fastclk_c&quot; from comp &quot;fastclk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 55
  PRIMARY &quot;n38323&quot; from F1 on comp &quot;SLICE_1885&quot; on site &quot;R59C37A&quot;, CLK/CE/SR load = 41
  PRIMARY &quot;fastclk_c_enable_79&quot; from F0 on comp &quot;SLICE_1140&quot; on site &quot;R63C42B&quot;, CLK/CE/SR load = 16

  PRIMARY  : 3 out of 16 (18%)

Quadrant BR Clocks:
  PRIMARY &quot;fastclk_c&quot; from comp &quot;fastclk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 68
  PRIMARY &quot;n38323&quot; from F1 on comp &quot;SLICE_1885&quot; on site &quot;R59C37A&quot;, CLK/CE/SR load = 21
  PRIMARY &quot;u_bar/n12416&quot; from F1 on comp &quot;u_bar/SLICE_1377&quot; on site &quot;R26C55B&quot;, CLK/CE/SR load = 26

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.





+
I/O Usage Summary (final):
   8 out of 245 (3.3%) PIO sites used.
   8 out of 203 (3.9%) bonded PIO sites used.
   Number of PIO comps: 8; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 5 / 32 ( 15%) | 3.3V       | -          | -          |
| 3        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 1 / 32 (  3%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                          1                     
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice 29         Component_Type       Physical_Type          Instance_Name        
 MULT18_R46C52         MULT18X18D             MULT18          u_bar/mult_11_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 8 secs 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.

0 connections routed; 15160 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 19:45:26 10/08/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:45:26 10/08/25

Start NBR section for initial routing at 19:45:26 10/08/25
Level 1, iteration 1
210(0.01%) conflicts; 13267(87.51%) untouched conns; 1581454434 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -150.344ns/-1581454.435ns; real time: 18 secs 
Level 2, iteration 1
1695(0.08%) conflicts; 10598(69.91%) untouched conns; 1383073512 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -127.259ns/-1383073.512ns; real time: 22 secs 
Level 3, iteration 1
2129(0.10%) conflicts; 6156(40.61%) untouched conns; 1384628450 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -127.301ns/-1384628.451ns; real time: 27 secs 
Level 4, iteration 1
1923(0.09%) conflicts; 0(0.00%) untouched conn; 1355889617 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -127.791ns/-1355889.618ns; real time: 31 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:45:43 10/08/25
Level 4, iteration 1
1951(0.09%) conflicts; 0(0.00%) untouched conn; 1339808247 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -125.217ns/-1339808.247ns; real time: 35 secs 
Level 4, iteration 2
1609(0.08%) conflicts; 0(0.00%) untouched conn; 1340140577 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -124.640ns/-1340140.578ns; real time: 39 secs 
Level 4, iteration 3
1410(0.07%) conflicts; 0(0.00%) untouched conn; 1341676325 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -124.305ns/-1341676.325ns; real time: 42 secs 
Level 4, iteration 4
1158(0.06%) conflicts; 0(0.00%) untouched conn; 1341676325 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -124.305ns/-1341676.325ns; real time: 45 secs 
Level 4, iteration 5
995(0.05%) conflicts; 0(0.00%) untouched conn; 1366399756 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -126.517ns/-1366399.757ns; real time: 49 secs 
Level 4, iteration 6
836(0.04%) conflicts; 0(0.00%) untouched conn; 1366399756 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -126.517ns/-1366399.757ns; real time: 52 secs 
Level 4, iteration 7
711(0.03%) conflicts; 0(0.00%) untouched conn; 1390286514 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -129.142ns/-1390286.515ns; real time: 55 secs 
Level 4, iteration 8
602(0.03%) conflicts; 0(0.00%) untouched conn; 1390286514 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -129.142ns/-1390286.515ns; real time: 58 secs 
Level 4, iteration 9
505(0.02%) conflicts; 0(0.00%) untouched conn; 1420223549 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -132.531ns/-1420223.549ns; real time: 1 mins 1 secs 
Level 4, iteration 10
420(0.02%) conflicts; 0(0.00%) untouched conn; 1420223549 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -132.531ns/-1420223.549ns; real time: 1 mins 3 secs 
Level 4, iteration 11
376(0.02%) conflicts; 0(0.00%) untouched conn; 1430726779 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -133.764ns/-1430726.780ns; real time: 1 mins 5 secs 
Level 4, iteration 12
306(0.01%) conflicts; 0(0.00%) untouched conn; 1430726779 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -133.764ns/-1430726.780ns; real time: 1 mins 6 secs 
Level 4, iteration 13
291(0.01%) conflicts; 0(0.00%) untouched conn; 1435881192 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -134.463ns/-1435881.193ns; real time: 1 mins 8 secs 
Level 4, iteration 14
254(0.01%) conflicts; 0(0.00%) untouched conn; 1435881192 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -134.463ns/-1435881.193ns; real time: 1 mins 9 secs 
Level 4, iteration 15
224(0.01%) conflicts; 0(0.00%) untouched conn; 1455992752 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -136.938ns/-1455992.752ns; real time: 1 mins 11 secs 
Level 4, iteration 16
181(0.01%) conflicts; 0(0.00%) untouched conn; 1455992752 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -136.938ns/-1455992.752ns; real time: 1 mins 13 secs 
Level 4, iteration 17
141(0.01%) conflicts; 0(0.00%) untouched conn; 1477276081 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -139.510ns/-1477276.081ns; real time: 1 mins 14 secs 
Level 4, iteration 18
131(0.01%) conflicts; 0(0.00%) untouched conn; 1477276081 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -139.510ns/-1477276.081ns; real time: 1 mins 15 secs 
Level 4, iteration 19
92(0.00%) conflicts; 0(0.00%) untouched conn; 1485216951 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -140.425ns/-1485216.951ns; real time: 1 mins 15 secs 
Level 4, iteration 20
69(0.00%) conflicts; 0(0.00%) untouched conn; 1485216951 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -140.425ns/-1485216.951ns; real time: 1 mins 16 secs 
Level 4, iteration 21
46(0.00%) conflicts; 0(0.00%) untouched conn; 1486085571 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -140.523ns/-1486085.571ns; real time: 1 mins 16 secs 
Level 4, iteration 22
31(0.00%) conflicts; 0(0.00%) untouched conn; 1486085571 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -140.523ns/-1486085.571ns; real time: 1 mins 17 secs 
Level 4, iteration 23
28(0.00%) conflicts; 0(0.00%) untouched conn; 1491860990 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.090ns/-1491860.990ns; real time: 1 mins 17 secs 
Level 4, iteration 24
24(0.00%) conflicts; 0(0.00%) untouched conn; 1491860990 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.090ns/-1491860.990ns; real time: 1 mins 17 secs 
Level 4, iteration 25
21(0.00%) conflicts; 0(0.00%) untouched conn; 1493124176 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.232ns/-1493124.176ns; real time: 1 mins 17 secs 
Level 4, iteration 26
8(0.00%) conflicts; 0(0.00%) untouched conn; 1493124176 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.232ns/-1493124.176ns; real time: 1 mins 18 secs 
Level 4, iteration 27
6(0.00%) conflicts; 0(0.00%) untouched conn; 1493200850 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493200.851ns; real time: 1 mins 18 secs 
Level 4, iteration 28
6(0.00%) conflicts; 0(0.00%) untouched conn; 1493200850 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493200.851ns; real time: 1 mins 18 secs 
Level 4, iteration 29
6(0.00%) conflicts; 0(0.00%) untouched conn; 1494200456 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.358ns/-1494200.456ns; real time: 1 mins 18 secs 
Level 4, iteration 30
9(0.00%) conflicts; 0(0.00%) untouched conn; 1494200456 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.358ns/-1494200.456ns; real time: 1 mins 18 secs 
Level 4, iteration 31
5(0.00%) conflicts; 0(0.00%) untouched conn; 1493173226 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493173.227ns; real time: 1 mins 19 secs 
Level 4, iteration 32
4(0.00%) conflicts; 0(0.00%) untouched conn; 1493173226 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493173.227ns; real time: 1 mins 19 secs 
Level 4, iteration 33
2(0.00%) conflicts; 0(0.00%) untouched conn; 1492928589 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.198ns/-1492928.589ns; real time: 1 mins 19 secs 
Level 4, iteration 34
1(0.00%) conflict; 0(0.00%) untouched conn; 1492928589 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.198ns/-1492928.589ns; real time: 1 mins 19 secs 
Level 4, iteration 35
1(0.00%) conflict; 0(0.00%) untouched conn; 1493188575 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493188.575ns; real time: 1 mins 19 secs 
Level 4, iteration 36
0(0.00%) conflict; 0(0.00%) untouched conn; 1493188575 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.230ns/-1493188.575ns; real time: 1 mins 19 secs 

Start NBR section for performance tuning (iteration 1) at 19:46:31 10/08/25
Level 4, iteration 1
157(0.01%) conflicts; 0(0.00%) untouched conn; 1427649705 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -133.422ns/-1427649.705ns; real time: 1 mins 21 secs 
Level 4, iteration 2
79(0.00%) conflicts; 0(0.00%) untouched conn; 1461225503 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -137.519ns/-1461225.503ns; real time: 1 mins 23 secs 
Level 4, iteration 3
36(0.00%) conflicts; 0(0.00%) untouched conn; 1476447997 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -139.374ns/-1476447.997ns; real time: 1 mins 23 secs 
Level 4, iteration 4
19(0.00%) conflicts; 0(0.00%) untouched conn; 1476447997 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -139.374ns/-1476447.997ns; real time: 1 mins 24 secs 
Level 4, iteration 5
7(0.00%) conflicts; 0(0.00%) untouched conn; 1494726675 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.599ns/-1494726.675ns; real time: 1 mins 24 secs 

Start NBR section for re-routing at 19:46:36 10/08/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1493343559 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -141.244ns/-1493343.560ns; real time: 1 mins 25 secs 

Start NBR section for post-routing at 19:46:37 10/08/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 12976 (85.59%)
  Estimated worst slack&lt;setup&gt; : -141.244ns
  Timing score&lt;setup&gt; : 578189108
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 26 secs 
Total REAL time: 1 mins 28 secs 
Completely routed.
End of route.  15160 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 578189108 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = -141.244
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 578189.108
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.178
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 27 secs 
Total REAL time to completion: 1 mins 29 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
