Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Feb 28 20:19:22 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[44]:D
  Delay (ns):              0.173
  Slack (ns):              0.024
  Arrival (ns):            3.789
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[52]:D
  Delay (ns):              0.176
  Slack (ns):              0.025
  Arrival (ns):            3.779
  Required (ns):           3.754
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.179
  Slack (ns):              0.030
  Arrival (ns):            3.795
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[1]:D
  Delay (ns):              0.182
  Slack (ns):              0.032
  Arrival (ns):            3.798
  Required (ns):           3.766
  Operating Conditions: fast_hv_lt

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.183
  Slack (ns):              0.034
  Arrival (ns):            3.787
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.187
  Slack (ns):              0.038
  Arrival (ns):            3.803
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[36]:D
  Delay (ns):              0.187
  Slack (ns):              0.038
  Arrival (ns):            3.803
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[45]:D
  Delay (ns):              0.187
  Slack (ns):              0.038
  Arrival (ns):            3.803
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][51]:D
  Delay (ns):              0.186
  Slack (ns):              0.040
  Arrival (ns):            3.790
  Required (ns):           3.750
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[118]:D
  Delay (ns):              0.212
  Slack (ns):              0.061
  Arrival (ns):            3.821
  Required (ns):           3.760
  Operating Conditions: fast_hv_lt

Path 11
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/holdDat[43]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[43]:D
  Delay (ns):              0.210
  Slack (ns):              0.062
  Arrival (ns):            1.975
  Required (ns):           1.913
  Operating Conditions: fast_hv_lt

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_3_data[24]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_2_data[24]:D
  Delay (ns):              0.213
  Slack (ns):              0.062
  Arrival (ns):            1.978
  Required (ns):           1.916
  Operating Conditions: fast_hv_lt

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_16:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.968
  Required (ns):           3.905
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.748
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.745
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 16
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.731
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.733
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[25]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            1.899
  Required (ns):           1.834
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][62]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.755
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.754
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.752
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.974
  Required (ns):           3.908
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[86]:D
  Delay (ns):              0.215
  Slack (ns):              0.066
  Arrival (ns):            3.829
  Required (ns):           3.763
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.757
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.727
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][19]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.751
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_3_pc[19]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_2_pc[19]:D
  Delay (ns):              0.214
  Slack (ns):              0.067
  Arrival (ns):            1.982
  Required (ns):           1.915
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.758
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.746
  Required (ns):           3.679
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[125]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.971
  Required (ns):           3.904
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.748
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][42]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/MSC_i_180/fr4.dfi_in_p3_r:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][114]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.738
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_data[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/cfg_ref_per_i[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.758
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_127/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.752
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.735
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[83]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.730
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_18:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_17:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.973
  Required (ns):           3.905
  Operating Conditions: fast_hv_lt

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_pc[30]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_pc[30]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            1.905
  Required (ns):           1.837
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.730
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_pc[28]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_pc[28]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.905
  Required (ns):           1.837
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 45
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.917
  Required (ns):           1.848
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.754
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[102]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[102]:D
  Delay (ns):              0.219
  Slack (ns):              0.069
  Arrival (ns):            3.824
  Required (ns):           3.755
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[88]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[88]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.750
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_78/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_78/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_99/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
  Delay (ns):              0.281
  Slack (ns):              0.069
  Arrival (ns):            3.899
  Required (ns):           3.830
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.173
  Slack (ns):              0.070
  Arrival (ns):            3.789
  Required (ns):           3.719
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4]
  Delay (ns):              0.281
  Slack (ns):              0.070
  Arrival (ns):            3.899
  Required (ns):           3.829
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
  Delay (ns):              0.281
  Slack (ns):              0.070
  Arrival (ns):            3.899
  Required (ns):           3.829
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][104]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.766
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[10]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.771
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.731
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][108]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[32]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.766
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[79]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.753
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 60
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.918
  Required (ns):           1.848
  Operating Conditions: fast_hv_lt

Path 61
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[56]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
  Delay (ns):              0.278
  Slack (ns):              0.070
  Arrival (ns):            2.027
  Required (ns):           1.957
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/csr_reg[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/direction:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.734
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_81/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[35]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.774
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/enables_0_12:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            1.908
  Required (ns):           1.838
  Operating Conditions: fast_hv_lt

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_22:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_21:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.975
  Required (ns):           3.905
  Operating Conditions: fast_hv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_7:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_6:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.966
  Required (ns):           3.896
  Operating Conditions: fast_hv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.906
  Required (ns):           1.836
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[28]:D
  Delay (ns):              0.179
  Slack (ns):              0.070
  Arrival (ns):            3.785
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_21:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_20:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.976
  Required (ns):           3.905
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7]
  Delay (ns):              0.283
  Slack (ns):              0.071
  Arrival (ns):            3.901
  Required (ns):           3.830
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.745
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.740
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.735
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.734
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[39]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            1.891
  Required (ns):           1.820
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[122]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.751
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[2]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.745
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][114]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][122]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.761
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_113/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_113/s1:D
  Delay (ns):              0.226
  Slack (ns):              0.071
  Arrival (ns):            3.816
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_46/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.770
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[49]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[49]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.760
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
  Delay (ns):              0.283
  Slack (ns):              0.071
  Arrival (ns):            3.901
  Required (ns):           3.830
  Operating Conditions: fast_hv_lt

Path 86
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_f1:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset:D
  Delay (ns):              0.135
  Slack (ns):              0.072
  Arrival (ns):            3.736
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.740
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_124/s0:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.756
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[28]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.770
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[7]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.757
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][48]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.737
  Required (ns):           3.665
  Operating Conditions: fast_hv_lt

Path 92
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[15]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
  Delay (ns):              0.278
  Slack (ns):              0.072
  Arrival (ns):            2.027
  Required (ns):           1.955
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.747
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.742
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_26:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.965
  Required (ns):           3.893
  Operating Conditions: fast_hv_lt

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[28]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            1.907
  Required (ns):           1.835
  Operating Conditions: fast_hv_lt

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s1_valid:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/_T_164:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            1.922
  Required (ns):           1.850
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.743
  Required (ns):           3.671
  Operating Conditions: fast_hv_lt

Path 99
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrDataReg[49]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1]
  Delay (ns):              0.280
  Slack (ns):              0.072
  Arrival (ns):            2.029
  Required (ns):           1.957
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[32]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8]
  Delay (ns):              0.284
  Slack (ns):              0.072
  Arrival (ns):            3.902
  Required (ns):           3.830
  Operating Conditions: fast_hv_lt

