This project was completed in my Computer Hardware Description Language class to improve our VHDL syntax and logical thinking skills in hardware design.
