;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB 0, @2
	MOV -11, <-20
	CMP 20, @12
	SUB @-127, 100
	ADD 270, 1
	SLT #270, <1
	CMP 20, @12
	ADD 270, 1
	SLT 0, @2
	SLT -207, <-120
	SUB 12, @250
	SUB 20, @12
	SUB -100, -0
	SUB 12, @250
	SUB 12, @250
	SUB 20, @12
	SUB @1, @2
	ADD 270, 1
	CMP -207, <-120
	SLT 20, @12
	SUB -100, -0
	CMP -207, <-120
	JMP <121, 2
	MOV -1, <-20
	CMP 207, <120
	SUB @-127, 101
	JMP <121, 2
	JMP <121, 2
	SUB @-127, 101
	SUB @-127, 101
	SUB -310, 20
	SUB -310, 20
	SLT 270, 60
	SLT #270, <1
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	SUB 1, <-25
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	MOV -1, <-20
	SUB @0, @2
	SUB 0, @2
	MOV -11, <-20
	JMP -1, @-20
	SUB @-127, 100
