module comp_3b (
    a, b, lt, gt, eq
);
    input [2:0] a, b;
    output lt, gt, eq;
    
    assign lt = a < b;
    assign gt = a > b;
    assign eq = a == b;
endmodule