INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_Sim
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Slow_Clk_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_Sim
WARNING: [VRFC 10-1194] overwriting existing secondary unit behavioral [E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Slow_Clk_Sim.vhd:38]
