Project Informationd:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 09/28/2019 11:37:01

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

dec4to16activelowusing2to4activelow
      EPM7032LC44-6        5        16       0      20      12          62 %

User Pins:                 5        16       0  



Project Informationd:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt

** FILE HIERARCHY **



|dec2to4:stage0|
|dec2to4:stage1|
|dec2to4:stage2|
|dec2to4:stage3|
|dec2to4:stage4|


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

***** Logic for device 'dec4to16activelowusing2to4activelow' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
                                               
              n  e  n  V  G  G  G  G  G  n  n  
              w  n  w  C  N  N  N  N  N  y  y  
              3  2  2  C  D  D  D  D  D  5  6  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     nw0 |  7                                39 | ny7 
     nw1 |  8                                38 | RESERVED 
    ny13 |  9                                37 | ny8 
     GND | 10                                36 | ny11 
    ny12 | 11                                35 | VCC 
    ny15 | 12         EPM7032LC44-6          34 | ny9 
    ny14 | 13                                33 | ny4 
RESERVED | 14                                32 | ny3 
     VCC | 15                                31 | ny10 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | ny0 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  n  R  R  R  n  
              E  E  E  E  N  C  y  E  E  E  y  
              S  S  S  S  D  C  2  S  S  S  1  
              E  E  E  E           E  E  E     
              R  R  R  R           R  R  R     
              V  V  V  V           V  V  V     
              E  E  E  E           E  E  E     
              D  D  D  D           D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     4/16( 25%)   9/16( 56%)   5/16( 31%)   4/36( 11%) 
B:    LC17 - LC32    16/16(100%)  12/16( 75%)   7/16( 43%)   8/36( 22%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            21/32     ( 65%)
Total logic cells used:                         20/32     ( 62%)
Total shareable expanders used:                 12/32     ( 37%)
Total Turbo logic cells used:                   20/32     ( 62%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  3.80
Total fan-in:                                    76

Total input pins required:                       5
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     20
Total flipflops required:                        0
Total product terms required:                   52
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           8

Synthesized logic cells:                         4/  32   ( 12%)



Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5    (2)  (A)      INPUT               0      0   0    0    0   16    4  en2
   7    (4)  (A)      INPUT               0      0   0    0    0    0    4  nw0
   8    (5)  (A)      INPUT               0      0   0    0    0    0    4  nw1
   4    (1)  (A)      INPUT               0      0   0    0    0   16    0  nw2
   6    (3)  (A)      INPUT               0      0   0    0    0   16    0  nw3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  29     27    B     OUTPUT      t        2      2   0    3    1    0    0  ny0
  28     28    B     OUTPUT      t        2      2   0    3    1    0    0  ny1
  24     32    B     OUTPUT      t        2      2   0    3    1    0    0  ny2
  32     25    B     OUTPUT      t        2      2   0    3    1    0    0  ny3
  33     24    B     OUTPUT      t        2      2   0    3    1    0    0  ny4
  41     17    B     OUTPUT      t        2      2   0    3    1    0    0  ny5
  40     18    B     OUTPUT      t        2      2   0    3    1    0    0  ny6
  39     19    B     OUTPUT      t        2      2   0    3    1    0    0  ny7
  37     21    B     OUTPUT      t        2      2   0    3    1    0    0  ny8
  34     23    B     OUTPUT      t        2      2   0    3    1    0    0  ny9
  31     26    B     OUTPUT      t        2      2   0    3    1    0    0  ny10
  36     22    B     OUTPUT      t        2      2   0    3    1    0    0  ny11
  11      7    A     OUTPUT      t        2      2   0    3    1    0    0  ny12
   9      6    A     OUTPUT      t        2      2   0    3    1    0    0  ny13
  13      9    A     OUTPUT      t        2      2   0    3    1    0    0  ny14
  12      8    A     OUTPUT      t        2      2   0    3    1    0    0  ny15


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (38)    20    B      LCELL    s t        0      0   0    3    0    4    0  |dec2to4:stage0|~56~1
 (27)    29    B      LCELL    s t        0      0   0    3    0    4    0  |dec2to4:stage0|~57~1
 (26)    30    B      LCELL    s t        0      0   0    3    0    4    0  |dec2to4:stage0|~58~1
 (25)    31    B      LCELL    s t        0      0   0    3    0    4    0  |dec2to4:stage0|~59~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                 Logic cells placed in LAB 'A'
        +------- LC7 ny12
        | +----- LC6 ny13
        | | +--- LC9 ny14
        | | | +- LC8 ny15
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | | A B |     Logic cells that feed LAB 'A':

Pin
5    -> * * * * | * * | <-- en2
4    -> * * * * | * * | <-- nw2
6    -> * * * * | * * | <-- nw3
LC20 -> * * * * | * - | <-- |dec2to4:stage0|~56~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC20 |dec2to4:stage0|~56~1
        | +----------------------------- LC29 |dec2to4:stage0|~57~1
        | | +--------------------------- LC30 |dec2to4:stage0|~58~1
        | | | +------------------------- LC31 |dec2to4:stage0|~59~1
        | | | | +----------------------- LC27 ny0
        | | | | | +--------------------- LC28 ny1
        | | | | | | +------------------- LC32 ny2
        | | | | | | | +----------------- LC25 ny3
        | | | | | | | | +--------------- LC24 ny4
        | | | | | | | | | +------------- LC17 ny5
        | | | | | | | | | | +----------- LC18 ny6
        | | | | | | | | | | | +--------- LC19 ny7
        | | | | | | | | | | | | +------- LC21 ny8
        | | | | | | | | | | | | | +----- LC23 ny9
        | | | | | | | | | | | | | | +--- LC26 ny10
        | | | | | | | | | | | | | | | +- LC22 ny11
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC29 -> - - - - - - - - - - - - * * * * | - * | <-- |dec2to4:stage0|~57~1
LC30 -> - - - - - - - - * * * * - - - - | - * | <-- |dec2to4:stage0|~58~1
LC31 -> - - - - * * * * - - - - - - - - | - * | <-- |dec2to4:stage0|~59~1

Pin
5    -> * * * * * * * * * * * * * * * * | * * | <-- en2
7    -> * * * * - - - - - - - - - - - - | - * | <-- nw0
8    -> * * * * - - - - - - - - - - - - | - * | <-- nw1
4    -> - - - - * * * * * * * * * * * * | * * | <-- nw2
6    -> - - - - * * * * * * * * * * * * | * * | <-- nw3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt
dec4to16activelowusing2to4activelow

** EQUATIONS **

en2      : INPUT;
nw0      : INPUT;
nw1      : INPUT;
nw2      : INPUT;
nw3      : INPUT;

-- Node name is 'ny0' 
-- Equation name is 'ny0', location is LC027, type is output.
 ny0     = LCELL( _EQ001 $  _EQ002);
  _EQ001 =  en2 & !_LC031 &  _X001;
  _X001  = EXP(!nw2 & !nw3);
  _EQ002 =  _X002;
  _X002  = EXP( en2 & !_LC031);

-- Node name is 'ny1' 
-- Equation name is 'ny1', location is LC028, type is output.
 ny1     = LCELL( _EQ003 $  _EQ004);
  _EQ003 =  en2 & !_LC031 &  _X003;
  _X003  = EXP( nw2 & !nw3);
  _EQ004 =  _X002;
  _X002  = EXP( en2 & !_LC031);

-- Node name is 'ny2' 
-- Equation name is 'ny2', location is LC032, type is output.
 ny2     = LCELL( _EQ005 $  _EQ006);
  _EQ005 =  en2 & !_LC031 &  _X004;
  _X004  = EXP(!nw2 &  nw3);
  _EQ006 =  _X002;
  _X002  = EXP( en2 & !_LC031);

-- Node name is 'ny3' 
-- Equation name is 'ny3', location is LC025, type is output.
 ny3     = LCELL( _EQ007 $  _EQ008);
  _EQ007 =  en2 & !_LC031 &  _X005;
  _X005  = EXP( nw2 &  nw3);
  _EQ008 =  _X002;
  _X002  = EXP( en2 & !_LC031);

-- Node name is 'ny4' 
-- Equation name is 'ny4', location is LC024, type is output.
 ny4     = LCELL( _EQ009 $  _EQ010);
  _EQ009 =  en2 & !_LC030 &  _X001;
  _X001  = EXP(!nw2 & !nw3);
  _EQ010 =  _X006;
  _X006  = EXP( en2 & !_LC030);

-- Node name is 'ny5' 
-- Equation name is 'ny5', location is LC017, type is output.
 ny5     = LCELL( _EQ011 $  _EQ012);
  _EQ011 =  en2 & !_LC030 &  _X003;
  _X003  = EXP( nw2 & !nw3);
  _EQ012 =  _X006;
  _X006  = EXP( en2 & !_LC030);

-- Node name is 'ny6' 
-- Equation name is 'ny6', location is LC018, type is output.
 ny6     = LCELL( _EQ013 $  _EQ014);
  _EQ013 =  en2 & !_LC030 &  _X004;
  _X004  = EXP(!nw2 &  nw3);
  _EQ014 =  _X006;
  _X006  = EXP( en2 & !_LC030);

-- Node name is 'ny7' 
-- Equation name is 'ny7', location is LC019, type is output.
 ny7     = LCELL( _EQ015 $  _EQ016);
  _EQ015 =  en2 & !_LC030 &  _X005;
  _X005  = EXP( nw2 &  nw3);
  _EQ016 =  _X006;
  _X006  = EXP( en2 & !_LC030);

-- Node name is 'ny8' 
-- Equation name is 'ny8', location is LC021, type is output.
 ny8     = LCELL( _EQ017 $  _EQ018);
  _EQ017 =  en2 & !_LC029 &  _X001;
  _X001  = EXP(!nw2 & !nw3);
  _EQ018 =  _X007;
  _X007  = EXP( en2 & !_LC029);

-- Node name is 'ny9' 
-- Equation name is 'ny9', location is LC023, type is output.
 ny9     = LCELL( _EQ019 $  _EQ020);
  _EQ019 =  en2 & !_LC029 &  _X003;
  _X003  = EXP( nw2 & !nw3);
  _EQ020 =  _X007;
  _X007  = EXP( en2 & !_LC029);

-- Node name is 'ny10' 
-- Equation name is 'ny10', location is LC026, type is output.
 ny10    = LCELL( _EQ021 $  _EQ022);
  _EQ021 =  en2 & !_LC029 &  _X004;
  _X004  = EXP(!nw2 &  nw3);
  _EQ022 =  _X007;
  _X007  = EXP( en2 & !_LC029);

-- Node name is 'ny11' 
-- Equation name is 'ny11', location is LC022, type is output.
 ny11    = LCELL( _EQ023 $  _EQ024);
  _EQ023 =  en2 & !_LC029 &  _X005;
  _X005  = EXP( nw2 &  nw3);
  _EQ024 =  _X007;
  _X007  = EXP( en2 & !_LC029);

-- Node name is 'ny12' 
-- Equation name is 'ny12', location is LC007, type is output.
 ny12    = LCELL( _EQ025 $  _EQ026);
  _EQ025 =  en2 & !_LC020 &  _X001;
  _X001  = EXP(!nw2 & !nw3);
  _EQ026 =  _X008;
  _X008  = EXP( en2 & !_LC020);

-- Node name is 'ny13' 
-- Equation name is 'ny13', location is LC006, type is output.
 ny13    = LCELL( _EQ027 $  _EQ028);
  _EQ027 =  en2 & !_LC020 &  _X003;
  _X003  = EXP( nw2 & !nw3);
  _EQ028 =  _X008;
  _X008  = EXP( en2 & !_LC020);

-- Node name is 'ny14' 
-- Equation name is 'ny14', location is LC009, type is output.
 ny14    = LCELL( _EQ029 $  _EQ030);
  _EQ029 =  en2 & !_LC020 &  _X004;
  _X004  = EXP(!nw2 &  nw3);
  _EQ030 =  _X008;
  _X008  = EXP( en2 & !_LC020);

-- Node name is 'ny15' 
-- Equation name is 'ny15', location is LC008, type is output.
 ny15    = LCELL( _EQ031 $  _EQ032);
  _EQ031 =  en2 & !_LC020 &  _X005;
  _X005  = EXP( nw2 &  nw3);
  _EQ032 =  _X008;
  _X008  = EXP( en2 & !_LC020);

-- Node name is '|dec2to4:stage0|~56~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ033 $  en2);
  _EQ033 =  en2 &  nw0 &  nw1;

-- Node name is '|dec2to4:stage0|~57~1' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ034 $  en2);
  _EQ034 =  en2 & !nw0 &  nw1;

-- Node name is '|dec2to4:stage0|~58~1' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ035 $  en2);
  _EQ035 =  en2 &  nw0 & !nw1;

-- Node name is '|dec2to4:stage0|~59~1' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ036 $  en2);
  _EQ036 =  en2 & !nw0 & !nw1;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B
--    _X003 occurs in LABs A, B
--    _X004 occurs in LABs A, B
--    _X005 occurs in LABs A, B




Project Informationd:\180905188\week8\problem3\dec4to16activelowusing2to4activelow.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,081K
