Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Jun 16 20:40:29 2025
| Host             : DESKTOP-7JRIDGE running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.573        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.451        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.9         |
| Junction Temperature (C) | 43.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        7 |       --- |             --- |
| Slice Logic              |     0.019 |     9580 |       --- |             --- |
|   LUT as Logic           |     0.017 |     3097 |     17600 |           17.60 |
|   CARRY4                 |     0.001 |      338 |      4400 |            7.68 |
|   Register               |    <0.001 |     3770 |     35200 |           10.71 |
|   F7/F8 Muxes            |    <0.001 |      133 |     17600 |            0.76 |
|   LUT as Shift Register  |    <0.001 |      219 |      6000 |            3.65 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |     0.000 |      790 |       --- |             --- |
| Signals                  |     0.023 |     9438 |       --- |             --- |
| Block RAM                |     0.008 |       46 |        60 |           76.67 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| DSPs                     |     0.022 |       51 |        80 |           63.75 |
| I/O                      |    <0.001 |        1 |       100 |            1.00 |
| PS7                      |     1.253 |        1 |       --- |             --- |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     1.573 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.091 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.681 |       0.652 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.025 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| clk_out1_system_clk_wiz_0                                                                  | system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0                      |            10.0 |
| clkfbout_system_clk_wiz_0                                                                  | system_i/clk_wiz/inst/clkfbout_system_clk_wiz_0                      |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clock                                                                                  | sys_clock                                                            |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                     |     1.451 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   system_i                                                                         |     1.447 |
|     buttons                                                                        |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     clk_wiz                                                                        |     0.107 |
|       inst                                                                         |     0.107 |
|     fir_ip_0                                                                       |     0.060 |
|       U0                                                                           |     0.060 |
|         fir_ip_v1_0_S00_AXI_inst                                                   |     0.060 |
|           FIR_INST                                                                 |     0.060 |
|             filter_DUT                                                             |     0.053 |
|               SHIFT_REG                                                            |     0.001 |
|               SUM                                                                  |     0.024 |
|               gen_mult[0].MULTi                                                    |     0.001 |
|               gen_mult[10].MULTi                                                   |    <0.001 |
|               gen_mult[11].MULTi                                                   |    <0.001 |
|               gen_mult[12].MULTi                                                   |    <0.001 |
|               gen_mult[13].MULTi                                                   |    <0.001 |
|               gen_mult[14].MULTi                                                   |    <0.001 |
|               gen_mult[15].MULTi                                                   |    <0.001 |
|               gen_mult[16].MULTi                                                   |    <0.001 |
|               gen_mult[17].MULTi                                                   |    <0.001 |
|               gen_mult[18].MULTi                                                   |    <0.001 |
|               gen_mult[19].MULTi                                                   |    <0.001 |
|               gen_mult[1].MULTi                                                    |    <0.001 |
|               gen_mult[20].MULTi                                                   |    <0.001 |
|               gen_mult[21].MULTi                                                   |    <0.001 |
|               gen_mult[22].MULTi                                                   |    <0.001 |
|               gen_mult[23].MULTi                                                   |    <0.001 |
|               gen_mult[24].MULTi                                                   |    <0.001 |
|               gen_mult[25].MULTi                                                   |    <0.001 |
|               gen_mult[26].MULTi                                                   |     0.001 |
|               gen_mult[27].MULTi                                                   |    <0.001 |
|               gen_mult[28].MULTi                                                   |    <0.001 |
|               gen_mult[29].MULTi                                                   |    <0.001 |
|               gen_mult[2].MULTi                                                    |    <0.001 |
|               gen_mult[30].MULTi                                                   |    <0.001 |
|               gen_mult[31].MULTi                                                   |    <0.001 |
|               gen_mult[32].MULTi                                                   |    <0.001 |
|               gen_mult[33].MULTi                                                   |    <0.001 |
|               gen_mult[34].MULTi                                                   |    <0.001 |
|               gen_mult[35].MULTi                                                   |    <0.001 |
|               gen_mult[36].MULTi                                                   |    <0.001 |
|               gen_mult[37].MULTi                                                   |    <0.001 |
|               gen_mult[38].MULTi                                                   |    <0.001 |
|               gen_mult[39].MULTi                                                   |    <0.001 |
|               gen_mult[3].MULTi                                                    |    <0.001 |
|               gen_mult[40].MULTi                                                   |    <0.001 |
|               gen_mult[41].MULTi                                                   |    <0.001 |
|               gen_mult[42].MULTi                                                   |    <0.001 |
|               gen_mult[43].MULTi                                                   |    <0.001 |
|               gen_mult[44].MULTi                                                   |    <0.001 |
|               gen_mult[45].MULTi                                                   |    <0.001 |
|               gen_mult[46].MULTi                                                   |    <0.001 |
|               gen_mult[47].MULTi                                                   |    <0.001 |
|               gen_mult[48].MULTi                                                   |    <0.001 |
|               gen_mult[49].MULTi                                                   |    <0.001 |
|               gen_mult[4].MULTi                                                    |    <0.001 |
|               gen_mult[50].MULTi                                                   |    <0.001 |
|               gen_mult[51].MULTi                                                   |    <0.001 |
|               gen_mult[52].MULTi                                                   |    <0.001 |
|               gen_mult[53].MULTi                                                   |    <0.001 |
|               gen_mult[54].MULTi                                                   |    <0.001 |
|               gen_mult[55].MULTi                                                   |    <0.001 |
|               gen_mult[56].MULTi                                                   |    <0.001 |
|               gen_mult[57].MULTi                                                   |    <0.001 |
|               gen_mult[58].MULTi                                                   |    <0.001 |
|               gen_mult[59].MULTi                                                   |    <0.001 |
|               gen_mult[5].MULTi                                                    |    <0.001 |
|               gen_mult[60].MULTi                                                   |    <0.001 |
|               gen_mult[61].MULTi                                                   |    <0.001 |
|               gen_mult[62].MULTi                                                   |    <0.001 |
|               gen_mult[63].MULTi                                                   |    <0.001 |
|               gen_mult[64].MULTi                                                   |    <0.001 |
|               gen_mult[65].MULTi                                                   |    <0.001 |
|               gen_mult[66].MULTi                                                   |    <0.001 |
|               gen_mult[6].MULTi                                                    |    <0.001 |
|               gen_mult[7].MULTi                                                    |    <0.001 |
|               gen_mult[8].MULTi                                                    |    <0.001 |
|               gen_mult[9].MULTi                                                    |    <0.001 |
|             gen_ena                                                                |    <0.001 |
|             nco_inst                                                               |     0.006 |
|               af                                                                   |    <0.001 |
|               ss                                                                   |     0.006 |
|                 Sin_Cos_Table                                                      |     0.004 |
|     ila_0                                                                          |     0.018 |
|       U0                                                                           |     0.018 |
|         ila_core_inst                                                              |     0.018 |
|           ila_trace_memory_inst                                                    |     0.009 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.009 |
|               inst_blk_mem_gen                                                     |     0.009 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |     0.009 |
|                   valid.cstr                                                       |     0.009 |
|                     bindec_a.bindec_inst_a                                         |    <0.001 |
|                     has_mux_b.B                                                    |    <0.001 |
|                     ramloop[0].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[10].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[11].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[12].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[13].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[14].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[15].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[16].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[17].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[18].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[19].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[1].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[20].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[21].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[22].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[23].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[24].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[25].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[26].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[27].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[28].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[29].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[2].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[30].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[31].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[32].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[33].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[34].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[35].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[36].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[37].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[38].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[3].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[4].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[5].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[6].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[7].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[8].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[9].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|           u_ila_cap_ctrl                                                           |     0.002 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |     0.002 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |     0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |    <0.001 |
|     processing_system7_0                                                           |     1.254 |
|       inst                                                                         |     1.254 |
|     ps7_0_axi_periph                                                               |     0.006 |
|       s00_couplers                                                                 |     0.005 |
|         auto_pc                                                                    |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.005 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |     0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     rst_ps7_0_100M                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     switches                                                                       |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     vio_0                                                                          |     0.002 |
|       inst                                                                         |     0.002 |
|         DECODER_INST                                                               |    <0.001 |
|         PROBE_OUT_ALL_INST                                                         |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                           |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                           |    <0.001 |
|         U_XSDB_SLAVE                                                               |     0.001 |
+------------------------------------------------------------------------------------+-----------+


