{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505433882822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505433882822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 17:04:42 2017 " "Processing started: Thu Sep 14 17:04:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505433882822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505433882822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Clock_2_Hz -c Clock_2_Hz_qsim --generate_functional_sim_netlist " "Command: quartus_map Clock_2_Hz -c Clock_2_Hz_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505433882823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505433883031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_2_Hz.v(9) " "Verilog HDL information at Clock_2_Hz.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1505433883073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_2_hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_2_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_2_Hz " "Found entity 1: Clock_2_Hz" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505433883075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505433883075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_2_Hz " "Elaborating entity \"Clock_2_Hz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505433883093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clock_2_Hz.v(11) " "Verilog HDL assignment warning at Clock_2_Hz.v(11): truncated value with size 32 to match size of target (25)" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505433883094 "|Clock_2_Hz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Clock_2_Hz.v(4) " "Output port \"LED\" at Clock_2_Hz.v(4) has no driver" {  } { { "Clock_2_Hz.v" "" { Text "D:/Desktop/FYP2/06_uart_rx_4ce17/Clock_2_Hz.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505433883095 "|Clock_2_Hz"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505433883181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 17:04:43 2017 " "Processing ended: Thu Sep 14 17:04:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505433883181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505433883181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505433883181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505433883181 ""}
