#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar 22 19:51:46 2019
# Process ID: 2788
# Current directory: D:/COD/lab1_3_C/lab1_3_C.runs/synth_1
# Command line: vivado.exe -log lab1_3_C.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_3_C.tcl
# Log file: D:/COD/lab1_3_C/lab1_3_C.runs/synth_1/lab1_3_C.vds
# Journal file: D:/COD/lab1_3_C/lab1_3_C.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab1_3_C.tcl -notrace
Command: synth_design -top lab1_3_C -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.805 ; gain = 97.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_3_C' [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/new/lab1_3_C.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/imports/new/lab1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/imports/new/lab1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/imports/new/lab1.v:23]
WARNING: [Synth 8-350] instance 'FIB' of module 'ALU' requires 5 connections, but only 4 given [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/new/lab1_3_C.v:35]
INFO: [Synth 8-6155] done synthesizing module 'lab1_3_C' (2#1) [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/new/lab1_3_C.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.371 ; gain = 151.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.371 ; gain = 151.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.371 ; gain = 151.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/COD/lab1_3_C/lab1_3_C.srcs/constrs_1/imports/COD实验/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/COD/lab1_3_C/lab1_3_C.srcs/constrs_1/imports/COD实验/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/COD/lab1_3_C/lab1_3_C.srcs/constrs_1/imports/COD实验/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_3_C_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_3_C_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 789.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.465 ; gain = 476.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.465 ; gain = 476.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 789.465 ; gain = 476.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [D:/COD/lab1_3_C/lab1_3_C.srcs/sources_1/imports/new/lab1.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 789.465 ; gain = 476.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab1_3_C 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "FIB/f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIB/f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIB/f" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIB/f" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[15]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[14]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[13]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[12]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[11]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[10]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[9]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[8]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[7]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[6]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[5]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[4]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[3]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[2]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[1]) is unused and will be removed from module lab1_3_C.
WARNING: [Synth 8-3332] Sequential element (FIB/y_reg[0]) is unused and will be removed from module lab1_3_C.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 789.465 ; gain = 476.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 806.867 ; gain = 494.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 806.941 ; gain = 494.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    16|
|4     |LUT3   |    12|
|5     |FDRE   |    32|
|6     |IBUF   |    14|
|7     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
|2     |  FIB    |ALU    |    26|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 816.531 ; gain = 503.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 816.531 ; gain = 178.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 816.531 ; gain = 503.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 829.293 ; gain = 529.621
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/COD/lab1_3_C/lab1_3_C.runs/synth_1/lab1_3_C.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab1_3_C_utilization_synth.rpt -pb lab1_3_C_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 829.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 19:52:25 2019...
