$date
	Sat Oct 22 19:56:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#442562
b11001 &
b11001 %
1$
b11001 !
1"
#442563
0"
#442566
b1001100 &
b1001100 %
#442570
b100110 &
b100110 %
#442574
b10011 &
b10011 %
#442578
b111010 &
b111010 %
#442582
b11101 &
b11101 %
#442586
b1011000 &
b1011000 %
#442590
b101100 &
b101100 %
#442594
b10110 &
b10110 %
#442598
b1011 &
b1011 %
#442602
b100010 &
b100010 %
#442606
b10001 &
b10001 %
#442610
b110100 &
b110100 %
#442614
b11010 &
b11010 %
#442618
b1101 &
b1101 %
#442622
b101000 &
b101000 %
#442626
b10100 &
b10100 %
#442630
b1010 &
b1010 %
#442634
b101 &
b101 %
#442638
b10000 &
b10000 %
#442642
b1000 &
b1000 %
#442646
b100 &
b100 %
#442650
b10 &
b10 %
#442654
b1 &
1#
b1 %
#442658
b0 &
b0 %
0#
0$
#1401430
b10100 &
b10100 %
1$
b10100 !
1"
#1401431
0"
#1401434
b1010 &
b1010 %
#1401438
b101 &
b101 %
#1401442
b10000 &
b10000 %
#1401446
b1000 &
b1000 %
#1401450
b100 &
b100 %
#1401454
b10 &
b10 %
#1401458
b1 &
b1 %
1#
#1401462
b0 &
0#
b0 %
0$
#2467289
b100 !
1"
#2467290
b100 &
b100 %
1$
#2467291
0"
#2467294
b10 &
b10 %
#2467298
b1 &
b1 %
1#
#2467302
b0 &
0#
b0 %
0$
#4500012
