// Seed: 1877705108
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  logic id_7 = 1 - id_0;
  logic id_8;
  logic id_9 = 1'd0;
  assign id_9 = 1;
  logic id_10 (
      1,
      id_7,
      id_3[1 : 1]
  );
  assign id_2 = id_3;
  type_16(
      id_6, id_8, 1, 1
  );
  initial begin
    id_2 = !id_5;
  end
endmodule
