/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire [29:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [34:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = _00_ | in_data[3];
  assign celloutsig_0_11z = celloutsig_0_0z | celloutsig_0_3z[1];
  assign celloutsig_0_12z = celloutsig_0_6z | celloutsig_0_8z;
  assign celloutsig_1_17z = in_data[125] ^ celloutsig_1_3z[16];
  assign celloutsig_0_7z = celloutsig_0_6z ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_12z ^ celloutsig_0_11z;
  reg [6:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 7'h00;
    else _08_ <= in_data[19:13];
  assign { _00_, _01_[5:0] } = _08_;
  assign celloutsig_0_15z = { celloutsig_0_10z[19:0], _00_, _01_[5:0], celloutsig_0_2z } / { 1'h1, _01_[2:1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_4z = { in_data[37:31], celloutsig_0_0z } && { celloutsig_0_3z[4:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[130:121] && { in_data[165:156], celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[41:37], celloutsig_0_0z } < in_data[42:37];
  assign celloutsig_1_1z = in_data[114:107] < in_data[144:137];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, _00_, _01_[5:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, in_data[41:33], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_10z[25:14], celloutsig_1_3z[19], celloutsig_1_10z[12:2], celloutsig_1_8z[1], celloutsig_1_10z[0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } % { 1'h1, in_data[140:114], celloutsig_1_7z, in_data[96] };
  assign celloutsig_1_8z = celloutsig_1_4z ? { in_data[114:109], celloutsig_1_0z, celloutsig_1_0z, 1'h1, celloutsig_1_6z, celloutsig_1_1z } : { in_data[156:148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = - { celloutsig_0_3z[6:1], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_9z = celloutsig_1_5z[5:3] | { celloutsig_1_5z[2:1], celloutsig_1_6z };
  assign celloutsig_0_0z = & in_data[7:4];
  assign celloutsig_0_6z = & { celloutsig_0_4z, in_data[56:54] };
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[148:131] };
  assign celloutsig_0_3z = { in_data[18:11], celloutsig_0_2z } - { in_data[58:54], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[8:0], celloutsig_1_9z } - { celloutsig_1_11z[29:19], celloutsig_1_4z };
  assign celloutsig_1_3z = { in_data[134:102], celloutsig_1_1z, celloutsig_1_0z } - in_data[151:117];
  assign celloutsig_1_5z = { in_data[150:147], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } - { celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_17z) | celloutsig_1_8z[10]);
  assign celloutsig_1_0z = ~((in_data[181] & in_data[148]) | in_data[181]);
  assign celloutsig_0_2z = ~((in_data[72] & in_data[63]) | celloutsig_0_1z);
  assign { celloutsig_1_10z[25:14], celloutsig_1_10z[12:2], celloutsig_1_10z[0] } = { celloutsig_1_3z[31:20], celloutsig_1_3z[18:8], celloutsig_1_1z } | { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z[10:2], celloutsig_1_8z[0] };
  assign celloutsig_1_6z = ~in_data[185];
  assign _01_[6] = _00_;
  assign { celloutsig_1_10z[13], celloutsig_1_10z[1] } = { celloutsig_1_3z[19], celloutsig_1_8z[1] };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[27:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
