\hypertarget{group___peripheral__memory__map}{}\doxysection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}{R\+A\+M\+I\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}{F\+L\+A\+S\+H\+I\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x00200000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}{R\+A\+M\+D\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{Q\+S\+P\+I\+\_\+\+B\+A\+SE}}~0x90000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}}~0x\+A0001000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}~0x20020000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}~0x2007\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}}~0x081\+F\+F\+F\+F\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}}~0x1\+F\+F0\+F000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND}}~0x1\+F\+F0\+F41\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa2d1d95c983129b0fe97743bcb5b9808}{M\+D\+I\+O\+S\+\_\+\+B\+A\+SE}}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{U\+I\+D\+\_\+\+B\+A\+SE}}~0x1\+F\+F0\+F420\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F0\+F442\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F0\+F7\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x\+B000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}~0x\+E0042000\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+UL)}

A\+P\+B1 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~0x40024000\+UL}

Base address of \+: Backup S\+R\+A\+M(4 K\+B) ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~0x\+E0042000\+UL}

U\+SB registers base address \mbox{\Hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2D\_BASE@{DMA2D\_BASE}}
\index{DMA2D\_BASE@{DMA2D\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{DMA2D\_BASE}{DMA2D\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x\+B000\+UL)}

A\+H\+B2 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}}

Peripheral memory map \mbox{\Hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+E\+ND~0x081\+F\+F\+F\+F\+F\+UL}

F\+L\+A\+SH end address \mbox{\Hypertarget{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}\label{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}}
\index{FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_OTP\_BASE}{FLASH\_OTP\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE~0x1\+F\+F0\+F000\+UL}

Base address of \+: (up to 1024 Bytes) embedded F\+L\+A\+SH O\+TP Area ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}\label{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_END@{FLASH\_OTP\_END}}
\index{FLASH\_OTP\_END@{FLASH\_OTP\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASH\_OTP\_END}{FLASH\_OTP\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND~0x1\+F\+F0\+F41\+F\+UL}

End address of \+: (up to 1024 Bytes) embedded F\+L\+A\+SH O\+TP Area ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}\label{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHAXI\_BASE@{FLASHAXI\_BASE}}
\index{FLASHAXI\_BASE@{FLASHAXI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASHAXI\_BASE}{FLASHAXI\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE~0x08000000\+UL}

Base address of \+: (up to 2 MB) embedded F\+L\+A\+SH memory accessible over A\+XI ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}\label{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHITCM\_BASE@{FLASHITCM\_BASE}}
\index{FLASHITCM\_BASE@{FLASHITCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASHITCM\_BASE}{FLASHITCM\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+I\+T\+C\+M\+\_\+\+B\+A\+SE~0x00200000\+UL}

Base address of \+: (up to 2 MB) embedded F\+L\+A\+SH memory accessible over I\+T\+CM ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE~0x1\+F\+F0\+F442\+UL}

F\+L\+A\+SH Size register base address \mbox{\Hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{FMC\_R\_BASE}{FMC\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~0x\+A0000000\+UL}

Base address of \+: F\+MC Control registers ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_gaa2d1d95c983129b0fe97743bcb5b9808}\label{group___peripheral__memory__map_gaa2d1d95c983129b0fe97743bcb5b9808}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!MDIOS\_BASE@{MDIOS\_BASE}}
\index{MDIOS\_BASE@{MDIOS\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{MDIOS\_BASE}{MDIOS\_BASE}}
{\footnotesize\ttfamily \#define M\+D\+I\+O\+S\+\_\+\+B\+A\+SE~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7800\+UL)}

A\+H\+B1 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \#define P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE~0x1\+F\+F0\+F7\+E0\+UL}

Package size register base address \mbox{\Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~0x40000000\+UL}

Base address of \+: A\+H\+B/\+A\+BP Peripherals ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}\label{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_BASE@{QSPI\_BASE}}
\index{QSPI\_BASE@{QSPI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{QSPI\_BASE}{QSPI\_BASE}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+\_\+\+B\+A\+SE~0x90000000\+UL}

Base address of \+: Q\+S\+PI memories accessible over A\+XI ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_R\_BASE@{QSPI\_R\_BASE}}
\index{QSPI\_R\_BASE@{QSPI\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{QSPI\_R\_BASE}{QSPI\_R\_BASE}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE~0x\+A0001000\+UL}

Base address of \+: Q\+S\+PI Control registers ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}\label{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RAMDTCM\_BASE@{RAMDTCM\_BASE}}
\index{RAMDTCM\_BASE@{RAMDTCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RAMDTCM\_BASE}{RAMDTCM\_BASE}}
{\footnotesize\ttfamily \#define R\+A\+M\+D\+T\+C\+M\+\_\+\+B\+A\+SE~0x20000000\+UL}

Base address of \+: 128KB system data R\+AM accessible over D\+T\+CM ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}\label{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RAMITCM\_BASE@{RAMITCM\_BASE}}
\index{RAMITCM\_BASE@{RAMITCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RAMITCM\_BASE}{RAMITCM\_BASE}}
{\footnotesize\ttfamily \#define R\+A\+M\+I\+T\+C\+M\+\_\+\+B\+A\+SE~0x00000000\+UL}

Base address of \+: 16KB R\+AM reserved for C\+PU execution/instruction accessible over I\+T\+CM ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \#define R\+N\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+UL)}

F\+MC Bankx registers base address \mbox{\Hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~0x20020000\+UL}

Base address of \+: 368KB R\+A\+M1 accessible over A\+X\+I/\+A\+HB ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~0x2007\+C000\+UL}

Base address of \+: 16KB R\+A\+M2 accessible over A\+X\+I/\+A\+HB ~\newline
 \mbox{\Hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART8\_BASE@{UART8\_BASE}}
\index{UART8\_BASE@{UART8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UART8\_BASE}{UART8\_BASE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7\+C00\+UL)}

A\+P\+B2 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define U\+I\+D\+\_\+\+B\+A\+SE~0x1\+F\+F0\+F420\+UL}

Unique device ID register base address 