INFO: [VRFC 10-163] Analyzing VHDL file "/home/zero-jedynkowy/Pulpit/fpga_projects/prescaler_vhdl/prescaler_vhdl.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
