// Seed: 1614547152
module module_0;
  tri id_1 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0();
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri0 id_7
    , id_18,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    output tri1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16
);
  wire id_19;
  module_0();
endmodule
