$date
	Sat Oct 22 22:33:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#394267
b1 !
1"
#394270
b1 &
b1 %
1$
#394271
0"
#394274
1#
#394278
b0 &
0#
b0 %
0$
#1332012
b10111 !
1"
#1332014
b10111 &
b10111 %
1$
#1332015
0"
#1332018
b1000110 &
b1000110 %
#1332022
b100011 &
b100011 %
#1332026
b1101010 &
b1101010 %
#1332030
b110101 &
b110101 %
#1332034
b10100000 &
b10100000 %
#1332038
b1010000 &
b1010000 %
#1332042
b101000 &
b101000 %
#1332046
b10100 &
b10100 %
#1332050
b1010 &
b1010 %
#1332054
b101 &
b101 %
#1332058
b10000 &
b10000 %
#1332062
b1000 &
b1000 %
#1332066
b100 &
b100 %
#1332070
b10 &
b10 %
#1332074
b1 &
b1 %
1#
#1332078
b0 &
0#
b0 %
0$
#2388098
b11010 &
b11010 %
1$
b11010 !
1"
#2388099
0"
#2388102
b1101 &
b1101 %
#2388106
b101000 &
b101000 %
#2388110
b10100 &
b10100 %
#2388114
b1010 &
b1010 %
#2388118
b101 &
b101 %
#2388122
b10000 &
b10000 %
#2388126
b1000 &
b1000 %
#2388130
b100 &
b100 %
#2388134
b10 &
b10 %
#2388138
b1 &
b1 %
1#
#2388142
b0 &
0#
b0 %
0$
#4500012
