INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:18:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.385ns (28.316%)  route 3.506ns (71.684%))
  Logic Levels:           12  (CARRY4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1440, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X38Y67         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[3]/Q
                         net (fo=12, routed)          0.707     1.469    lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q[3]
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.043     1.512 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_136/O
                         net (fo=1, routed)           0.000     1.512    lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_136_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     1.794 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_122/CO[2]
                         net (fo=8, routed)           0.395     2.189    lsq1/handshake_lsq_lsq1_core/p_9_in295_in
    SLICE_X35Y64         LUT5 (Prop_lut5_I2_O)        0.123     2.312 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[23]_i_21/O
                         net (fo=1, routed)           0.000     2.312    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[23]_i_21_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.500 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.500    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_8_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.549 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.549    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_15_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.598 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.598    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_13_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.705 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_9/O[2]
                         net (fo=1, routed)           0.460     3.166    lsq1/handshake_lsq_lsq1_core/TEMP_47_double_out1[14]
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.118     3.284 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[20]_i_3/O
                         net (fo=33, routed)          0.359     3.642    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[20]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.043     3.685 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_20/O
                         net (fo=1, routed)           0.334     4.019    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_20_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.062 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_10/O
                         net (fo=1, routed)           0.322     4.384    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_10_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I4_O)        0.043     4.427 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_3/O
                         net (fo=3, routed)           0.267     4.694    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_3_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I0_O)        0.043     4.737 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=32, routed)          0.662     5.399    lsq1/handshake_lsq_lsq1_core/p_33_in
    SLICE_X31Y84         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1440, unset)         0.483     5.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X31Y84         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[16]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X31Y84         FDRE (Setup_fdre_C_CE)      -0.194     5.453    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[16]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  0.054    




