Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 19:18:48 2023
| Host         : LAPTOP-GM3DL76L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ad/ad/sclk_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: ad/cd/newClock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: c1/slow_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c2/slow_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50MHz/newClock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ms/MC/middle_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: myAudioOutput/clk_counter_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_A/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_AS/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_B/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_C/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_CS/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_D/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_DS/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_E/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_F/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_FS/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_G/newClock_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line12524/improvement_task_out/display_tones/clock_GS/newClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 747 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.210   -14337.651                   6065                 7973        0.137        0.000                      0                 7973        4.500        0.000                       0                  6997  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.210   -14337.651                   6065                 7973        0.137        0.000                      0                 7973        4.500        0.000                       0                  6997  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         6065  Failing Endpoints,  Worst Slack       -3.210ns,  Total Violation   -14337.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[4711]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.326ns  (logic 3.322ns (24.929%)  route 10.004ns (75.071%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.524    17.477    disp/mode_reg_0
    SLICE_X54Y139        LUT5 (Prop_lut5_I1_O)        0.124    17.601 r  disp/active[4711]_i_2/O
                         net (fo=1, routed)           0.670    18.271    disp/active[4711]_i_2_n_0
    SLICE_X54Y139        LUT6 (Prop_lut6_I4_O)        0.124    18.395 r  disp/active[4711]_i_1/O
                         net (fo=1, routed)           0.000    18.395    disp/active[4711]_i_1_n_0
    SLICE_X54Y139        FDRE                                         r  disp/active_reg[4711]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.611    14.952    disp/clock_IBUF_BUFG
    SLICE_X54Y139        FDRE                                         r  disp/active_reg[4711]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X54Y139        FDRE (Setup_fdre_C_D)        0.081    15.185    disp/active_reg[4711]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -18.395    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.181ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[543]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.249ns  (logic 3.322ns (25.074%)  route 9.927ns (74.926%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.589    17.542    disp/mode_reg_0
    SLICE_X47Y147        LUT5 (Prop_lut5_I1_O)        0.124    17.666 r  disp/active[543]_i_2/O
                         net (fo=1, routed)           0.528    18.194    disp/active[543]_i_2_n_0
    SLICE_X49Y148        LUT6 (Prop_lut6_I4_O)        0.124    18.318 r  disp/active[543]_i_1/O
                         net (fo=1, routed)           0.000    18.318    disp/active[543]_i_1_n_0
    SLICE_X49Y148        FDRE                                         r  disp/active_reg[543]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.613    14.954    disp/clock_IBUF_BUFG
    SLICE_X49Y148        FDRE                                         r  disp/active_reg[543]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X49Y148        FDRE (Setup_fdre_C_D)        0.031    15.137    disp/active_reg[543]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -18.318    
  -------------------------------------------------------------------
                         slack                                 -3.181    

Slack (VIOLATED) :        -3.168ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[5191]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 3.322ns (25.012%)  route 9.960ns (74.988%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.479    17.433    disp/mode_reg_0
    SLICE_X38Y147        LUT5 (Prop_lut5_I1_O)        0.124    17.557 r  disp/active[5191]_i_2/O
                         net (fo=1, routed)           0.670    18.227    disp/active[5191]_i_2_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.124    18.351 r  disp/active[5191]_i_1/O
                         net (fo=1, routed)           0.000    18.351    disp/active[5191]_i_1_n_0
    SLICE_X38Y147        FDRE                                         r  disp/active_reg[5191]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.609    14.950    disp/clock_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  disp/active_reg[5191]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X38Y147        FDRE (Setup_fdre_C_D)        0.081    15.183    disp/active_reg[5191]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -18.351    
  -------------------------------------------------------------------
                         slack                                 -3.168    

Slack (VIOLATED) :        -3.168ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[1775]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.230ns  (logic 3.322ns (25.110%)  route 9.908ns (74.890%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.464    17.417    disp/mode_reg_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I1_O)        0.124    17.541 r  disp/active[1775]_i_2/O
                         net (fo=1, routed)           0.633    18.174    disp/active[1775]_i_2_n_0
    SLICE_X40Y146        LUT6 (Prop_lut6_I4_O)        0.124    18.298 r  disp/active[1775]_i_1/O
                         net (fo=1, routed)           0.000    18.298    disp/active[1775]_i_1_n_0
    SLICE_X40Y146        FDRE                                         r  disp/active_reg[1775]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.609    14.950    disp/clock_IBUF_BUFG
    SLICE_X40Y146        FDRE                                         r  disp/active_reg[1775]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X40Y146        FDRE (Setup_fdre_C_D)        0.029    15.131    disp/active_reg[1775]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -18.298    
  -------------------------------------------------------------------
                         slack                                 -3.168    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[495]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 3.322ns (25.047%)  route 9.941ns (74.953%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.461    17.414    disp/mode_reg_0
    SLICE_X46Y147        LUT5 (Prop_lut5_I1_O)        0.124    17.538 r  disp/active[495]_i_2/O
                         net (fo=1, routed)           0.670    18.208    disp/active[495]_i_2_n_0
    SLICE_X46Y147        LUT6 (Prop_lut6_I4_O)        0.124    18.332 r  disp/active[495]_i_1/O
                         net (fo=1, routed)           0.000    18.332    disp/active[495]_i_1_n_0
    SLICE_X46Y147        FDRE                                         r  disp/active_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.610    14.951    disp/clock_IBUF_BUFG
    SLICE_X46Y147        FDRE                                         r  disp/active_reg[495]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)        0.081    15.184    disp/active_reg[495]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -18.332    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.125ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[2399]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.239ns  (logic 3.322ns (25.092%)  route 9.917ns (74.907%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.437    17.390    disp/mode_reg_0
    SLICE_X52Y138        LUT5 (Prop_lut5_I1_O)        0.124    17.514 r  disp/active[2399]_i_2/O
                         net (fo=1, routed)           0.670    18.184    disp/active[2399]_i_2_n_0
    SLICE_X52Y138        LUT6 (Prop_lut6_I4_O)        0.124    18.308 r  disp/active[2399]_i_1/O
                         net (fo=1, routed)           0.000    18.308    disp/active[2399]_i_1_n_0
    SLICE_X52Y138        FDRE                                         r  disp/active_reg[2399]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.609    14.950    disp/clock_IBUF_BUFG
    SLICE_X52Y138        FDRE                                         r  disp/active_reg[2399]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X52Y138        FDRE (Setup_fdre_C_D)        0.081    15.183    disp/active_reg[2399]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                 -3.125    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[1603]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 3.322ns (25.189%)  route 9.866ns (74.811%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.390    14.968    O_disp/disp/active142_out
    SLICE_X31Y105        LUT4 (Prop_lut4_I3_O)        0.124    15.092 r  O_disp/active[5998]_i_6/O
                         net (fo=1001, routed)        2.295    17.387    disp/mode_reg_1
    SLICE_X20Y139        LUT5 (Prop_lut5_I1_O)        0.124    17.511 r  disp/active[1603]_i_2/O
                         net (fo=1, routed)           0.622    18.133    disp/active[1603]_i_2_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I4_O)        0.124    18.257 r  disp/active[1603]_i_1/O
                         net (fo=1, routed)           0.000    18.257    disp/active[1603]_i_1_n_0
    SLICE_X20Y139        FDRE                                         r  disp/active_reg[1603]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.611    14.952    disp/clock_IBUF_BUFG
    SLICE_X20Y139        FDRE                                         r  disp/active_reg[1603]/C
                         clock pessimism              0.187    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X20Y139        FDRE (Setup_fdre_C_D)        0.031    15.135    disp/active_reg[1603]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -18.257    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[1850]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 3.322ns (25.184%)  route 9.869ns (74.816%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.553    15.131    O_disp/disp/active142_out
    SLICE_X30Y106        LUT4 (Prop_lut4_I3_O)        0.124    15.255 r  O_disp/active[5994]_i_6/O
                         net (fo=1001, routed)        2.090    17.345    disp/mode_reg_5
    SLICE_X18Y146        LUT5 (Prop_lut5_I1_O)        0.124    17.469 r  disp/active[1850]_i_2/O
                         net (fo=1, routed)           0.667    18.136    disp/active[1850]_i_2_n_0
    SLICE_X18Y146        LUT6 (Prop_lut6_I4_O)        0.124    18.260 r  disp/active[1850]_i_1/O
                         net (fo=1, routed)           0.000    18.260    disp/active[1850]_i_1_n_0
    SLICE_X18Y146        FDRE                                         r  disp/active_reg[1850]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.614    14.955    disp/clock_IBUF_BUFG
    SLICE_X18Y146        FDRE                                         r  disp/active_reg[1850]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X18Y146        FDRE (Setup_fdre_C_D)        0.031    15.138    disp/active_reg[1850]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -18.260    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[4030]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.322ns (25.194%)  route 9.864ns (74.806%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.390    14.968    O_disp/disp/active142_out
    SLICE_X31Y105        LUT4 (Prop_lut4_I3_O)        0.124    15.092 r  O_disp/active[5998]_i_6/O
                         net (fo=1001, routed)        2.292    17.385    disp/mode_reg_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I1_O)        0.124    17.509 r  disp/active[4030]_i_2/O
                         net (fo=1, routed)           0.622    18.131    disp/active[4030]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I4_O)        0.124    18.255 r  disp/active[4030]_i_1/O
                         net (fo=1, routed)           0.000    18.255    disp/active[4030]_i_1_n_0
    SLICE_X44Y145        FDRE                                         r  disp/active_reg[4030]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.609    14.950    disp/clock_IBUF_BUFG
    SLICE_X44Y145        FDRE                                         r  disp/active_reg[4030]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)        0.031    15.133    disp/active_reg[4030]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 ms/MC/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/active_reg[5575]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 3.322ns (25.099%)  route 9.913ns (74.901%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.548     5.069    ms/MC/clock_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  ms/MC/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  ms/MC/xpos_reg[6]/Q
                         net (fo=7, routed)           0.704     6.290    ms/MC/xpos[6]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.414 r  ms/MC/segments[6]_i_8/O
                         net (fo=11, routed)          0.830     7.244    ms/MC/segments[6]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  ms/MC/segments[6]_i_27/O
                         net (fo=8, routed)           0.500     7.869    ms/MC/segments[6]_i_27_n_0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.993 r  ms/MC/segments[6]_i_31/O
                         net (fo=1, routed)           0.571     8.564    ms/MC/segments[6]_i_31_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.688 r  ms/MC/segments[6]_i_17/O
                         net (fo=18, routed)          1.186     9.874    ms/MC/segments[6]_i_17_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I2_O)        0.124     9.998 r  ms/MC/active[6000]_i_69/O
                         net (fo=7, routed)           0.703    10.702    ms/MC/active_reg[2008]_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    11.344 f  ms/MC/active_reg[6000]_i_123/O[3]
                         net (fo=2, routed)           0.780    12.124    disp/active6[2]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.306    12.430 r  disp/active[6000]_i_190/O
                         net (fo=1, routed)           0.556    12.986    O_disp/FSM_onehot_state_reg[13]_5[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.384 r  O_disp/active_reg[6000]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.384    O_disp/active_reg[6000]_i_116_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.498 r  O_disp/active_reg[6000]_i_80/CO[3]
                         net (fo=1, routed)           0.000    13.498    ms/MC/FSM_onehot_state_reg[13]_0[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.612 r  ms/MC/active_reg[6000]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.612    ms/MC/active_reg[6000]_i_43_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.726 f  ms/MC/active_reg[6000]_i_20/CO[3]
                         net (fo=1, routed)           0.728    14.454    O_disp/xpos_reg[7]_2[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    14.578 f  O_disp/active[6000]_i_9/O
                         net (fo=18, routed)          0.251    14.829    O_disp/disp/active142_out
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.124    14.953 r  O_disp/active[5999]_i_7/O
                         net (fo=996, routed)         2.465    17.418    disp/mode_reg_0
    SLICE_X54Y137        LUT5 (Prop_lut5_I1_O)        0.124    17.542 r  disp/active[5575]_i_2/O
                         net (fo=1, routed)           0.638    18.180    disp/active[5575]_i_2_n_0
    SLICE_X54Y137        LUT6 (Prop_lut6_I4_O)        0.124    18.304 r  disp/active[5575]_i_1/O
                         net (fo=1, routed)           0.000    18.304    disp/active[5575]_i_1_n_0
    SLICE_X54Y137        FDRE                                         r  disp/active_reg[5575]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        1.609    14.950    disp/clock_IBUF_BUFG
    SLICE_X54Y137        FDRE                                         r  disp/active_reg[5575]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X54Y137        FDRE (Setup_fdre_C_D)        0.081    15.183    disp/active_reg[5575]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                 -3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.586     1.469    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ms/MC/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.677    ms/MC/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X3Y81          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.854     1.982    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.071     1.540    ms/MC/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clk50MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50MHz/newClock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.564     1.447    clk50MHz/clock_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  clk50MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.109     1.697    clk50MHz/COUNT_reg[0]
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.742 r  clk50MHz/newClock_i_1__14/O
                         net (fo=1, routed)           0.000     1.742    clk50MHz/newClock_i_1__14_n_0
    SLICE_X14Y11         FDRE                                         r  clk50MHz/newClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.834     1.961    clk50MHz/clock_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  clk50MHz/newClock_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.120     1.580    clk50MHz/newClock_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.537%)  route 0.122ns (46.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.581     1.464    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ms/MC/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ms/MC/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.122     1.728    ms/MC/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X6Y76          FDRE                                         r  ms/MC/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.846     1.974    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ms/MC/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.076     1.551    ms/MC/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.589     1.472    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.703    ms/MC/Inst_Ps2Interface/ps2_data_clean
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.857     1.985    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.053     1.525    ms/MC/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.583     1.466    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ms/MC/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ms/MC/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.097     1.704    ms/MC/Inst_Ps2Interface/delay_63clk_done
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  ms/MC/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    ms/MC/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X1Y78          FDRE                                         r  ms/MC/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.851     1.979    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  ms/MC/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.570    ms/MC/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.581     1.464    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ms/MC/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ms/MC/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.119     1.724    ms/MC/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X6Y76          FDRE                                         r  ms/MC/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.846     1.974    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ms/MC/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064     1.539    ms/MC/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.906%)  route 0.168ns (47.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.583     1.466    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  ms/MC/Inst_Ps2Interface/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ms/MC/Inst_Ps2Interface/bit_count_reg[0]/Q
                         net (fo=7, routed)           0.168     1.775    ms/MC/Inst_Ps2Interface/bit_count_reg__0[0]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.048     1.823 r  ms/MC/Inst_Ps2Interface/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    ms/MC/Inst_Ps2Interface/plusOp[1]
    SLICE_X2Y80          FDRE                                         r  ms/MC/Inst_Ps2Interface/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.853     1.981    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  ms/MC/Inst_Ps2Interface/bit_count_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.133     1.636    ms/MC/Inst_Ps2Interface/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ms/MC/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.867%)  route 0.159ns (46.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.581     1.464    ms/MC/clock_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ms/MC/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ms/MC/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.159     1.765    ms/MC/Inst_Ps2Interface/Q[0]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  ms/MC/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.810    ms/MC/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  ms/MC/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.850     1.978    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  ms/MC/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.621    ms/MC/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ms/MC/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/FSM_onehot_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.579     1.462    ms/MC/clock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  ms/MC/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  ms/MC/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.110     1.713    ms/MC/Inst_Ps2Interface/out[32]
    SLICE_X5Y76          LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  ms/MC/Inst_Ps2Interface/FSM_onehot_state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.758    ms/MC/Inst_Ps2Interface_n_11
    SLICE_X5Y76          FDRE                                         r  ms/MC/FSM_onehot_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.846     1.974    ms/MC/clock_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  ms/MC/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092     1.567    ms/MC/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ms/MC/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.589     1.472    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  ms/MC/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.072     1.692    ms/MC/Inst_Ps2Interface/data_inter
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.098     1.790 r  ms/MC/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.790    ms/MC/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=6996, routed)        0.857     1.985    ms/MC/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  ms/MC/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.593    ms/MC/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y127   disp/active_reg[2002]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y146  disp/active_reg[2003]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y130  disp/active_reg[2004]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97    disp/active_reg[2005]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y101  disp/active_reg[2006]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y145  disp/active_reg[2007]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y146  disp/active_reg[2008]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y147  disp/active_reg[2009]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y104  disp/active_reg[200]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y119  disp/active_reg[5687]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   disp/active_reg[2089]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y119   disp/active_reg[5745]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y120  disp/active_reg[215]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119   disp/active_reg[5796]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y111  disp/active_reg[2179]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  disp/active_reg[2187]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y129  disp/active_reg[5857]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   disp/active_reg[222]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y128  disp/active_reg[5860]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y146  disp/active_reg[2003]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130  disp/active_reg[2004]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97    disp/active_reg[2005]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y145  disp/active_reg[2007]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y146  disp/active_reg[2008]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y144  disp/active_reg[2010]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y143  disp/active_reg[2014]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y148  disp/active_reg[2015]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y139  disp/active_reg[2016]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y130  disp/active_reg[2017]/C



