Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Tue Mar 17 16:35:50 2015
| Host         : Latitude-E5530 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xc7a100t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 15754 |     0 |     63400 | 24.84 |
|   LUT as Logic             | 13979 |     0 |     63400 | 22.04 |
|   LUT as Memory            |  1775 |     0 |     19000 |  9.34 |
|     LUT as Distributed RAM |  1104 |     0 |           |       |
|     LUT as Shift Register  |   671 |     0 |           |       |
| Slice Registers            | 21407 |     2 |    126800 | 16.88 |
|   Register as Flip Flop    | 21407 |     2 |    126800 | 16.88 |
|   Register as Latch        |     0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |   315 |     0 |     31700 |  0.99 |
| F8 Muxes                   |     2 |     0 |     15850 |  0.01 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Loced | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 129.5 |     0 |       135 | 95.92 |
|   RAMB36/FIFO*    |   128 |     0 |       135 | 94.81 |
|     RAMB36E1 only |   128 |       |           |       |
|   RAMB18          |     3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |     3 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   24 |     0 |       240 | 10.00 |
|   DSP48E1 only |   24 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   86 |     0 |       210 | 40.95 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    1 |     0 |         6 | 16.66 |
| PHASER_REF                  |    1 |     0 |         6 | 16.66 |
| OUT_FIFO                    |    4 |     0 |        24 | 16.66 |
| IN_FIFO                     |    2 |     0 |        24 |  8.33 |
| IDELAYCTRL                  |    1 |     0 |         6 | 16.66 |
| IBUFGDS                     |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    4 |     0 |        24 | 16.66 |
|   PHASER_OUT_PHY only       |    4 |     0 |           |       |
| PHASER_IN/PHASER_IN_PHY     |    2 |     0 |        24 |  8.33 |
|   PHASER_IN_PHY only        |    2 |     0 |           |       |
| IDELAYE2/IDELAYE2_FINEDELAY |   16 |     0 |       300 |  5.33 |
|   IDELAYE2 only             |   16 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |
| ILOGIC                      |   16 |     0 |       210 |  7.61 |
|   ISERDES                   |   16 |       |           |       |
| OLOGIC                      |   48 |     0 |       210 | 22.85 |
|   OSERDES                   |   42 |       |           |       |
|   ODDR                      |    6 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   11 |     0 |        32 | 34.37 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    3 |     0 |         6 | 50.00 |
| PLLE2_ADV  |    1 |     0 |         6 | 16.66 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    2 |     0 |        96 |  2.08 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Loced | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    0 |     0 |         1 |   0.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


7. Primitives
-------------

+--------------------------+-------+---------------------+
|         Ref Name         |  Used | Functional Category |
+--------------------------+-------+---------------------+
| FDRE                     | 19695 |        Flop & Latch |
| LUT6                     |  4866 |                 LUT |
| LUT3                     |  4057 |                 LUT |
| LUT5                     |  2639 |                 LUT |
| LUT4                     |  2616 |                 LUT |
| LUT2                     |  1984 |                 LUT |
| RAMD32                   |  1368 |  Distributed Memory |
| FDCE                     |  1019 |        Flop & Latch |
| LUT1                     |  1011 |                 LUT |
| CARRY4                   |   482 |          CarryLogic |
| RAMS32                   |   456 |  Distributed Memory |
| FDSE                     |   425 |        Flop & Latch |
| SRLC32E                  |   360 |  Distributed Memory |
| MUXF7                    |   315 |               MuxFx |
| SRL16E                   |   304 |  Distributed Memory |
| FDPE                     |   268 |        Flop & Latch |
| RAMD64E                  |   192 |  Distributed Memory |
| RAMB36E1                 |   128 |        Block Memory |
| OBUF                     |    45 |                  IO |
| OSERDESE2                |    42 |                  IO |
| DSP48E1                  |    24 |    Block Arithmetic |
| OBUFT                    |    19 |                  IO |
| IBUF                     |    17 |                  IO |
| ISERDESE2                |    16 |                  IO |
| IDELAYE2                 |    16 |                  IO |
| IBUF_INTERMDISABLE       |    16 |                  IO |
| BUFG                     |    11 |               Clock |
| AND2B1L                  |    11 |              Others |
| SRLC16E                  |     7 |  Distributed Memory |
| ODDR                     |     6 |                  IO |
| PHASER_OUT_PHY           |     4 |                  IO |
| OUT_FIFO                 |     4 |                  IO |
| OBUFTDS                  |     4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |     4 |                  IO |
| RAMB18E1                 |     3 |        Block Memory |
| MMCME2_ADV               |     3 |               Clock |
| INV                      |     3 |                 LUT |
| PHASER_IN_PHY            |     2 |                  IO |
| OR2L                     |     2 |              Others |
| OBUFDS                   |     2 |                  IO |
| MUXF8                    |     2 |               MuxFx |
| IN_FIFO                  |     2 |                  IO |
| BUFH                     |     2 |               Clock |
| XADC                     |     1 |              Others |
| PLLE2_ADV                |     1 |               Clock |
| PHY_CONTROL              |     1 |                  IO |
| PHASER_REF               |     1 |                  IO |
| IDELAYCTRL               |     1 |                  IO |
| BSCANE2                  |     1 |              Others |
+--------------------------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


