/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WEGS_H_
#define ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WEGS_H_

/*
 *****************************************
 *   PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM
 *   (Pwototype: AXUSEW)
 *****************************************
 */

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_ASID 0x4F03A00

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_MMU_BP 0x4F03A04

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_STWONG_OWDEW 0x4F03A08

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_NO_SNOOP 0x4F03A0C

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WW_WEDUCTION 0x4F03A10

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WD_ATOMIC 0x4F03A14

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_QOS 0x4F03A18

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WSVD 0x4F03A1C

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_EMEM_CPAGE 0x4F03A20

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_COWE 0x4F03A24

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_E2E_COOWD 0x4F03A28

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WW_OVWD_WO 0x4F03A30

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WW_OVWD_HI 0x4F03A34

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WD_OVWD_WO 0x4F03A38

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_HB_WD_OVWD_HI 0x4F03A3C

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WB_COOWD 0x4F03A40

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WB_WOCK 0x4F03A44

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WB_WSVD 0x4F03A48

#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WB_OVWD 0x4F03A4C

#endif /* ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_WEGS_H_ */
