/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [3:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [29:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((in_data[49] | celloutsig_0_4z[5]) & celloutsig_0_3z[0]);
  assign celloutsig_1_0z = ~((in_data[121] | in_data[160]) & in_data[187]);
  assign celloutsig_1_2z = ~((in_data[113] | in_data[110]) & in_data[171]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[8] | in_data[188]) & celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_1z[16]) & celloutsig_1_4z[6]);
  assign celloutsig_1_7z = ~((in_data[122] | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[6] | celloutsig_1_1z[20]) & celloutsig_1_5z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z[6] | celloutsig_1_2z) & celloutsig_1_7z);
  assign celloutsig_1_12z = ~((in_data[108] | celloutsig_1_5z) & celloutsig_1_6z);
  assign celloutsig_1_15z = ~((celloutsig_1_1z[13] | celloutsig_1_10z) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_11z) & celloutsig_1_15z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_3z[4:1];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_1z[5:1];
  assign celloutsig_0_0z = in_data[50:46] <<< in_data[67:63];
  assign celloutsig_1_1z = in_data[164:135] <<< in_data[174:145];
  assign celloutsig_1_8z = { celloutsig_1_1z[24:11], celloutsig_1_6z } <<< celloutsig_1_1z[22:8];
  assign celloutsig_1_18z = celloutsig_1_17z[6:3] <<< in_data[131:128];
  assign celloutsig_0_3z = in_data[60:51] ~^ { _00_, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[6:3], celloutsig_0_1z } ~^ { in_data[60:56], _00_ };
  assign celloutsig_0_7z = { _01_[1:0], _00_ } ~^ celloutsig_0_4z[7:1];
  assign celloutsig_0_1z = { in_data[69], celloutsig_0_0z } ~^ in_data[74:69];
  assign celloutsig_1_3z = in_data[117:107] ~^ celloutsig_1_1z[18:8];
  assign celloutsig_1_4z = in_data[140:132] ~^ { celloutsig_1_1z[8:1], celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_8z[11:0] ~^ { celloutsig_1_4z[4:0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_6z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
