pr_debug	,	F_17
"mout_apll"	,	L_7
err_mout_mpll	,	V_32
EXYNOS4_CLKDIV_CPU	,	V_7
err_moutcore	,	V_31
mpll_freq_khz	,	V_34
old_index	,	V_20
moutcore	,	V_14
exynos_dvfs_info	,	V_22
volt_table	,	V_37
tmp	,	V_2
clk_put	,	F_16
freq_table	,	V_39
clk_div_cpu1	,	V_9
clk_div_cpu0	,	V_4
"mout_mpll"	,	L_6
"samsung,exynos4210-clock"	,	L_1
EXYNOS4_CLKDIV_STATCPU	,	V_8
info	,	V_23
exynos4210_freq_table	,	V_40
apll_freq_4210	,	V_3
new_index	,	V_21
index	,	V_12
PTR_ERR	,	F_14
clk_set_parent	,	F_5
clk_get_rate	,	F_15
__func__	,	V_27
pll_safe_idx	,	V_35
pr_err	,	F_10
"moutcore"	,	L_5
EXYNOS4_CLKDIV_STATCPU1	,	V_11
clk_set_rate	,	F_6
"%s: failed to map CMU registers\n"	,	L_3
ENODEV	,	V_28
EXYNOS4_CLKDIV_CPU1	,	V_10
np	,	V_25
exynos4210_volt_table	,	V_38
freq	,	V_13
device_node	,	V_24
cpu_clk	,	V_30
exynos4210_set_apll	,	F_4
EXYNOS4_CLKMUX_STATCPU	,	V_16
__raw_writel	,	F_2
rate	,	V_26
EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT	,	V_17
of_find_compatible_node	,	F_9
exynos4210_set_frequency	,	F_7
__raw_readl	,	F_3
clk_get	,	F_12
cmu_regs	,	V_6
exynos4210_cpufreq_init	,	F_8
"armclk"	,	L_4
L2	,	V_36
cpufreq	,	V_5
div_index	,	V_1
exynos4210_set_clkdiv	,	F_1
EFAULT	,	V_29
err_mout_apll	,	V_33
set_freq	,	V_41
EINVAL	,	V_42
"%s: failed initialization\n"	,	L_8
mout_apll	,	V_18
of_iomap	,	F_11
"%s: failed to find clock controller DT node\n"	,	L_2
mout_mpll	,	V_15
EXYNOS4_CLKMUX_STATCPU_MUXCORE_MASK	,	V_19
IS_ERR	,	F_13
