WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000990 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250991 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250991 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14648544 heartbeat IPC: 1.037 cumulative IPC: 0.5954 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 31137298 heartbeat IPC: 0.6065 cumulative IPC: 0.6027 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 47488378 heartbeat IPC: 0.6116 cumulative IPC: 0.6062 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 63767729 heartbeat IPC: 0.6143 cumulative IPC: 0.6085 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 80093380 heartbeat IPC: 0.6125 cumulative IPC: 0.6094 (Simulation time: 00 hr 05 min 52 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 96319829 heartbeat IPC: 0.6163 cumulative IPC: 0.6106 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 112592307 heartbeat IPC: 0.6145 cumulative IPC: 0.6112 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 128844984 heartbeat IPC: 0.6153 cumulative IPC: 0.6118 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 145122598 heartbeat IPC: 0.6143 cumulative IPC: 0.6121 (Simulation time: 00 hr 10 min 11 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv24.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 161315072 heartbeat IPC: 0.6176 cumulative IPC: 0.6126 (Simulation time: 00 hr 11 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 163215048 cumulative IPC: 0.6127 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 163215048 cumulative IPC: 0.6127 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv24.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6127 instructions: 100000000 cycles: 163215048
CPU 0 Branch Prediction Accuracy: 71.8% MPKI: 50.68 Average ROB Occupancy at Mispredict: 3.972
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.526
BRANCH_INDIRECT: 35.2
BRANCH_CONDITIONAL: 9.98
BRANCH_DIRECT_CALL: 1.6
BRANCH_INDIRECT_CALL: 2.15
BRANCH_RETURN: 1.22

L1D TOTAL        ACCESS:   33908735 HIT:   29851859 MISS:    4056876
L1D LOAD         ACCESS:   20523518 HIT:   18105063 MISS:    2418455
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13345399 HIT:   11745920 MISS:    1599479
L1D TRANSLATION  ACCESS:      39818 HIT:        876 MISS:      38942
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.687 cycles
L1I TOTAL        ACCESS:   12829814 HIT:    5088132 MISS:    7741682
L1I LOAD         ACCESS:   12829814 HIT:    5088132 MISS:    7741682
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.447 cycles
L2C TOTAL        ACCESS:    9779366 HIT:    9234352 MISS:     545014
L2C LOAD         ACCESS:    8107365 HIT:    7632411 MISS:     474954
L2C RFO          ACCESS:     575005 HIT:     547079 MISS:      27926
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1058079 HIT:    1039668 MISS:      18411
L2C TRANSLATION  ACCESS:      38917 HIT:      15194 MISS:      23723
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 30.19 cycles
LLC TOTAL        ACCESS:     568895 HIT:     532128 MISS:      36767
LLC LOAD         ACCESS:     474954 HIT:     445733 MISS:      29221
LLC RFO          ACCESS:      27926 HIT:      27356 MISS:        570
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      42292 HIT:      41999 MISS:        293
LLC TRANSLATION  ACCESS:      23723 HIT:      17040 MISS:       6683
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 160 cycles
cpu0_DTLB TOTAL        ACCESS:   27056601 HIT:   25822115 MISS:    1234486
cpu0_DTLB LOAD         ACCESS:   27056601 HIT:   25822115 MISS:    1234486
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.97 cycles
cpu0_ITLB TOTAL        ACCESS:   11373463 HIT:    9197425 MISS:    2176038
cpu0_ITLB LOAD         ACCESS:   11373463 HIT:    9197425 MISS:    2176038
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.005 cycles
cpu0_STLB TOTAL        ACCESS:    2073304 HIT:    2046273 MISS:      27031
cpu0_STLB LOAD         ACCESS:    2073304 HIT:    2046273 MISS:      27031
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 86.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11579
  ROW_BUFFER_MISS:      24895
 AVG DBUS CONGESTED CYCLE: 3.812
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         20
  FULL:         96
