git clone --depth 1 --no-tags https://github.com/GerardoVielma/8BitUpDownCounter.git f:/verilog_sva_gh_scraper/data/full_repos/323169821
git clone --depth 1 --no-tags https://github.com/ATSP5/EngineerSoftCPU.git f:/verilog_sva_gh_scraper/data/full_repos/322813292
git clone --depth 1 --no-tags https://github.com/karan18205/VerilogGettingStarted.git f:/verilog_sva_gh_scraper/data/full_repos/323069517
git clone --depth 1 --no-tags https://github.com/kingyaaa/MD5.git f:/verilog_sva_gh_scraper/data/full_repos/322772512
git clone --depth 1 --no-tags https://github.com/viki22052/Verilog_Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/322344162
git clone --depth 1 --no-tags https://github.com/danielalvar11/open-fpga-verilog-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/322351657
git clone --depth 1 --no-tags https://github.com/dakshinamurthy13/LD_tutorial_codes.git f:/verilog_sva_gh_scraper/data/full_repos/322500360
git clone --depth 1 --no-tags https://github.com/hdubey-debug/Gaming-console-using-DE-10-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/322136900
git clone --depth 1 --no-tags https://github.com/yenmeng/IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/330659655
git clone --depth 1 --no-tags https://github.com/DaniyaalAhmed/ALUproject.git f:/verilog_sva_gh_scraper/data/full_repos/329497432
git clone --depth 1 --no-tags https://github.com/sahuvinay339/Router-1-3-.git f:/verilog_sva_gh_scraper/data/full_repos/328438561
git clone --depth 1 --no-tags https://github.com/Nimausfi/Arithmetic_Logic_Unit_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324598362
git clone --depth 1 --no-tags https://github.com/Bruhath10/MIPS-processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/323840376
git clone --depth 1 --no-tags https://github.com/jerry20091103/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/325224519
git clone --depth 1 --no-tags https://github.com/Yu62229/Logic_Design_Lab_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/327251249
git clone --depth 1 --no-tags https://github.com/HanweiLi-cqu/HardWareDesign.git f:/verilog_sva_gh_scraper/data/full_repos/327582369
git clone --depth 1 --no-tags https://github.com/MrThanlon/project_chess_clock.git f:/verilog_sva_gh_scraper/data/full_repos/325193897
git clone --depth 1 --no-tags https://github.com/atomsi7/Arch_Lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/325212238
git clone --depth 1 --no-tags https://github.com/llx-08/hardwareSynthesisDesign.git f:/verilog_sva_gh_scraper/data/full_repos/324985165
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/Test_counter.git f:/verilog_sva_gh_scraper/data/full_repos/323599796
git clone --depth 1 --no-tags https://github.com/wa1575/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324279926
git clone --depth 1 --no-tags https://github.com/moeinsh78/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/324416168
git clone --depth 1 --no-tags https://github.com/TienYaoHsu/LED_Blink.git f:/verilog_sva_gh_scraper/data/full_repos/323542406
git clone --depth 1 --no-tags https://github.com/hshmatsahak/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/323819537
git clone --depth 1 --no-tags https://github.com/eyvazemil/Verilog_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/324620433
git clone --depth 1 --no-tags https://github.com/jlhsmall/hw_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/324765146
git clone --depth 1 --no-tags https://github.com/bbshangs/CA_project2.git f:/verilog_sva_gh_scraper/data/full_repos/324919695
git clone --depth 1 --no-tags https://github.com/MistyMountain1024/HardWareProject_2020-2021.git f:/verilog_sva_gh_scraper/data/full_repos/326131852
git clone --depth 1 --no-tags https://github.com/adam-shanta/SignalSynthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/326537674
git clone --depth 1 --no-tags https://github.com/hi7/TinyFPGA-BX-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/326511291
git clone --depth 1 --no-tags https://github.com/aroshanineshat/Icebreaker_buzzer_interface.git f:/verilog_sva_gh_scraper/data/full_repos/325500959
git clone --depth 1 --no-tags https://github.com/littleExamTeam/CodeOnly.git f:/verilog_sva_gh_scraper/data/full_repos/325962554
git clone --depth 1 --no-tags https://github.com/AmalPrabhashwara/Binary-guessing-system.git f:/verilog_sva_gh_scraper/data/full_repos/322220248
git clone --depth 1 --no-tags https://github.com/LYRbbding/taximeter.git f:/verilog_sva_gh_scraper/data/full_repos/321953010
git clone --depth 1 --no-tags https://github.com/blair3sat/limesdr-pcie_xillybus_core.git f:/verilog_sva_gh_scraper/data/full_repos/323168064
git clone --depth 1 --no-tags https://github.com/zizimumu/fpga_lcd_resize.git f:/verilog_sva_gh_scraper/data/full_repos/323186409
git clone --depth 1 --no-tags https://github.com/18520424/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/323270960
git clone --depth 1 --no-tags https://github.com/keh034/Basic-Processor-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322997217
git clone --depth 1 --no-tags https://github.com/phaneeshwar/State-Machine-based-Digital-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/329952518
git clone --depth 1 --no-tags https://github.com/chofinn/tetris-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/329826691
git clone --depth 1 --no-tags https://github.com/WinterGreen17/MiniPipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/328544407
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-PRNG_LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/328812257
git clone --depth 1 --no-tags https://github.com/dyddnekt1/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/328960577
git clone --depth 1 --no-tags https://github.com/vrbprog/Key-Leds.git f:/verilog_sva_gh_scraper/data/full_repos/330129111
git clone --depth 1 --no-tags https://github.com/ocebenzer/BU2020.git f:/verilog_sva_gh_scraper/data/full_repos/330133810
git clone --depth 1 --no-tags https://github.com/JuliaLWang8/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/321828781
git clone --depth 1 --no-tags https://github.com/SHEELE41/VerilogHDL-Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/325412089
git clone --depth 1 --no-tags https://github.com/nPeeech/TD44TANGPriMER.git f:/verilog_sva_gh_scraper/data/full_repos/328284946
git clone --depth 1 --no-tags https://github.com/aryanxoxo/portfolio-.git f:/verilog_sva_gh_scraper/data/full_repos/328903498
git clone --depth 1 --no-tags https://github.com/Dustinnvn/UART.git f:/verilog_sva_gh_scraper/data/full_repos/328900702
git clone --depth 1 --no-tags https://github.com/coronadocx/ECE-411.git f:/verilog_sva_gh_scraper/data/full_repos/328029193
git clone --depth 1 --no-tags https://github.com/littleExamTeam/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/326865484
git clone --depth 1 --no-tags https://github.com/rockcaensor/Analyzer_v2.git f:/verilog_sva_gh_scraper/data/full_repos/329690279
git clone --depth 1 --no-tags https://github.com/Zavxoz/Cryptography.git f:/verilog_sva_gh_scraper/data/full_repos/329721783
git clone --depth 1 --no-tags https://github.com/wanlingliao/Logical-Designed_Group7.git f:/verilog_sva_gh_scraper/data/full_repos/329642585
git clone --depth 1 --no-tags https://github.com/scott306lr/NYCU_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/330442947
git clone --depth 1 --no-tags https://github.com/areezvisram/Verilog-Combo-Lock-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/330470890
git clone --depth 1 --no-tags https://github.com/AdityaNG/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/329194706
git clone --depth 1 --no-tags https://github.com/deva0310/LED-BLINKING.git f:/verilog_sva_gh_scraper/data/full_repos/326759663
git clone --depth 1 --no-tags https://github.com/Komalika-minkstas/MIPS32_processor.git f:/verilog_sva_gh_scraper/data/full_repos/330354119
git clone --depth 1 --no-tags https://github.com/gabyLong/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/326858221
git clone --depth 1 --no-tags https://github.com/diamond2nv/Basys3Uart.git f:/verilog_sva_gh_scraper/data/full_repos/327045107
git clone --depth 1 --no-tags https://github.com/zleggett/RISC-Z_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/326841505
git clone --depth 1 --no-tags https://github.com/darpanchoudhary/RISC_MIPS32-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/327414372
git clone --depth 1 --no-tags https://github.com/108062237/final.git f:/verilog_sva_gh_scraper/data/full_repos/327407203
git clone --depth 1 --no-tags https://github.com/Yaduvanshi05Bhupendra/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/329535029
git clone --depth 1 --no-tags https://github.com/samidhm/MIPS_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/329876566
git clone --depth 1 --no-tags https://github.com/AndreMerendeira/soc-sem.git f:/verilog_sva_gh_scraper/data/full_repos/329896531
git clone --depth 1 --no-tags https://github.com/caojason/Torch.git f:/verilog_sva_gh_scraper/data/full_repos/330768768
git clone --depth 1 --no-tags https://github.com/lubro-crypto/Verification.git f:/verilog_sva_gh_scraper/data/full_repos/322593540
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Computer-Architecture-Final-2021.git f:/verilog_sva_gh_scraper/data/full_repos/326127118
git clone --depth 1 --no-tags https://github.com/xyftw/PianoTile.git f:/verilog_sva_gh_scraper/data/full_repos/324684220
git clone --depth 1 --no-tags https://github.com/asaljalilvand/RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/324662691
git clone --depth 1 --no-tags https://github.com/vegaluisjose/reticle-regress.git f:/verilog_sva_gh_scraper/data/full_repos/326236488
git clone --depth 1 --no-tags https://github.com/lhx6355/advance_timer.git f:/verilog_sva_gh_scraper/data/full_repos/324378105
git clone --depth 1 --no-tags https://github.com/GhiathAjam/SPI_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/324141277
git clone --depth 1 --no-tags https://github.com/abisubramanya27/EE2003_Assgn.git f:/verilog_sva_gh_scraper/data/full_repos/324485375
git clone --depth 1 --no-tags https://github.com/ICzhijia/ZYNQ_RGB88_YCbCr.git f:/verilog_sva_gh_scraper/data/full_repos/325217152
git clone --depth 1 --no-tags https://github.com/yunz0926/COSE221.git f:/verilog_sva_gh_scraper/data/full_repos/325032863
git clone --depth 1 --no-tags https://github.com/Art-007/Traffic-light-using-Verilog-and-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/326277227
git clone --depth 1 --no-tags https://github.com/bianyuanop/swjtu-2019CS-DC-finalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/323323431
git clone --depth 1 --no-tags https://github.com/YuviniVelasquez/hdl_one_layer_neural_network.git f:/verilog_sva_gh_scraper/data/full_repos/323453403
git clone --depth 1 --no-tags https://github.com/zzzDavid/HW-Resource-Est.git f:/verilog_sva_gh_scraper/data/full_repos/323254281
git clone --depth 1 --no-tags https://github.com/flyingoverclouds/flocs-ulx3s-samples.git f:/verilog_sva_gh_scraper/data/full_repos/321932968
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/321842249
git clone --depth 1 --no-tags https://github.com/vardhan2000/Digital_Design_Assignment_codes.git f:/verilog_sva_gh_scraper/data/full_repos/323038707
git clone --depth 1 --no-tags https://github.com/PengMacro/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/323615076
git clone --depth 1 --no-tags https://github.com/InvincibleJuggernaut/Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/323602299
git clone --depth 1 --no-tags https://github.com/REdTOrta/32-bit-MIPS-processor-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/323902585
git clone --depth 1 --no-tags https://github.com/lucasblanco31/TP4-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/323937698
git clone --depth 1 --no-tags https://github.com/sou-sugiura/ASCA32.git f:/verilog_sva_gh_scraper/data/full_repos/324089539
git clone --depth 1 --no-tags https://github.com/virobot/HDL-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/328270820
git clone --depth 1 --no-tags https://github.com/roberto-dibella-polito/isa-lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/327750935
git clone --depth 1 --no-tags https://github.com/recepgemalmaz/Fb_Cpu_RTL_Tasarim.git f:/verilog_sva_gh_scraper/data/full_repos/328403890
git clone --depth 1 --no-tags https://github.com/25Aditya25/IITB-Risc.git f:/verilog_sva_gh_scraper/data/full_repos/328580224
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/MIPS32bit.git f:/verilog_sva_gh_scraper/data/full_repos/328173722
git clone --depth 1 --no-tags https://github.com/efframia/traffic-lights.git f:/verilog_sva_gh_scraper/data/full_repos/328315802
git clone --depth 1 --no-tags https://github.com/Taster98/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/330032049
git clone --depth 1 --no-tags https://github.com/coronadocx/ECE-385.git f:/verilog_sva_gh_scraper/data/full_repos/327781558
git clone --depth 1 --no-tags https://github.com/arjenroodselaar/bazel_yosys.git f:/verilog_sva_gh_scraper/data/full_repos/327841084
