
*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23696 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/imports/lib/ClockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port numout is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/new/GrayCounter.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.324 ; gain = 111.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/new/System.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivArray' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/imports/lib/ClockDivArray.v:23]
	Parameter NUMBER bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/imports/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (1#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/imports/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivArray' (2#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/imports/lib/ClockDivArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'GrayCounter' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/new/GrayCounter.v:23]
	Parameter LIMIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GrayCounter' (3#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/new/GrayCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'System' (4#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/sources_1/new/System.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.777 ; gain = 144.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.777 ; gain = 144.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.777 ; gain = 144.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.117 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.117 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 811.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module System 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ClockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GrayCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 811.117 ; gain = 478.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    26|
|3     |LUT2 |     6|
|4     |LUT3 |     1|
|5     |LUT4 |     2|
|6     |FDRE |    31|
|7     |IBUF |     1|
|8     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+--------------+------+
|      |Instance               |Module        |Cells |
+------+-----------------------+--------------+------+
|1     |top                    |              |    73|
|2     |  clkdivarr            |ClockDivArray |    48|
|3     |    \genblk1[0].fdiv   |ClockDiv      |     2|
|4     |    \genblk1[10].fdiv  |ClockDiv_0    |     2|
|5     |    \genblk1[11].fdiv  |ClockDiv_1    |     2|
|6     |    \genblk1[12].fdiv  |ClockDiv_2    |     2|
|7     |    \genblk1[13].fdiv  |ClockDiv_3    |     2|
|8     |    \genblk1[14].fdiv  |ClockDiv_4    |     2|
|9     |    \genblk1[15].fdiv  |ClockDiv_5    |     2|
|10    |    \genblk1[16].fdiv  |ClockDiv_6    |     2|
|11    |    \genblk1[17].fdiv  |ClockDiv_7    |     2|
|12    |    \genblk1[18].fdiv  |ClockDiv_8    |     2|
|13    |    \genblk1[19].fdiv  |ClockDiv_9    |     2|
|14    |    \genblk1[1].fdiv   |ClockDiv_10   |     2|
|15    |    \genblk1[20].fdiv  |ClockDiv_11   |     2|
|16    |    \genblk1[21].fdiv  |ClockDiv_12   |     2|
|17    |    \genblk1[22].fdiv  |ClockDiv_13   |     2|
|18    |    \genblk1[23].fdiv  |ClockDiv_14   |     2|
|19    |    \genblk1[2].fdiv   |ClockDiv_15   |     2|
|20    |    \genblk1[3].fdiv   |ClockDiv_16   |     2|
|21    |    \genblk1[4].fdiv   |ClockDiv_17   |     2|
|22    |    \genblk1[5].fdiv   |ClockDiv_18   |     2|
|23    |    \genblk1[6].fdiv   |ClockDiv_19   |     2|
|24    |    \genblk1[7].fdiv   |ClockDiv_20   |     2|
|25    |    \genblk1[8].fdiv   |ClockDiv_21   |     2|
|26    |    \genblk1[9].fdiv   |ClockDiv_22   |     2|
|27    |  grayCounter          |GrayCounter   |    12|
+------+-----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 829.289 ; gain = 162.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 829.289 ; gain = 496.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 829.289 ; gain = 508.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/vivado_workspace/skilltest_re/skilltest_re.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 23 18:19:26 2020...
