{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493904259431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493904259447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 10:24:19 2017 " "Processing started: Thu May 04 10:24:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493904259447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493904259447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493904259447 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493904259806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_segmentos-structural " "Found design unit 1: sete_segmentos-structural" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-data_flow " "Found design unit 1: or_5-data_flow" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-data_flow " "Found design unit 1: or_4-data_flow" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-data_flow " "Found design unit 1: or_3-data_flow" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data_flow " "Found design unit 1: or_2-data_flow" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-data_flow " "Found design unit 1: not_1-data_flow" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-data_flow " "Found design unit 1: and_3-data_flow" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-data_flow " "Found design unit 1: and_2-data_flow" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-structural " "Found design unit 1: FlipFlopD-structural" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterFFD-structural " "Found design unit 1: counterFFD-structural" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterFFD " "Found entity 1: counterFFD" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "counterFFD-structural counterFFD.vhd " "Ignored duplicate design unit \"counterFFD-structural\" in file counterFFD.vhd" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 11 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroanove.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroanove.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterFFD-structural " "Found design unit 1: counterFFD-structural" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroAnove " "Found entity 1: zeroAnove" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EVRFX_VHDL_1073_UNCONVERTED" "counterFFD.vhd(42) " "VHDL error at counterFFD.vhd(42): expected an architecture identifier in index" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 42 0 0 } }  } 0 10777 "VHDL error at %1!s!: expected an architecture identifier in index" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock counterFFD.vhd(42) " "VHDL error at counterFFD.vhd(42): formal port or parameter \"clock\" must have actual or default value" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 42 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock counterFFD.vhd(13) " "HDL error at counterFFD.vhd(13): see declaration for object \"clock\"" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D counterFFD.vhd(42) " "VHDL error at counterFFD.vhd(42): formal port or parameter \"D\" must have actual or default value" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 42 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D counterFFD.vhd(13) " "HDL error at counterFFD.vhd(13): see declaration for object \"D\"" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493904285244 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493904285432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 10:24:45 2017 " "Processing ended: Thu May 04 10:24:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493904285432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493904285432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493904285432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493904285432 ""}
