@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN225 |Writing default property annotation file Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\synthesis\top.sap.
@N: BN362 :"z:\desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v":50:0:50:5|Removing sequential instance output_data[8] (in view: work.data_source(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
