Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov  7 17:50:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 27
    Info (12023): Found entity 1: ALU File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-data File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALUcontrol.vhd Line: 25
    Info (12023): Found entity 1: ALUControl File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALUcontrol.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd
    Info (12022): Found design unit 1: Add_Sub-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 22
    Info (12023): Found entity 1: Add_Sub File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Adder.vhd
    Info (12022): Found design unit 1: Adder-behavior File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Adder.vhd Line: 35
    Info (12023): Found entity 1: Adder File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd
    Info (12022): Found design unit 1: Decoder-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 25
    Info (12023): Found entity 1: Decoder File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Extend16t32.vhd
    Info (12022): Found design unit 1: Extend16t32-behavioral File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Extend16t32.vhd Line: 22
    Info (12023): Found entity 1: Extend16t32 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Extend16t32.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/FullAdderSid.vhd
    Info (12022): Found design unit 1: FullAdderSid-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/FullAdderSid.vhd Line: 23
    Info (12023): Found entity 1: FullAdderSid File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/FullAdderSid.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd
    Info (12022): Found design unit 1: MIPSFetch-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 34
    Info (12023): Found entity 1: MIPSFetch File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd
    Info (12022): Found design unit 1: MIPSRegFile-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd Line: 31
    Info (12023): Found entity 1: MIPSRegFile File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_processor-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 20
    Info (12023): Found entity 1: MIPS_processor File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd
    Info (12022): Found design unit 1: Multi32t1-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 25
    Info (12023): Found entity 1: Multi32t1 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MuxForALU.vhd
    Info (12022): Found design unit 1: MuxForALU-multiplex File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MuxForALU.vhd Line: 28
    Info (12023): Found entity 1: MuxForALU File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MuxForALU.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PC.vhd
    Info (12022): Found design unit 1: PC-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PC.vhd Line: 28
    Info (12023): Found entity 1: PC File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PC.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCff.vhd
    Info (12022): Found design unit 1: PCff-mixed File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCff.vhd Line: 33
    Info (12023): Found entity 1: PCff File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCff.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCffz.vhd
    Info (12022): Found design unit 1: PCffz-mixed File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCffz.vhd Line: 33
    Info (12023): Found entity 1: PCffz File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCffz.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Reg.vhd
    Info (12022): Found design unit 1: Reg-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Reg.vhd Line: 28
    Info (12023): Found entity 1: Reg File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Reg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/RippleCarryAdder.vhd
    Info (12022): Found design unit 1: RippleCarryAdder-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/RippleCarryAdder.vhd Line: 24
    Info (12023): Found entity 1: RippleCarryAdder File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/RippleCarryAdder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Shifter2.vhd
    Info (12022): Found design unit 1: Shifter2-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Shifter2.vhd Line: 24
    Info (12023): Found entity 1: Shifter2 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Shifter2.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg32.vhd
    Info (12022): Found design unit 1: andg32-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg32.vhd Line: 19
    Info (12023): Found entity 1: andg32 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/andg32.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/barrelshifter.vhd
    Info (12022): Found design unit 1: barrelshifter-structure File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/barrelshifter.vhd Line: 18
    Info (12023): Found entity 1: barrelshifter File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/barrelshifter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/control.vhd
    Info (12022): Found design unit 1: control-data File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/control.vhd Line: 33
    Info (12023): Found entity 1: control File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/control.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-behavior File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdder.vhd Line: 26
    Info (12023): Found entity 1: fullAdder File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdder.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdderN.vhd
    Info (12022): Found design unit 1: fullAdderN-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdderN.vhd Line: 21
    Info (12023): Found entity 1: fullAdderN File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdderN.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/luiShifter.vhd
    Info (12022): Found design unit 1: luiShifter-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/luiShifter.vhd Line: 21
    Info (12023): Found entity 1: luiShifter File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/luiShifter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd Line: 28
    Info (12023): Found entity 1: mux2t1 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_5.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_5 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_5.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/norg32t1.vhd
    Info (12022): Found design unit 1: norg32t1-data File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/norg32t1.vhd Line: 16
    Info (12023): Found entity 1: norg32t1 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/norg32t1.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/onescompliment_N.vhd
    Info (12022): Found design unit 1: onescompliment_N-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/onescompliment_N.vhd Line: 18
    Info (12023): Found entity 1: onescompliment_N File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/onescompliment_N.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org32.vhd
    Info (12022): Found design unit 1: org32-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org32.vhd Line: 19
    Info (12023): Found entity 1: org32 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/org32.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/overflowDetection.vhd
    Info (12022): Found design unit 1: overflowDetection-behavior File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/overflowDetection.vhd Line: 19
    Info (12023): Found entity 1: overflowDetection File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/overflowDetection.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg32.vhd
    Info (12022): Found design unit 1: xorg32-struct File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg32.vhd Line: 19
    Info (12023): Found entity 1: xorg32 File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/xorg32.vhd Line: 11
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object "s_Ovfl" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(149): object "s_032" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(153): object "s_MemRead" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(167): object "s_carryout" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 167
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMEM" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 191
Info (12128): Elaborating entity "control" for hierarchy "control:CONTROLUNIT" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 211
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:REGDSTMUX" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 214
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and1" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd Line: 57
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:invert" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd Line: 61
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_N:REGDSTMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:orgate" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mux2t1.vhd Line: 68
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:WRITERADATAMUX" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 220
Info (12128): Elaborating entity "MIPSRegFile" for hierarchy "MIPSRegFile:REGFILE" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 223
Info (12128): Elaborating entity "Decoder" for hierarchy "MIPSRegFile:REGFILE|Decoder:DEC0" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd Line: 86
Info (10041): Inferred latch for "D[0]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[1]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[2]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[3]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[4]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[5]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[6]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[7]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[8]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[9]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[10]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[11]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[12]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[13]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[14]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[15]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[16]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[17]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[18]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[19]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[20]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[21]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[22]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[23]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[24]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[25]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[26]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[27]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[28]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[29]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[30]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (10041): Inferred latch for "D[31]" at Decoder.vhd(31) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Decoder.vhd Line: 31
Info (12128): Elaborating entity "Reg" for hierarchy "MIPSRegFile:REGFILE|Reg:REG0" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd Line: 96
Info (12128): Elaborating entity "dffg" for hierarchy "MIPSRegFile:REGFILE|Reg:REG0|dffg:\N_Bit_REG:0:DFFGI" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Reg.vhd Line: 40
Info (12128): Elaborating entity "Multi32t1" for hierarchy "MIPSRegFile:REGFILE|Multi32t1:MULTI0" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSRegFile.vhd Line: 225
Info (10041): Inferred latch for "D" at Multi32t1.vhd(69) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 69
Info (10041): Inferred latch for "s_oDd[0]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[1]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[2]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[3]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[4]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[5]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[6]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[7]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[8]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[9]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[10]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[11]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[12]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[13]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[14]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[15]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[16]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[17]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[18]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[19]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[20]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[21]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[22]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[23]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[24]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[25]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[26]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[27]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[28]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[29]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[30]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (10041): Inferred latch for "s_oDd[31]" at Multi32t1.vhd(34) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Multi32t1.vhd Line: 34
Info (12128): Elaborating entity "Extend16t32" for hierarchy "Extend16t32:IMMEXTEND" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 228
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:MIPSALUCNTRL" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 234
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MIPSALU" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 237
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(114): used implicit default value for signal "s_invOR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 114
Info (12128): Elaborating entity "Add_Sub" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 121
Warning (10873): Using initial value X (don't care) for net "carryIn[31..1]" at Add_Sub.vhd(58) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 58
Info (12128): Elaborating entity "onescompliment_N" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder|onescompliment_N:invert" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 67
Info (12128): Elaborating entity "fullAdderN" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 81
Info (12128): Elaborating entity "fullAdder" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdderN.vhd Line: 47
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder|fullAdderN:add|fullAdder:\loop1:0:rippleAdder|xorg2:g1xor2" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/fullAdder.vhd Line: 56
Info (12128): Elaborating entity "overflowDetection" for hierarchy "ALU:MIPSALU|Add_Sub:full32adder|overflowDetection:overflow" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/Add_Sub.vhd Line: 89
Info (12128): Elaborating entity "andg32" for hierarchy "ALU:MIPSALU|andg32:full32andg" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 129
Info (12128): Elaborating entity "org32" for hierarchy "ALU:MIPSALU|org32:full32org" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 134
Info (12128): Elaborating entity "xorg32" for hierarchy "ALU:MIPSALU|xorg32:full32xorg" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 140
Info (12128): Elaborating entity "norg32t1" for hierarchy "ALU:MIPSALU|norg32t1:equalLogic" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 146
Info (12128): Elaborating entity "barrelshifter" for hierarchy "ALU:MIPSALU|barrelshifter:shifter" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 154
Info (12128): Elaborating entity "MuxForALU" for hierarchy "ALU:MIPSALU|MuxForALU:mux" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/ALU.vhd Line: 187
Info (12128): Elaborating entity "luiShifter" for hierarchy "luiShifter:LUISHIFT" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 240
Info (12128): Elaborating entity "MIPSFetch" for hierarchy "MIPSFetch:FETCHLOGIC" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 252
Warning (10036): Verilog HDL or VHDL warning at MIPSFetch.vhd(85): object "eight" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at MIPSFetch.vhd(87): object "PCp4C" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 87
Warning (10036): Verilog HDL or VHDL warning at MIPSFetch.vhd(87): object "BranchC" assigned a value but never read File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 87
Info (12128): Elaborating entity "Shifter2" for hierarchy "MIPSFetch:FETCHLOGIC|Shifter2:ImmShift2" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 107
Info (12128): Elaborating entity "RippleCarryAdder" for hierarchy "MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 109
Info (12128): Elaborating entity "FullAdderSid" for hierarchy "MIPSFetch:FETCHLOGIC|RippleCarryAdder:PCPLUS4|FullAdderSid:ADDER0" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/RippleCarryAdder.vhd Line: 37
Info (12128): Elaborating entity "PC" for hierarchy "MIPSFetch:FETCHLOGIC|PC:PCREG" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPSFetch.vhd Line: 123
Info (12128): Elaborating entity "PCff" for hierarchy "MIPSFetch:FETCHLOGIC|PC:PCREG|PCff:FF22" File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PC.vhd Line: 56
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMEM|ram" is uninferred due to asynchronous read logic File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/PCff.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 119130 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 119031 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1106 megabytes
    Info: Processing ended: Sun Nov  7 17:54:35 2021
    Info: Elapsed time: 00:04:11
    Info: Total CPU time (on all processors): 00:04:21
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov  7 17:54:36 2021
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/src/MIPS_Processor.vhd Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:18
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:33
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:47
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:26:38
Info (11888): Total time spent on timing analysis during the Fitter is 786.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:29
Info (144001): Generated suppressed messages file /home/sfstowe/sfstowe/cpre381/test/mipsprocessor/Framework/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2553 megabytes
    Info: Processing ended: Sun Nov  7 18:29:25 2021
    Info: Elapsed time: 00:34:49
    Info: Total CPU time (on all processors): 00:48:33
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov  7 18:29:26 2021
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 758 megabytes
    Info: Processing ended: Sun Nov  7 18:29:34 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07
