// -----------------------------------------------------------------------------
// (c) Copyright 2010 Cadence Design Systems, Inc. All rights reserved worldwide.
// -----------------------------------------------------------------------------

// HDL file for Lib - Stimulator_Model ,Cell - Digital_Stimulus_ST_V2, View - functional
-amscompilefile "file:${IC_INVOKE_DIR}/Stimulator_Model/Digital_Stimulus_ST_V2/functional/verilog.v lib:Stimulator_Model cell:Digital_Stimulus_ST_V2 view:functional"

// HDL file for Lib - Stimulator_Model ,Cell - Current_Source, View - verilogams
-amscompilefile "file:${IC_INVOKE_DIR}/Stimulator_Model/Current_Source/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Source view:verilogams"

// HDL file for Lib - D_CELLS_M3V ,Cell - LSHVT18U3VX1, View - verilogams
-amscompilefile "file:/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_M3V/v2_0/cadence_IC61/v2_0_0/D_CELLS_M3V/LSHVT18U3VX1/verilogams/verilog.vams lib:D_CELLS_M3V cell:LSHVT18U3VX1 view:verilogams"

// HDL file for Lib - Stimulator_Model ,Cell - Current_Mirror, View - verilogams
-amscompilefile "file:${IC_INVOKE_DIR}/Stimulator_Model/Current_Mirror/verilogams/verilog.vams lib:Stimulator_Model cell:Current_Mirror view:verilogams"

// Create required libraries 
-makelib Stimulator_TestBench 
-makelib Stimulator_IMP 
-endlib 
