|top
SW[0] => SW[0].IN3
SW[1] => SW[1].IN3
SW[2] => SW[2].IN3
SW[3] => SW[3].IN3
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= MapRam:map.data
LEDR[1] <= MapRam:map.data
LEDR[2] <= MapRam:map.data
LEDR[3] <= MapRam:map.data
LEDR[4] <= MapRam:map.data
LEDR[5] <= MapRam:map.data
LEDR[6] <= MapRam:map.data
LEDR[7] <= MapRam:map.data
LEDR[8] <= MapRam:map.data
LEDR[9] <= MapRam:map.data


|top|MapRam:map
clock => clock.IN1
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
enable => ~NO_FANOUT~
read_req_code[0] => address.OUTPUTSELECT
read_req_code[0] => address.OUTPUTSELECT
read_req_code[0] => address.OUTPUTSELECT
read_req_code[0] => address.OUTPUTSELECT
read_req_code[0] => next_state.OUTPUTSELECT
read_req_code[0] => next_state.OUTPUTSELECT
read_req_code[0] => next_state.OUTPUTSELECT
read_req_code[0] => next_state.OUTPUTSELECT
read_req_code[0] => next_state.OUTPUTSELECT
read_req_code[0] => writeEn.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => write_data.OUTPUTSELECT
read_req_code[0] => next_state.DATAB
read_req_code[1] => address.OUTPUTSELECT
read_req_code[1] => address.OUTPUTSELECT
read_req_code[1] => address.OUTPUTSELECT
read_req_code[1] => address.OUTPUTSELECT
read_req_code[1] => next_state.OUTPUTSELECT
read_req_code[1] => next_state.OUTPUTSELECT
read_req_code[1] => next_state.DATAA
read_req_code[2] => address.OUTPUTSELECT
read_req_code[2] => address.OUTPUTSELECT
read_req_code[2] => address.OUTPUTSELECT
read_req_code[2] => address.OUTPUTSELECT
read_req_code[2] => next_state.DATAA
read_req_code[2] => next_state.DATAA
write_req_code[0] => ~NO_FANOUT~
write_req_code[1] => address.OUTPUTSELECT
write_req_code[1] => address.OUTPUTSELECT
write_req_code[1] => address.OUTPUTSELECT
write_req_code[1] => address.OUTPUTSELECT
write_req_code[1] => writeEn.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => write_data.OUTPUTSELECT
write_req_code[1] => next_state.OUTPUTSELECT
write_req_code[1] => next_state.OUTPUTSELECT
write_req_code[1] => next_state.OUTPUTSELECT
write_req_code[1] => next_state.OUTPUTSELECT
write_req_code[1] => next_state.DATAA
write_req_code[2] => address.OUTPUTSELECT
write_req_code[2] => address.OUTPUTSELECT
write_req_code[2] => address.OUTPUTSELECT
write_req_code[2] => address.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => write_data.OUTPUTSELECT
write_req_code[2] => next_state.OUTPUTSELECT
write_req_code[2] => next_state.OUTPUTSELECT
write_req_code[2] => next_state.OUTPUTSELECT
write_req_code[2] => writeEn.DATAA
write_req_code[2] => next_state.DATAA
address0[0] => address.DATAB
address0[1] => address.DATAB
address0[2] => address.DATAB
address0[3] => address.DATAB
address1[0] => address.DATAB
address1[0] => address.DATAB
address1[1] => address.DATAB
address1[1] => address.DATAB
address1[2] => address.DATAB
address1[2] => address.DATAB
address1[3] => address.DATAB
address1[3] => address.DATAB
address2[0] => address.DATAB
address2[0] => address.DATAB
address2[1] => address.DATAB
address2[1] => address.DATAB
address2[2] => address.DATAB
address2[2] => address.DATAB
address2[3] => address.DATAB
address2[3] => address.DATAB
write_data1[0] => write_data.DATAB
write_data1[1] => write_data.DATAB
write_data1[2] => write_data.DATAB
write_data1[3] => write_data.DATAB
write_data1[4] => write_data.DATAB
write_data1[5] => write_data.DATAB
write_data1[6] => write_data.DATAB
write_data1[7] => write_data.DATAB
write_data1[8] => write_data.DATAB
write_data1[9] => write_data.DATAB
write_data1[10] => write_data.DATAB
write_data1[11] => write_data.DATAB
write_data1[12] => write_data.DATAB
write_data1[13] => write_data.DATAB
write_data1[14] => write_data.DATAB
write_data1[15] => write_data.DATAB
write_data1[16] => write_data.DATAB
write_data1[17] => write_data.DATAB
write_data1[18] => write_data.DATAB
write_data1[19] => write_data.DATAB
write_data1[20] => write_data.DATAB
write_data1[21] => write_data.DATAB
write_data1[22] => write_data.DATAB
write_data1[23] => write_data.DATAB
write_data1[24] => write_data.DATAB
write_data1[25] => write_data.DATAB
write_data1[26] => write_data.DATAB
write_data1[27] => write_data.DATAB
write_data1[28] => write_data.DATAB
write_data1[29] => write_data.DATAB
write_data1[30] => write_data.DATAB
write_data1[31] => write_data.DATAB
write_data2[0] => write_data.DATAB
write_data2[1] => write_data.DATAB
write_data2[2] => write_data.DATAB
write_data2[3] => write_data.DATAB
write_data2[4] => write_data.DATAB
write_data2[5] => write_data.DATAB
write_data2[6] => write_data.DATAB
write_data2[7] => write_data.DATAB
write_data2[8] => write_data.DATAB
write_data2[9] => write_data.DATAB
write_data2[10] => write_data.DATAB
write_data2[11] => write_data.DATAB
write_data2[12] => write_data.DATAB
write_data2[13] => write_data.DATAB
write_data2[14] => write_data.DATAB
write_data2[15] => write_data.DATAB
write_data2[16] => write_data.DATAB
write_data2[17] => write_data.DATAB
write_data2[18] => write_data.DATAB
write_data2[19] => write_data.DATAB
write_data2[20] => write_data.DATAB
write_data2[21] => write_data.DATAB
write_data2[22] => write_data.DATAB
write_data2[23] => write_data.DATAB
write_data2[24] => write_data.DATAB
write_data2[25] => write_data.DATAB
write_data2[26] => write_data.DATAB
write_data2[27] => write_data.DATAB
write_data2[28] => write_data.DATAB
write_data2[29] => write_data.DATAB
write_data2[30] => write_data.DATAB
write_data2[31] => write_data.DATAB
read_data_done[0] <= read_data_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_done[1] <= read_data_done[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_done[2] <= read_data_done[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_done[0] <= write_data_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_done[1] <= write_data_done[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_done[2] <= write_data_done[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= initialize_1:map.q
data[1] <= initialize_1:map.q
data[2] <= initialize_1:map.q
data[3] <= initialize_1:map.q
data[4] <= initialize_1:map.q
data[5] <= initialize_1:map.q
data[6] <= initialize_1:map.q
data[7] <= initialize_1:map.q
data[8] <= initialize_1:map.q
data[9] <= initialize_1:map.q
data[10] <= initialize_1:map.q
data[11] <= initialize_1:map.q
data[12] <= initialize_1:map.q
data[13] <= initialize_1:map.q
data[14] <= initialize_1:map.q
data[15] <= initialize_1:map.q
data[16] <= initialize_1:map.q
data[17] <= initialize_1:map.q
data[18] <= initialize_1:map.q
data[19] <= initialize_1:map.q
data[20] <= initialize_1:map.q
data[21] <= initialize_1:map.q
data[22] <= initialize_1:map.q
data[23] <= initialize_1:map.q
data[24] <= initialize_1:map.q
data[25] <= initialize_1:map.q
data[26] <= initialize_1:map.q
data[27] <= initialize_1:map.q
data[28] <= initialize_1:map.q
data[29] <= initialize_1:map.q
data[30] <= initialize_1:map.q
data[31] <= initialize_1:map.q


|top|MapRam:map|initialize_1:map
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|top|MapRam:map|initialize_1:map|altsyncram:altsyncram_component
wren_a => altsyncram_s4q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s4q1:auto_generated.data_a[0]
data_a[1] => altsyncram_s4q1:auto_generated.data_a[1]
data_a[2] => altsyncram_s4q1:auto_generated.data_a[2]
data_a[3] => altsyncram_s4q1:auto_generated.data_a[3]
data_a[4] => altsyncram_s4q1:auto_generated.data_a[4]
data_a[5] => altsyncram_s4q1:auto_generated.data_a[5]
data_a[6] => altsyncram_s4q1:auto_generated.data_a[6]
data_a[7] => altsyncram_s4q1:auto_generated.data_a[7]
data_a[8] => altsyncram_s4q1:auto_generated.data_a[8]
data_a[9] => altsyncram_s4q1:auto_generated.data_a[9]
data_a[10] => altsyncram_s4q1:auto_generated.data_a[10]
data_a[11] => altsyncram_s4q1:auto_generated.data_a[11]
data_a[12] => altsyncram_s4q1:auto_generated.data_a[12]
data_a[13] => altsyncram_s4q1:auto_generated.data_a[13]
data_a[14] => altsyncram_s4q1:auto_generated.data_a[14]
data_a[15] => altsyncram_s4q1:auto_generated.data_a[15]
data_a[16] => altsyncram_s4q1:auto_generated.data_a[16]
data_a[17] => altsyncram_s4q1:auto_generated.data_a[17]
data_a[18] => altsyncram_s4q1:auto_generated.data_a[18]
data_a[19] => altsyncram_s4q1:auto_generated.data_a[19]
data_a[20] => altsyncram_s4q1:auto_generated.data_a[20]
data_a[21] => altsyncram_s4q1:auto_generated.data_a[21]
data_a[22] => altsyncram_s4q1:auto_generated.data_a[22]
data_a[23] => altsyncram_s4q1:auto_generated.data_a[23]
data_a[24] => altsyncram_s4q1:auto_generated.data_a[24]
data_a[25] => altsyncram_s4q1:auto_generated.data_a[25]
data_a[26] => altsyncram_s4q1:auto_generated.data_a[26]
data_a[27] => altsyncram_s4q1:auto_generated.data_a[27]
data_a[28] => altsyncram_s4q1:auto_generated.data_a[28]
data_a[29] => altsyncram_s4q1:auto_generated.data_a[29]
data_a[30] => altsyncram_s4q1:auto_generated.data_a[30]
data_a[31] => altsyncram_s4q1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s4q1:auto_generated.address_a[0]
address_a[1] => altsyncram_s4q1:auto_generated.address_a[1]
address_a[2] => altsyncram_s4q1:auto_generated.address_a[2]
address_a[3] => altsyncram_s4q1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s4q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s4q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s4q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s4q1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s4q1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s4q1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s4q1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s4q1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s4q1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s4q1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s4q1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s4q1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s4q1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s4q1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s4q1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s4q1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s4q1:auto_generated.q_a[15]
q_a[16] <= altsyncram_s4q1:auto_generated.q_a[16]
q_a[17] <= altsyncram_s4q1:auto_generated.q_a[17]
q_a[18] <= altsyncram_s4q1:auto_generated.q_a[18]
q_a[19] <= altsyncram_s4q1:auto_generated.q_a[19]
q_a[20] <= altsyncram_s4q1:auto_generated.q_a[20]
q_a[21] <= altsyncram_s4q1:auto_generated.q_a[21]
q_a[22] <= altsyncram_s4q1:auto_generated.q_a[22]
q_a[23] <= altsyncram_s4q1:auto_generated.q_a[23]
q_a[24] <= altsyncram_s4q1:auto_generated.q_a[24]
q_a[25] <= altsyncram_s4q1:auto_generated.q_a[25]
q_a[26] <= altsyncram_s4q1:auto_generated.q_a[26]
q_a[27] <= altsyncram_s4q1:auto_generated.q_a[27]
q_a[28] <= altsyncram_s4q1:auto_generated.q_a[28]
q_a[29] <= altsyncram_s4q1:auto_generated.q_a[29]
q_a[30] <= altsyncram_s4q1:auto_generated.q_a[30]
q_a[31] <= altsyncram_s4q1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|MapRam:map|initialize_1:map|altsyncram:altsyncram_component|altsyncram_s4q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


