\hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}{}\section{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW Struct Reference}
\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}


S\+P\+I\+FI controller hardware register structure.  




{\ttfamily \#include $<$spifi\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_aa5cfd9510dc9cf2afb91747941835d7c}{C\+T\+RL}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a645e1f281883825586bd21419748c21b}{C\+MD}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a059e53b1f56365a1ba9b2047ee0302d7}{A\+D\+DR}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a02303cbcbe16ad64dddc5fd62cc7ad18}{D\+A\+T\+I\+N\+TM}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a480c3a746ef6a54590ef380d6827c32c}{C\+A\+C\+H\+E\+L\+I\+M\+IT}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>volatile uint8\_t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a0849f2a0701bf9496e5eb239feef8570}{DAT8}\\
\>volatile uint16\_t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a7ac1f982688987ec6b0f92eacaf1b15f}{DAT16}\\
\>volatile uint32\_t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_abcdb05d6307ee3a2f23d21ffbb288841}{DAT32}\\
\}; \\

\end{tabbing}\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a25ed30206ef50e1a253fa379ca579b66}{M\+E\+M\+C\+MD}
\item 
volatile uint32\+\_\+t \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a6616b2a89aa36854e8479613dc797fda}{S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+I\+FI controller hardware register structure. 

Definition at line 62 of file spifi\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a05718af8db7bc4b626641c68e8c01cd9}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a05718af8db7bc4b626641c68e8c01cd9}} 
\subsubsection{\texorpdfstring{"@94}{@94}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a059e53b1f56365a1ba9b2047ee0302d7}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a059e53b1f56365a1ba9b2047ee0302d7}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!A\+D\+DR@{A\+D\+DR}}
\index{A\+D\+DR@{A\+D\+DR}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{A\+D\+DR}{ADDR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+A\+D\+DR}

S\+P\+I\+FI address register 

Definition at line 65 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a480c3a746ef6a54590ef380d6827c32c}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a480c3a746ef6a54590ef380d6827c32c}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!C\+A\+C\+H\+E\+L\+I\+M\+IT@{C\+A\+C\+H\+E\+L\+I\+M\+IT}}
\index{C\+A\+C\+H\+E\+L\+I\+M\+IT@{C\+A\+C\+H\+E\+L\+I\+M\+IT}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{C\+A\+C\+H\+E\+L\+I\+M\+IT}{CACHELIMIT}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+C\+A\+C\+H\+E\+L\+I\+M\+IT}

S\+P\+I\+FI cache limit register 

Definition at line 67 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a645e1f281883825586bd21419748c21b}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a645e1f281883825586bd21419748c21b}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{C\+MD}{CMD}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+C\+MD}

S\+P\+I\+FI command register 

Definition at line 64 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_aa5cfd9510dc9cf2afb91747941835d7c}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_aa5cfd9510dc9cf2afb91747941835d7c}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+C\+T\+RL}

S\+P\+I\+FI control register 

Definition at line 63 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a7ac1f982688987ec6b0f92eacaf1b15f}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a7ac1f982688987ec6b0f92eacaf1b15f}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!D\+A\+T16@{D\+A\+T16}}
\index{D\+A\+T16@{D\+A\+T16}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{D\+A\+T16}{DAT16}}
{\footnotesize\ttfamily volatile uint16\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+D\+A\+T16}

S\+P\+I\+FI 16 bit data 

Definition at line 70 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_abcdb05d6307ee3a2f23d21ffbb288841}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_abcdb05d6307ee3a2f23d21ffbb288841}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!D\+A\+T32@{D\+A\+T32}}
\index{D\+A\+T32@{D\+A\+T32}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{D\+A\+T32}{DAT32}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+D\+A\+T32}

S\+P\+I\+FI 32 bit data 

Definition at line 71 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a0849f2a0701bf9496e5eb239feef8570}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a0849f2a0701bf9496e5eb239feef8570}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!D\+A\+T8@{D\+A\+T8}}
\index{D\+A\+T8@{D\+A\+T8}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{D\+A\+T8}{DAT8}}
{\footnotesize\ttfamily volatile uint8\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+D\+A\+T8}

S\+P\+I\+FI 8 bit data 

Definition at line 69 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a02303cbcbe16ad64dddc5fd62cc7ad18}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a02303cbcbe16ad64dddc5fd62cc7ad18}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!D\+A\+T\+I\+N\+TM@{D\+A\+T\+I\+N\+TM}}
\index{D\+A\+T\+I\+N\+TM@{D\+A\+T\+I\+N\+TM}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{D\+A\+T\+I\+N\+TM}{DATINTM}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+D\+A\+T\+I\+N\+TM}

S\+P\+I\+FI intermediate data register 

Definition at line 66 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a25ed30206ef50e1a253fa379ca579b66}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a25ed30206ef50e1a253fa379ca579b66}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!M\+E\+M\+C\+MD@{M\+E\+M\+C\+MD}}
\index{M\+E\+M\+C\+MD@{M\+E\+M\+C\+MD}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{M\+E\+M\+C\+MD}{MEMCMD}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+M\+E\+M\+C\+MD}

S\+P\+I\+FI memory command register 

Definition at line 74 of file spifi\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a6616b2a89aa36854e8479613dc797fda}\label{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w_a6616b2a89aa36854e8479613dc797fda}} 
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}}
\subsubsection{\texorpdfstring{S\+T\+AT}{STAT}}
{\footnotesize\ttfamily volatile uint32\+\_\+t L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+H\+W\+::\+S\+T\+AT}

S\+P\+I\+FI status register 

Definition at line 75 of file spifi\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{spifi__18xx__43xx_8h}{spifi\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
