#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG2` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG2` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec>;
#[doc = "Field `RAW_STATUS_64` reader - 0:0\\]
Raw Status (write 1 to set) for slv_events_in\\[0\\]"]
pub type RawStatus64R = crate::BitReader;
#[doc = "Field `RAW_STATUS_64` writer - 0:0\\]
Raw Status (write 1 to set) for slv_events_in\\[0\\]"]
pub type RawStatus64W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_65` reader - 1:1\\]
Raw Status (write 1 to set) for slv_events_in\\[1\\]"]
pub type RawStatus65R = crate::BitReader;
#[doc = "Field `RAW_STATUS_65` writer - 1:1\\]
Raw Status (write 1 to set) for slv_events_in\\[1\\]"]
pub type RawStatus65W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_66` reader - 2:2\\]
Raw Status (write 1 to set) for slv_events_in\\[2\\]"]
pub type RawStatus66R = crate::BitReader;
#[doc = "Field `RAW_STATUS_66` writer - 2:2\\]
Raw Status (write 1 to set) for slv_events_in\\[2\\]"]
pub type RawStatus66W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_67` reader - 3:3\\]
Raw Status (write 1 to set) for slv_events_in\\[3\\]"]
pub type RawStatus67R = crate::BitReader;
#[doc = "Field `RAW_STATUS_67` writer - 3:3\\]
Raw Status (write 1 to set) for slv_events_in\\[3\\]"]
pub type RawStatus67W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_68` reader - 4:4\\]
Raw Status (write 1 to set) for slv_events_in\\[4\\]"]
pub type RawStatus68R = crate::BitReader;
#[doc = "Field `RAW_STATUS_68` writer - 4:4\\]
Raw Status (write 1 to set) for slv_events_in\\[4\\]"]
pub type RawStatus68W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_69` reader - 5:5\\]
Raw Status (write 1 to set) for slv_events_in\\[5\\]"]
pub type RawStatus69R = crate::BitReader;
#[doc = "Field `RAW_STATUS_69` writer - 5:5\\]
Raw Status (write 1 to set) for slv_events_in\\[5\\]"]
pub type RawStatus69W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_70` reader - 6:6\\]
Raw Status (write 1 to set) for slv_events_in\\[6\\]"]
pub type RawStatus70R = crate::BitReader;
#[doc = "Field `RAW_STATUS_70` writer - 6:6\\]
Raw Status (write 1 to set) for slv_events_in\\[6\\]"]
pub type RawStatus70W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_71` reader - 7:7\\]
Raw Status (write 1 to set) for slv_events_in\\[7\\]"]
pub type RawStatus71R = crate::BitReader;
#[doc = "Field `RAW_STATUS_71` writer - 7:7\\]
Raw Status (write 1 to set) for slv_events_in\\[7\\]"]
pub type RawStatus71W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_72` reader - 8:8\\]
Raw Status (write 1 to set) for slv_events_in\\[8\\]"]
pub type RawStatus72R = crate::BitReader;
#[doc = "Field `RAW_STATUS_72` writer - 8:8\\]
Raw Status (write 1 to set) for slv_events_in\\[8\\]"]
pub type RawStatus72W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_73` reader - 9:9\\]
Raw Status (write 1 to set) for slv_events_in\\[9\\]"]
pub type RawStatus73R = crate::BitReader;
#[doc = "Field `RAW_STATUS_73` writer - 9:9\\]
Raw Status (write 1 to set) for slv_events_in\\[9\\]"]
pub type RawStatus73W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_74` reader - 10:10\\]
Raw Status (write 1 to set) for slv_events_in\\[10\\]"]
pub type RawStatus74R = crate::BitReader;
#[doc = "Field `RAW_STATUS_74` writer - 10:10\\]
Raw Status (write 1 to set) for slv_events_in\\[10\\]"]
pub type RawStatus74W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_75` reader - 11:11\\]
Raw Status (write 1 to set) for slv_events_in\\[11\\]"]
pub type RawStatus75R = crate::BitReader;
#[doc = "Field `RAW_STATUS_75` writer - 11:11\\]
Raw Status (write 1 to set) for slv_events_in\\[11\\]"]
pub type RawStatus75W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_76` reader - 12:12\\]
Raw Status (write 1 to set) for slv_events_in\\[12\\]"]
pub type RawStatus76R = crate::BitReader;
#[doc = "Field `RAW_STATUS_76` writer - 12:12\\]
Raw Status (write 1 to set) for slv_events_in\\[12\\]"]
pub type RawStatus76W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_77` reader - 13:13\\]
Raw Status (write 1 to set) for slv_events_in\\[13\\]"]
pub type RawStatus77R = crate::BitReader;
#[doc = "Field `RAW_STATUS_77` writer - 13:13\\]
Raw Status (write 1 to set) for slv_events_in\\[13\\]"]
pub type RawStatus77W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_78` reader - 14:14\\]
Raw Status (write 1 to set) for slv_events_in\\[14\\]"]
pub type RawStatus78R = crate::BitReader;
#[doc = "Field `RAW_STATUS_78` writer - 14:14\\]
Raw Status (write 1 to set) for slv_events_in\\[14\\]"]
pub type RawStatus78W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_79` reader - 15:15\\]
Raw Status (write 1 to set) for slv_events_in\\[15\\]"]
pub type RawStatus79R = crate::BitReader;
#[doc = "Field `RAW_STATUS_79` writer - 15:15\\]
Raw Status (write 1 to set) for slv_events_in\\[15\\]"]
pub type RawStatus79W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_80` reader - 16:16\\]
Raw Status (write 1 to set) for slv_events_in\\[16\\]"]
pub type RawStatus80R = crate::BitReader;
#[doc = "Field `RAW_STATUS_80` writer - 16:16\\]
Raw Status (write 1 to set) for slv_events_in\\[16\\]"]
pub type RawStatus80W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_81` reader - 17:17\\]
Raw Status (write 1 to set) for slv_events_in\\[17\\]"]
pub type RawStatus81R = crate::BitReader;
#[doc = "Field `RAW_STATUS_81` writer - 17:17\\]
Raw Status (write 1 to set) for slv_events_in\\[17\\]"]
pub type RawStatus81W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_82` reader - 18:18\\]
Raw Status (write 1 to set) for slv_events_in\\[18\\]"]
pub type RawStatus82R = crate::BitReader;
#[doc = "Field `RAW_STATUS_82` writer - 18:18\\]
Raw Status (write 1 to set) for slv_events_in\\[18\\]"]
pub type RawStatus82W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_83` reader - 19:19\\]
Raw Status (write 1 to set) for slv_events_in\\[19\\]"]
pub type RawStatus83R = crate::BitReader;
#[doc = "Field `RAW_STATUS_83` writer - 19:19\\]
Raw Status (write 1 to set) for slv_events_in\\[19\\]"]
pub type RawStatus83W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_84` reader - 20:20\\]
Raw Status (write 1 to set) for slv_events_in\\[20\\]"]
pub type RawStatus84R = crate::BitReader;
#[doc = "Field `RAW_STATUS_84` writer - 20:20\\]
Raw Status (write 1 to set) for slv_events_in\\[20\\]"]
pub type RawStatus84W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_85` reader - 21:21\\]
Raw Status (write 1 to set) for slv_events_in\\[21\\]"]
pub type RawStatus85R = crate::BitReader;
#[doc = "Field `RAW_STATUS_85` writer - 21:21\\]
Raw Status (write 1 to set) for slv_events_in\\[21\\]"]
pub type RawStatus85W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_86` reader - 22:22\\]
Raw Status (write 1 to set) for slv_events_in\\[22\\]"]
pub type RawStatus86R = crate::BitReader;
#[doc = "Field `RAW_STATUS_86` writer - 22:22\\]
Raw Status (write 1 to set) for slv_events_in\\[22\\]"]
pub type RawStatus86W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_87` reader - 23:23\\]
Raw Status (write 1 to set) for slv_events_in\\[23\\]"]
pub type RawStatus87R = crate::BitReader;
#[doc = "Field `RAW_STATUS_87` writer - 23:23\\]
Raw Status (write 1 to set) for slv_events_in\\[23\\]"]
pub type RawStatus87W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_88` reader - 24:24\\]
Raw Status (write 1 to set) for slv_events_in\\[24\\]"]
pub type RawStatus88R = crate::BitReader;
#[doc = "Field `RAW_STATUS_88` writer - 24:24\\]
Raw Status (write 1 to set) for slv_events_in\\[24\\]"]
pub type RawStatus88W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_89` reader - 25:25\\]
Raw Status (write 1 to set) for slv_events_in\\[25\\]"]
pub type RawStatus89R = crate::BitReader;
#[doc = "Field `RAW_STATUS_89` writer - 25:25\\]
Raw Status (write 1 to set) for slv_events_in\\[25\\]"]
pub type RawStatus89W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_90` reader - 26:26\\]
Raw Status (write 1 to set) for slv_events_in\\[26\\]"]
pub type RawStatus90R = crate::BitReader;
#[doc = "Field `RAW_STATUS_90` writer - 26:26\\]
Raw Status (write 1 to set) for slv_events_in\\[26\\]"]
pub type RawStatus90W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_91` reader - 27:27\\]
Raw Status (write 1 to set) for slv_events_in\\[27\\]"]
pub type RawStatus91R = crate::BitReader;
#[doc = "Field `RAW_STATUS_91` writer - 27:27\\]
Raw Status (write 1 to set) for slv_events_in\\[27\\]"]
pub type RawStatus91W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_92` reader - 28:28\\]
Raw Status (write 1 to set) for slv_events_in\\[28\\]"]
pub type RawStatus92R = crate::BitReader;
#[doc = "Field `RAW_STATUS_92` writer - 28:28\\]
Raw Status (write 1 to set) for slv_events_in\\[28\\]"]
pub type RawStatus92W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_93` reader - 29:29\\]
Raw Status (write 1 to set) for slv_events_in\\[29\\]"]
pub type RawStatus93R = crate::BitReader;
#[doc = "Field `RAW_STATUS_93` writer - 29:29\\]
Raw Status (write 1 to set) for slv_events_in\\[29\\]"]
pub type RawStatus93W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_94` reader - 30:30\\]
Raw Status (write 1 to set) for slv_events_in\\[30\\]"]
pub type RawStatus94R = crate::BitReader;
#[doc = "Field `RAW_STATUS_94` writer - 30:30\\]
Raw Status (write 1 to set) for slv_events_in\\[30\\]"]
pub type RawStatus94W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAW_STATUS_95` reader - 31:31\\]
Raw Status (write 1 to set) for slv_events_in\\[31\\]"]
pub type RawStatus95R = crate::BitReader;
#[doc = "Field `RAW_STATUS_95` writer - 31:31\\]
Raw Status (write 1 to set) for slv_events_in\\[31\\]"]
pub type RawStatus95W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Raw Status (write 1 to set) for slv_events_in\\[0\\]"]
    #[inline(always)]
    pub fn raw_status_64(&self) -> RawStatus64R {
        RawStatus64R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Raw Status (write 1 to set) for slv_events_in\\[1\\]"]
    #[inline(always)]
    pub fn raw_status_65(&self) -> RawStatus65R {
        RawStatus65R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Raw Status (write 1 to set) for slv_events_in\\[2\\]"]
    #[inline(always)]
    pub fn raw_status_66(&self) -> RawStatus66R {
        RawStatus66R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Raw Status (write 1 to set) for slv_events_in\\[3\\]"]
    #[inline(always)]
    pub fn raw_status_67(&self) -> RawStatus67R {
        RawStatus67R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Raw Status (write 1 to set) for slv_events_in\\[4\\]"]
    #[inline(always)]
    pub fn raw_status_68(&self) -> RawStatus68R {
        RawStatus68R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Raw Status (write 1 to set) for slv_events_in\\[5\\]"]
    #[inline(always)]
    pub fn raw_status_69(&self) -> RawStatus69R {
        RawStatus69R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Raw Status (write 1 to set) for slv_events_in\\[6\\]"]
    #[inline(always)]
    pub fn raw_status_70(&self) -> RawStatus70R {
        RawStatus70R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Raw Status (write 1 to set) for slv_events_in\\[7\\]"]
    #[inline(always)]
    pub fn raw_status_71(&self) -> RawStatus71R {
        RawStatus71R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Raw Status (write 1 to set) for slv_events_in\\[8\\]"]
    #[inline(always)]
    pub fn raw_status_72(&self) -> RawStatus72R {
        RawStatus72R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Raw Status (write 1 to set) for slv_events_in\\[9\\]"]
    #[inline(always)]
    pub fn raw_status_73(&self) -> RawStatus73R {
        RawStatus73R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Raw Status (write 1 to set) for slv_events_in\\[10\\]"]
    #[inline(always)]
    pub fn raw_status_74(&self) -> RawStatus74R {
        RawStatus74R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Raw Status (write 1 to set) for slv_events_in\\[11\\]"]
    #[inline(always)]
    pub fn raw_status_75(&self) -> RawStatus75R {
        RawStatus75R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Raw Status (write 1 to set) for slv_events_in\\[12\\]"]
    #[inline(always)]
    pub fn raw_status_76(&self) -> RawStatus76R {
        RawStatus76R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Raw Status (write 1 to set) for slv_events_in\\[13\\]"]
    #[inline(always)]
    pub fn raw_status_77(&self) -> RawStatus77R {
        RawStatus77R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Raw Status (write 1 to set) for slv_events_in\\[14\\]"]
    #[inline(always)]
    pub fn raw_status_78(&self) -> RawStatus78R {
        RawStatus78R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Raw Status (write 1 to set) for slv_events_in\\[15\\]"]
    #[inline(always)]
    pub fn raw_status_79(&self) -> RawStatus79R {
        RawStatus79R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Raw Status (write 1 to set) for slv_events_in\\[16\\]"]
    #[inline(always)]
    pub fn raw_status_80(&self) -> RawStatus80R {
        RawStatus80R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Raw Status (write 1 to set) for slv_events_in\\[17\\]"]
    #[inline(always)]
    pub fn raw_status_81(&self) -> RawStatus81R {
        RawStatus81R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Raw Status (write 1 to set) for slv_events_in\\[18\\]"]
    #[inline(always)]
    pub fn raw_status_82(&self) -> RawStatus82R {
        RawStatus82R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Raw Status (write 1 to set) for slv_events_in\\[19\\]"]
    #[inline(always)]
    pub fn raw_status_83(&self) -> RawStatus83R {
        RawStatus83R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Raw Status (write 1 to set) for slv_events_in\\[20\\]"]
    #[inline(always)]
    pub fn raw_status_84(&self) -> RawStatus84R {
        RawStatus84R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Raw Status (write 1 to set) for slv_events_in\\[21\\]"]
    #[inline(always)]
    pub fn raw_status_85(&self) -> RawStatus85R {
        RawStatus85R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Raw Status (write 1 to set) for slv_events_in\\[22\\]"]
    #[inline(always)]
    pub fn raw_status_86(&self) -> RawStatus86R {
        RawStatus86R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Raw Status (write 1 to set) for slv_events_in\\[23\\]"]
    #[inline(always)]
    pub fn raw_status_87(&self) -> RawStatus87R {
        RawStatus87R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Raw Status (write 1 to set) for slv_events_in\\[24\\]"]
    #[inline(always)]
    pub fn raw_status_88(&self) -> RawStatus88R {
        RawStatus88R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Raw Status (write 1 to set) for slv_events_in\\[25\\]"]
    #[inline(always)]
    pub fn raw_status_89(&self) -> RawStatus89R {
        RawStatus89R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Raw Status (write 1 to set) for slv_events_in\\[26\\]"]
    #[inline(always)]
    pub fn raw_status_90(&self) -> RawStatus90R {
        RawStatus90R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Raw Status (write 1 to set) for slv_events_in\\[27\\]"]
    #[inline(always)]
    pub fn raw_status_91(&self) -> RawStatus91R {
        RawStatus91R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Raw Status (write 1 to set) for slv_events_in\\[28\\]"]
    #[inline(always)]
    pub fn raw_status_92(&self) -> RawStatus92R {
        RawStatus92R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Raw Status (write 1 to set) for slv_events_in\\[29\\]"]
    #[inline(always)]
    pub fn raw_status_93(&self) -> RawStatus93R {
        RawStatus93R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Raw Status (write 1 to set) for slv_events_in\\[30\\]"]
    #[inline(always)]
    pub fn raw_status_94(&self) -> RawStatus94R {
        RawStatus94R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Raw Status (write 1 to set) for slv_events_in\\[31\\]"]
    #[inline(always)]
    pub fn raw_status_95(&self) -> RawStatus95R {
        RawStatus95R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Raw Status (write 1 to set) for slv_events_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_64(&mut self) -> RawStatus64W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus64W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Raw Status (write 1 to set) for slv_events_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_65(&mut self) -> RawStatus65W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus65W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Raw Status (write 1 to set) for slv_events_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_66(&mut self) -> RawStatus66W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus66W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Raw Status (write 1 to set) for slv_events_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_67(&mut self) -> RawStatus67W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus67W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Raw Status (write 1 to set) for slv_events_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_68(&mut self) -> RawStatus68W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus68W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Raw Status (write 1 to set) for slv_events_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_69(&mut self) -> RawStatus69W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus69W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Raw Status (write 1 to set) for slv_events_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_70(&mut self) -> RawStatus70W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus70W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Raw Status (write 1 to set) for slv_events_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_71(&mut self) -> RawStatus71W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus71W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Raw Status (write 1 to set) for slv_events_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_72(&mut self) -> RawStatus72W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus72W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Raw Status (write 1 to set) for slv_events_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_73(&mut self) -> RawStatus73W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus73W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Raw Status (write 1 to set) for slv_events_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_74(&mut self) -> RawStatus74W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus74W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Raw Status (write 1 to set) for slv_events_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_75(&mut self) -> RawStatus75W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus75W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Raw Status (write 1 to set) for slv_events_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_76(&mut self) -> RawStatus76W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus76W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Raw Status (write 1 to set) for slv_events_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_77(&mut self) -> RawStatus77W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus77W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Raw Status (write 1 to set) for slv_events_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_78(&mut self) -> RawStatus78W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus78W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Raw Status (write 1 to set) for slv_events_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_79(&mut self) -> RawStatus79W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus79W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Raw Status (write 1 to set) for slv_events_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_80(&mut self) -> RawStatus80W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus80W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Raw Status (write 1 to set) for slv_events_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_81(&mut self) -> RawStatus81W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus81W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Raw Status (write 1 to set) for slv_events_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_82(&mut self) -> RawStatus82W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus82W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Raw Status (write 1 to set) for slv_events_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_83(&mut self) -> RawStatus83W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus83W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Raw Status (write 1 to set) for slv_events_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_84(&mut self) -> RawStatus84W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus84W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Raw Status (write 1 to set) for slv_events_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_85(&mut self) -> RawStatus85W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus85W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Raw Status (write 1 to set) for slv_events_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_86(&mut self) -> RawStatus86W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus86W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Raw Status (write 1 to set) for slv_events_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_87(&mut self) -> RawStatus87W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus87W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Raw Status (write 1 to set) for slv_events_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_88(&mut self) -> RawStatus88W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus88W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Raw Status (write 1 to set) for slv_events_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_89(&mut self) -> RawStatus89W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus89W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Raw Status (write 1 to set) for slv_events_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_90(&mut self) -> RawStatus90W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus90W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Raw Status (write 1 to set) for slv_events_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_91(&mut self) -> RawStatus91W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus91W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Raw Status (write 1 to set) for slv_events_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_92(&mut self) -> RawStatus92W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus92W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Raw Status (write 1 to set) for slv_events_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_93(&mut self) -> RawStatus93W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus93W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Raw Status (write 1 to set) for slv_events_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_94(&mut self) -> RawStatus94W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus94W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Raw Status (write 1 to set) for slv_events_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn raw_status_95(&mut self) -> RawStatus95W<Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec> {
        RawStatus95W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_raw_status_reg2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_raw_status_reg2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_raw_status_reg2::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_raw_status_reg2::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG2 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsRawStatusReg2Spec {
    const RESET_VALUE: u32 = 0;
}
