m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/patrick/Documents/Coursework/DiRCC/fpga/simulation/modelsim
vDE1_SoC
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1494431646
!i10b 1
!s100 5M<mg;dKdN=nI;0>>[khk1
IZiLS<Y4_R@VIT[NW5Mzb83
VDg1SIo80bB@j0V0VzS_@n1
!s105 DE1_SoC_sv_unit
S1
R0
w1494335110
8/home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sv
F/home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sv
L0 36
OV;L;10.5b;63
r1
!s85 0
31
!s108 1494431646.000000
!s107 /home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/patrick/Documents/Coursework/DiRCC/fpga|/home/patrick/Documents/Coursework/DiRCC/fpga/DE1_SoC.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+/home/patrick/Documents/Coursework/DiRCC/fpga
tCvgOpt 0
n@d@e1_@so@c
